summaryrefslogtreecommitdiffstats
path: root/target-arm/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* Merge remote branch 'luiz/queue/qmp' into qmpqEdgar E. Iglesias2014-01-141-5/+2
|\
| * hw: Remove assert_no_error usagesPeter Crosthwaite2014-01-061-5/+2
* | target-arm: Switch ARMCPUInfo arrays to use terminator entriesPeter Maydell2014-01-141-3/+6
|/
* target-arm: Clean up handling of AArch64 PSTATEPeter Maydell2013-12-171-0/+6
* ARM: arm_cpu_reset: make it possible to use high vectors for reset_excAntony Pavlov2013-12-171-0/+5
* ARM: cpu: add "reset_hivecs" propertyAntony Pavlov2013-12-171-0/+13
* target-arm/cpu: Convert reset CBAR to a propertyPeter Crosthwaite2013-12-171-0/+17
* target-arm: Define and use ARM_FEATURE_CBARPeter Crosthwaite2013-12-171-9/+3
* target-arm: add support for v8 AES instructionsArd Biesheuvel2013-12-171-0/+1
* target-arm: Don't hardcode KVM target CPU to be A15Peter Maydell2013-12-101-0/+2
* target-arm: Allow secondary KVM CPUs to be booted via PSCIPeter Maydell2013-12-101-0/+7
* target-arm: Add ARMCPU field for Linux device-tree 'compatible' stringPeter Maydell2013-12-101-0/+50
* target-arm: Prepare translation for AArch64 codeAlexander Graf2013-09-101-0/+8
* target-arm: Disable 32 bit CPUs in 64 bit linux-user buildsPeter Maydell2013-09-101-2/+7
* target-arm: fix ARMv7M stack alignment on resetSebastian Ottlik2013-09-101-1/+1
* target-arm: Make '-cpu any' available in linux-user mode onlyPeter Maydell2013-09-101-0/+4
* aio / timers: Switch entire codebase to the new timer APIAlex Bligh2013-08-221-2/+2
* target-arm: Implement the generic timerPeter Maydell2013-08-201-0/+7
* target-arm: Make IRQ and FIQ gpio lines on the CPU objectPeter Maydell2013-08-201-0/+60
* cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"Andreas Färber2013-07-291-1/+3
* cpu: Introduce CPUClass::gdb_core_xml_file for GDB_CORE_XMLAndreas Färber2013-07-271-0/+1
* cpu: Introduce CPUClass::gdb_{read,write}_register()Andreas Färber2013-07-271-0/+2
* cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regsAndreas Färber2013-07-261-0/+1
* cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber2013-07-231-1/+4
* cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()Andreas Färber2013-07-231-0/+8
* target-arm: add feature flag for ARMv8Mans Rullgard2013-07-151-1/+6
* cpu: Move reset logging to CPUStateAndreas Färber2013-07-091-5/+0
* log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber2013-07-091-1/+1
* cpu: Change qemu_init_vcpu() argument to CPUStateAndreas Färber2013-06-281-1/+0
* cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber2013-06-281-0/+1
* target-arm: Make LPAE feature imply V7MPPeter Maydell2013-06-251-1/+1
* target-arm: Convert TCG to using (index,value) list for cp migrationPeter Maydell2013-06-251-0/+2
* target-arm: port ARM CPU save/load to use VMStateJuan Quintela2013-04-191-0/+1
* target-arm: Override do_interrupt for ARMv7-M profileAndreas Färber2013-03-121-1/+13
* cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber2013-03-121-0/+1
* cpu: Add CPUArchState pointer to CPUStateAndreas Färber2013-02-161-0/+2
* target-arm: Move TCG initialization to ARMCPU initfnAndreas Färber2013-02-161-0/+6
* target-arm: Update ARMCPU to QOM realizefnAndreas Färber2013-02-161-7/+14
* target-arm: Rename CPU typesAndreas Färber2013-01-301-2/+6
* target-arm: Catch attempt to instantiate abstract type in cpu_init()Andreas Färber2013-01-271-1/+2
* target-arm: Detect attempt to instantiate non-CPU type in cpu_init()Andreas Färber2013-01-271-0/+17
* cpu: Move cpu_index field to CPUStateAndreas Färber2013-01-151-1/+1
* target-arm: use type_register() instead of type_register_static()Eduardo Habkost2013-01-111-1/+1
* softmmu: move include files to include/sysemu/Paolo Bonzini2012-12-191-1/+1
* target-arm: Extend feature flags to 64 bitsPeter Maydell2012-07-121-1/+1
* target-arm: Implement privileged-execute-never (PXN)Peter Maydell2012-07-121-0/+4
* target-arm: Remove ARM_CPUID_* macrosPeter Maydell2012-06-201-25/+25
* target-arm: Convert final ID registersPeter Maydell2012-06-201-2/+0
* target-arm: Convert MPIDRPeter Maydell2012-06-201-0/+2
* target-arm: Convert cp15 cache ID registersPeter Maydell2012-06-201-2/+0
OpenPOWER on IntegriCloud