summaryrefslogtreecommitdiffstats
path: root/target-alpha/translate.c
Commit message (Expand)AuthorAgeFilesLines
* TCG variable type checking.pbrook2008-11-171-309/+401
* target-alpha: fix decoding of CVTST /Saurel322008-11-111-1/+1
* target-alpha: disable single stepping and TB flush by defaultaurel322008-11-111-2/+2
* target-alpha: fix double TCG variable allocationaurel322008-11-111-1/+1
* target-alpha: fix the return value of stl_c/stq_caurel322008-11-081-4/+4
* target-alpha: fix locked loads/storesaurel322008-11-071-13/+21
* target-alpha: Fix ret instructionaurel322008-11-061-2/+2
* target-alpha: use the new TCG logical operationsaurel322008-10-211-18/+6
* target-alpha: convert palcode ops to TCGaurel322008-09-301-241/+197
* target-alpha: convert locked load/store to TCGaurel322008-09-301-40/+52
* target-alpha: misc fixesaurel322008-09-291-53/+41
* target-alpha: convert FP ops to TCGaurel322008-09-291-269/+267
* target-alpha: factorize load/store codeaurel322008-09-291-134/+65
* target-alpha: switch most load/store ops to TCGaurel322008-09-181-20/+128
* target-alpha: convert remaining arith3 functions to TCGaurel322008-09-181-58/+39
* target-alpha: fix one more literal sign issueaurel322008-09-181-1/+1
* target-alpha: instruction decoding simplificationaurel322008-09-181-234/+134
* target-alpha: convert cmp* instructions to TCGaurel322008-09-181-5/+37
* alpha: fix a missing literal sign issueaurel322008-09-181-4/+4
* target-alpha: switch a few helpers to TCGaurel322008-09-181-11/+11
* target-alpha: convert byte manipulation instructions to TCGaurel322008-09-171-23/+110
* alpha: convert cmov and bcond to TCGaurel322008-09-171-41/+69
* target-alpha: small optimizationsaurel322008-09-161-2/+2
* target-alpha: fix TCG register namesaurel322008-09-161-2/+2
* target-alpha: convert some arith3 instructions to TCGaurel322008-09-161-83/+408
* target-alpha: convert arith2 instructions to TCGaurel322008-09-161-27/+49
* alpha: fix lit signaurel322008-09-141-3/+3
* fix alpha cmovxx instructionaurel322008-09-051-5/+5
* alpha: convert a few more instructions to TCGaurel322008-09-041-58/+28
* alpha: directly access ir registersaurel322008-09-041-244/+145
* convert of few alpha insn to TCGaurel322008-09-041-30/+62
* Fix warnings that would be generated by gcc -Wstrict-prototypesblueswir12008-08-171-1/+1
* Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.ths2008-07-181-9/+7
* Add missing static qualifiers.pbrook2008-06-291-2/+2
* Add instruction counter.pbrook2008-06-291-1/+32
* Factorize code in translate.caurel322008-04-281-0/+5
* Remove osdep.c/qemu-img code duplicationaurel322008-04-111-0/+1
* use the TCG code generatorbellard2008-02-011-28/+2
* added cpu_model parameter to cpu_init()bellard2007-11-101-1/+2
* Alpha coding style and inlining fixes.j_mayer2007-10-281-64/+80
* Allow Alpha target to use supervisor and executive mode micro-ops.j_mayer2007-10-141-6/+6
* find -type f | xargs sed -i 's/[\t ]$//g' # on most filesths2007-09-161-9/+9
* Fix tb->size mishandling, by Daniel Jacobowitz.ths2007-09-111-1/+0
* Avoid compiler warning.ths2007-06-031-0/+2
* Fix miscellaneous display warnings for PowerPC & alpha targetsj_mayer2007-04-141-1/+2
* Alpha architecture emulation core.j_mayer2007-04-051-0/+2117
OpenPOWER on IntegriCloud