summaryrefslogtreecommitdiffstats
path: root/hw/mips_int.c
Commit message (Collapse)AuthorAgeFilesLines
* mips: more fixes to the MIPS interrupt glue logicAurelien Jarno2010-07-251-0/+9
| | | | | | | | | | Commit 36388314febad3d7675ab919287f03733a560ff6 moved most of the interrupt logic to cpu-exec.c. Remove the remaining useless code and fix software interrupts. Signed-off-by: Aurelien Jarno <aurelien@aurel32.net> Acked-by: Edgar E. Iglesias <edgar@axis.com> Tested-by: Edgar E. Iglesias <edgar@axis.com>
* mips: Correct MIPS interrupt glue logic for icountEdgar E. Iglesias2010-07-241-17/+6
| | | | | | | | | | | When hw interrupt pending bits in CP0_Cause are set, the CPU should see the hw interrupt line as active. The CPU may or may not take the interrupt based on internal state (global irq mask etc) but the glue logic shouldn't care. This fixes MIPS external hw interrupts in combination with -icount. Signed-off-by: Edgar E. Iglesias <edgar@axis.com>
* Compile some MIPS devices only onceBlue Swirl2010-03-271-1/+1
| | | | | | Move CPU specific declarations to a separate file. Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
* mips: add header to mips_int.c and mips_timer.cAurelien Jarno2010-03-141-0/+22
| | | | Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
* Break up vl.h.pbrook2007-11-171-1/+2
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3674 c046a42c-6fe2-441c-8c8c-71466251a162
* Unify IRQ handling.pbrook2007-04-071-1/+12
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2635 c046a42c-6fe2-441c-8c8c-71466251a162
* Malta CBUS UART support.ths2007-03-311-1/+1
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2557 c046a42c-6fe2-441c-8c8c-71466251a162
* Sanitize mips exception handling.ths2007-03-301-8/+7
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2546 c046a42c-6fe2-441c-8c8c-71466251a162
* Fix BD flag handling, cause register contents, implement some more bitsths2007-03-181-9/+4
| | | | | | | for R2 interrupt handling. git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2493 c046a42c-6fe2-441c-8c8c-71466251a162
* Reworking MIPS interrupt handling, by Aurelien Jarno.ths2007-01-241-0/+39
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2350 c046a42c-6fe2-441c-8c8c-71466251a162
OpenPOWER on IntegriCloud