summaryrefslogtreecommitdiffstats
path: root/hw/dma
Commit message (Expand)AuthorAgeFilesLines
* hw/d*: pass owner to memory_region_init* functionsPaolo Bonzini2013-07-047-7/+9
* piolist: add owner argument to initialization functions and pass devicesPaolo Bonzini2013-07-041-1/+1
* memory: add owner argument to initialization functionsPaolo Bonzini2013-07-0411-14/+14
* i82374: replace register_ioport*Jan Kiszka2013-07-041-5/+13
* dma: eliminate DMAContextPaolo Bonzini2013-06-201-4/+4
* Merge branch 'realize-isa.v2' of git://github.com/afaerber/qemu-cpuBlue Swirl2013-06-151-8/+5
|\
| * isa: Use realizefn for ISADeviceAndreas Färber2013-06-071-8/+5
* | xilinx_axidma: Do not set DMA .notify to NULL after notifyWendy Liang2013-06-101-1/+2
|/
* Rename hexdump to avoid FreeBSD libutil conflictEd Maste2013-05-201-2/+2
* i82374: QOM'ifyAndreas Färber2013-04-291-3/+7
* qdev: Drop taddr propertiesPeter Maydell2013-04-201-1/+0
* Remove unneeded type castsStefan Weil2013-04-192-3/+3
* stream: Remove app argument hackPeter Crosthwaite2013-04-161-29/+70
* xilinx_axienet/dma: Implement rx path flow controlPeter Crosthwaite2013-04-161-8/+41
* stream: Add flow control APIPeter Crosthwaite2013-04-161-1/+2
* xilinx_axidma: Fix rx/tx halted bit.Peter Crosthwaite2013-04-161-2/+2
* xilinx_axidma: Create Proxy object for streamPeter Crosthwaite2013-04-161-5/+58
* xilinx_axidma: converted init->realizePeter Crosthwaite2013-04-161-13/+13
* xilinx_axidma: Register reset properlyPeter Crosthwaite2013-04-161-1/+11
* xilinx_axidma: Defined and use type cast macroPeter Crosthwaite2013-04-161-4/+9
* xilinx_axidma: typedef XilinxAXIDMA structPeter Crosthwaite2013-04-161-7/+9
* hw: move DMA controllers to hw/dma/, configure with default-configs/Paolo Bonzini2013-04-087-0/+4530
* hw: move target-independent files to subdirectoriesPaolo Bonzini2013-04-088-0/+4306
* hw: make subdirectories for devicesPaolo Bonzini2013-04-081-0/+0
OpenPOWER on IntegriCloud