summaryrefslogtreecommitdiffstats
path: root/cpu-exec.c
Commit message (Expand)AuthorAgeFilesLines
...
* Fix compiler warnings in common filesblueswir12008-05-101-1/+1
* Debugger single step without interrupts (Jason Wessel).edgar_igl2008-05-091-1/+1
* CRIS: Remove X flag from tb flags.edgar_igl2008-05-071-1/+1
* Fix signal handler compilation on __arm__.balrog2008-05-061-1/+1
* Fix crash due to invalid env->current_tb (Adam Lackorzynski, Paul Brook, me)blueswir12008-05-041-24/+44
* CRIS: Reduce the number of tb dependent flags.edgar_igl2008-05-031-1/+1
* CRIS updates:edgar_igl2008-05-021-1/+1
* x86: Introduce CPU_INTERRUPT_NMIaurel322008-04-131-0/+6
* HPPA (PA-RISC) host supportaurel322008-04-121-0/+29
* Fix compiler warningsaurel322008-04-111-0/+4
* * Add a model of the ETRAX interrupt controller.edgar_igl2008-03-141-5/+0
* reverted -translation option supportbellard2008-02-011-62/+1
* use the TCG code generatorbellard2008-02-011-2/+2
* Add option to disable TB cache, by Herve Poussineau.ths2008-01-231-1/+61
* Partial fix to Sparc32 Linux host global register mangling problemblueswir12007-12-111-22/+52
* Fix code generation buffer overflow reported by TeLeManblueswir12007-12-111-1/+1
* SH4: system emulator interrupt update, by Magnus Damm.ths2007-12-021-1/+4
* SH4 delay slot code update, by Magnus Damm.ths2007-12-021-2/+2
* Fix TB chaining for exceptions.pbrook2007-11-231-35/+17
* consistent types for cpu_x86_fsave and cpu_x86_frstorbellard2007-11-111-4/+4
* removed warningbellard2007-11-111-2/+2
* ARMv7 support.pbrook2007-11-111-1/+12
* removed obsolete x86 code copy supportbellard2007-11-081-121/+5
* CPU specific boot mode (Robert Reif)blueswir12007-11-071-4/+2
* Replace is_user variable with mmu_idx in softmmu core,j_mayer2007-10-141-10/+9
* CRIS support in toplevel, by Edgar E. Iglesias.ths2007-10-081-1/+61
* SVM VINTR fix, by Alexander Graf.ths2007-09-271-3/+4
* CPU boot modeblueswir12007-09-241-2/+3
* SVM Support, by Alexander Graf.ths2007-09-231-2/+27
* Extend TB flags to 64 bits (Alexander Graf).j_mayer2007-09-201-2/+2
* Improve PowerPC target implementation, using computed hflags as TB flags.j_mayer2007-09-191-2/+1
* find -type f | xargs sed -i 's/[\t ]*$//g' # Yes, again. Note the star in the...ths2007-09-171-18/+18
* find -type f | xargs sed -i 's/[\t ]$//g' # on most filesths2007-09-161-74/+74
* Partial support for 34K multithreading, not functional yet.ths2007-09-061-1/+1
* Fix Sparc32 interrupt handlingblueswir12007-08-041-0/+3
* Add comment.ths2007-06-031-1/+1
* Some more regs_to_env/envs_to_regs cleanup.ths2007-06-031-30/+6
* Clean up of some target specifics in exec.c/cpu-exec.c.ths2007-06-031-63/+6
* ColdFire EMAC support.pbrook2007-05-291-1/+3
* m68k/ColdFire system emulation.pbrook2007-05-231-2/+16
* Update debug output.ths2007-05-121-2/+2
* Another bunch of mips host support.ths2007-05-081-1/+2
* Some bits of Linux/MIPS host support, still segfaulty.ths2007-05-051-2/+16
* Implement power state changes (IDLE and SLEEP) for PXA.balrog2007-05-011-9/+14
* Implement embedded IRQ controller for PowerPC 6xx/740 & 750.j_mayer2007-04-091-7/+5
* Integrate Alpha target in Qemu core.j_mayer2007-04-051-1/+70
* Generate double and triple faults, by Bernhard Kauer.ths2007-03-311-0/+2
* Sanitize mips exception handling.ths2007-03-301-3/+3
* New model for PowerPC CPU hardware interrupt events:j_mayer2007-03-301-20/+6
* Fix call to generated code on SPARC, by Juergen Keil.ths2007-03-191-0/+1
OpenPOWER on IntegriCloud