summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* converted condition code supprot to TCG - converted shift ops to TCGbellard2008-05-179-1132/+762
* added 'pure' function attribute - fixed indirect function callsbellard2008-05-172-23/+46
* added not pseudo op - more _tl macrosbellard2008-05-171-0/+23
* Generate better code for Sparc32 shiftsblueswir12008-05-171-6/+21
* Fix qemu_ld/st branches, constification, use orcc for tst synthetic opblueswir12008-05-171-9/+9
* Improved workaround for the annoying glibc global register mangling bugblueswir12008-05-171-47/+11
* Update TODOblueswir12008-05-171-2/+4
* Implement qemu_ld/st, fix brcond, handle more corner casesblueswir12008-05-161-29/+395
* Always process real timers regardless of singlestep mode (Jason Wessel).edgar_igl2008-05-152-3/+2
* Implement brcond, ldst with large offset; fix direct jump, prologueblueswir12008-05-151-14/+71
* Fix bit fitting checksblueswir12008-05-151-11/+15
* converted more helpers to TCG - fixed some SVM issuesbellard2008-05-1510-485/+404
* cpu_abort() is really an abortbellard2008-05-151-5/+0
* Fix compilation on Sparc host, implement ld and stblueswir12008-05-143-9/+15
* ETRAX: Add some kind of support for simulating 802.3 auto-negotiation.edgar_igl2008-05-131-17/+55
* Remove some uses of phys_ram_base (initial patch by Ian Jackson)blueswir12008-05-131-23/+23
* i386 specific TODObellard2008-05-131-0/+29
* updatebellard2008-05-131-27/+5
* Fix loading of binary ROMsblueswir12008-05-131-3/+3
* Fix compiler warning.ths2008-05-131-1/+1
* CRIS: Improve TLB management and handle delayslots at page boundaries.edgar_igl2008-05-138-140/+196
* compilation fixbellard2008-05-121-1/+3
* use new helper namebellard2008-05-121-1/+1
* converted more helpers to TCGbellard2008-05-125-647/+498
* removed unused codebellard2008-05-122-7/+0
* FPU fixesbellard2008-05-121-11/+11
* converted x87 FPU ops to TCGbellard2008-05-125-945/+756
* Move prototype back to avoid a compiler warningblueswir12008-05-122-1/+1
* Remove most uses of phys_ram_base (initial patch by Ian Jackson)blueswir12008-05-124-41/+135
* converted SSE/MMX ops to TCGbellard2008-05-126-671/+715
* Wrap long linesblueswir12008-05-1213-200/+395
* use TCG for MMX/SSE memory accessesbellard2008-05-123-221/+58
* temporary hack to handle register shortage with dyngen for qemu_st64()bellard2008-05-122-0/+41
* 2.6 kernels make int 5 a trap gatebellard2008-05-121-1/+1
* char is only for stringsbellard2008-05-121-3/+3
* the double/triple fault handling was not tested in user mode.bellard2008-05-121-0/+2
* removed unused codebellard2008-05-125-14/+0
* CRIS: Remove some old dyngen T0/T1 fiddle. More usage of the results from the...edgar_igl2008-05-121-34/+38
* Debugger single step without interrupts (Jason Wessel).edgar_igl2008-05-121-0/+2
* Remove someexplicit alignment checks (initial patch by Fabrice Bellard)blueswir12008-05-112-98/+112
* Update the etrax machine.edgar_igl2008-05-113-20/+46
* Add limited support for the etrax ethernet controller.edgar_igl2008-05-111-0/+453
* Add support for parts of the etraxfs dma controller.edgar_igl2008-05-112-0/+718
* Correct interrupt masking for etrax timers.edgar_igl2008-05-111-1/+1
* Add TCG native negation op.pbrook2008-05-117-16/+50
* CRIS: Add support for the pseudo randomized set that the mmu provides with TL...edgar_igl2008-05-112-13/+41
* Add zero extension (pseudo-)ops.pbrook2008-05-114-14/+61
* Fix parallel build (broken by commit r4407)aurel322008-05-101-1/+1
* Fix argument description for -loadvm optionaurel322008-05-101-1/+1
* Fix broken PPC user space single steppingaurel322008-05-101-23/+39
OpenPOWER on IntegriCloud