summaryrefslogtreecommitdiffstats
path: root/tests
diff options
context:
space:
mode:
authorCornelia Huck <cornelia.huck@de.ibm.com>2015-01-26 17:26:42 +0100
committerStefan Hajnoczi <stefanha@redhat.com>2015-02-16 15:07:16 +0000
commitb0e5d90ebc3edb5cfc1d5d33dd3334482dee6d46 (patch)
tree25c1c688c21b635c644cafe0114ab2de3a494c5e /tests
parent9a75b0a037e3a8030992244353f17b62f6daf2ab (diff)
downloadhqemu-b0e5d90ebc3edb5cfc1d5d33dd3334482dee6d46.zip
hqemu-b0e5d90ebc3edb5cfc1d5d33dd3334482dee6d46.tar.gz
dataplane: endianness-aware accesses
The vring.c code currently assumes that guest and host endianness match, which is not true for a number of cases: - emulating targets with a different endianness than the host - bi-endian targets, where the correct endianness depends on the virtio device - upcoming support for the virtio-1 standard mandates little-endian accesses even for big-endian targets and hosts Make sure to use accessors that depend on the virtio device. Note that dataplane now needs to be built per-target. Cc: Stefan Hajnoczi <stefanha@redhat.com> Cc: Paolo Bonzini <pbonzini@redhat.com> Cc: Fam Zheng <famz@redhat.com> Reviewed-by: David Gibson <david@gibson.dropbear.id.au> Tested-by: David Gibson <david@gibson.dropbear.id.au> Signed-off-by: Cornelia Huck <cornelia.huck@de.ibm.com> Reviewed-by: Stefan Hajnoczi <stefanha@redhat.com> Message-id: 1422289602-17874-2-git-send-email-cornelia.huck@de.ibm.com Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
Diffstat (limited to 'tests')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud