summaryrefslogtreecommitdiffstats
path: root/tcg/sparc
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2012-12-05 07:15:22 +0400
committerBlue Swirl <blauwirbel@gmail.com>2012-12-08 18:48:26 +0000
commitfe0bd475aa31e60674f7f53b85dc293108026202 (patch)
treee67f93a3470a0738eed141ebe5633872416b31a2 /tcg/sparc
parent4e41d2f5830a76d3fe92b3d3b18cc9f2ee927770 (diff)
downloadhqemu-fe0bd475aa31e60674f7f53b85dc293108026202.zip
hqemu-fe0bd475aa31e60674f7f53b85dc293108026202.tar.gz
target-xtensa: restrict available SRs by enabled options
Beginning with the RA-2004.1 release, SR access instructions (rsr, wsr, xsr) are associated with their corresponding SR and raise illegal opcode exception in case the register is not configured for the core. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
Diffstat (limited to 'tcg/sparc')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud