summaryrefslogtreecommitdiffstats
path: root/target-xtensa/overlay_tool.h
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2015-06-29 10:50:03 +0300
committerMax Filippov <jcmvbkbc@gmail.com>2015-07-06 13:25:11 +0300
commitddd44279fdbc545a9182cb642645af8a4672c267 (patch)
tree2419cab26d887b77965daef5fdf552356523c589 /target-xtensa/overlay_tool.h
parentf50a1640fb82708a5d528dee1ace42a224b95b15 (diff)
downloadhqemu-ddd44279fdbc545a9182cb642645af8a4672c267.zip
hqemu-ddd44279fdbc545a9182cb642645af8a4672c267.tar.gz
target-xtensa: add 64-bit floating point registers
Xtensa ISA got specification for 64-bit floating point registers and opcodes, see ISA, 4.3.11 "Floating point coprocessor option". Add 64-bit FP registers. Although 64-bit floating point is currently not supported by xtensa translator, these registers need to be reported to gdb with proper size, otherwise it wouldn't find other registers. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'target-xtensa/overlay_tool.h')
-rw-r--r--target-xtensa/overlay_tool.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/target-xtensa/overlay_tool.h b/target-xtensa/overlay_tool.h
index 6105d4c..f7b1510 100644
--- a/target-xtensa/overlay_tool.h
+++ b/target-xtensa/overlay_tool.h
@@ -27,7 +27,7 @@
#define XTREG(idx, ofs, bi, sz, al, no, flags, cp, typ, grp, name, \
a1, a2, a3, a4, a5, a6) \
- { .targno = (no), .type = (typ), .group = (grp) },
+ { .targno = (no), .type = (typ), .group = (grp), .size = (sz) },
#ifndef XCHAL_HAVE_DIV32
#define XCHAL_HAVE_DIV32 0
OpenPOWER on IntegriCloud