summaryrefslogtreecommitdiffstats
path: root/target-unicore32/translate.c
diff options
context:
space:
mode:
authorRichard Henderson <rth@twiddle.net>2015-12-11 09:17:45 -0800
committerTimothy Pearson <tpearson@raptorengineering.com>2019-11-29 19:32:25 -0600
commit6b8b5330fe1d83d26b05388cdbada83270f21fd5 (patch)
tree3d3027080f8b941009bf972c7d151632740efb7d /target-unicore32/translate.c
parent6e73317d5709765b57771345c37fc4da1618f502 (diff)
downloadhqemu-6b8b5330fe1d83d26b05388cdbada83270f21fd5.zip
hqemu-6b8b5330fe1d83d26b05388cdbada83270f21fd5.tar.gz
tcg: Remove lingering references to gen_opc_buf
Three in comments and one in code in the stub tcg_liveness_analysis. Signed-off-by: Richard Henderson <rth@twiddle.net>
Diffstat (limited to 'target-unicore32/translate.c')
-rw-r--r--target-unicore32/translate.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/target-unicore32/translate.c b/target-unicore32/translate.c
index 7dbfe3b..ec2cc13 100644
--- a/target-unicore32/translate.c
+++ b/target-unicore32/translate.c
@@ -1860,8 +1860,7 @@ static void disas_uc32_insn(CPUUniCore32State *env, DisasContext *s)
}
}
-/* generate intermediate code in gen_opc_buf and gen_opparam_buf for
- basic block 'tb'. */
+/* generate intermediate code for basic block 'tb'. */
void gen_intermediate_code(CPUUniCore32State *env, TranslationBlock *tb)
{
UniCore32CPU *cpu = uc32_env_get_cpu(env);
OpenPOWER on IntegriCloud