summaryrefslogtreecommitdiffstats
path: root/target-openrisc/cpu.h
diff options
context:
space:
mode:
authorSergey Fedorov <serge.fdrv@gmail.com>2015-07-06 10:05:43 +0100
committerPeter Maydell <peter.maydell@linaro.org>2015-07-06 10:05:43 +0100
commit2a6332d968297266dbabf9d33f959e3a5efdd0f9 (patch)
tree42109e197fe96c7ee1192d1bd7dab498399f1dc2 /target-openrisc/cpu.h
parentf50a1640fb82708a5d528dee1ace42a224b95b15 (diff)
downloadhqemu-2a6332d968297266dbabf9d33f959e3a5efdd0f9.zip
hqemu-2a6332d968297266dbabf9d33f959e3a5efdd0f9.tar.gz
target-arm: fix write helper for TLBI ALLE1IS
TLBI ALLE1IS is an operation that does invalidate TLB entries on all PEs in the same Inner Sharable domain, not just on the current CPU. So we must use tlbiall_is_write() here. Signed-off-by: Sergey Fedorov <serge.fdrv@gmail.com> Message-id: 1435676538-31345-1-git-send-email-serge.fdrv@gmail.com Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target-openrisc/cpu.h')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud