summaryrefslogtreecommitdiffstats
path: root/target-mips/cpu.h
diff options
context:
space:
mode:
authorAurelien Jarno <aurelien@aurel32.net>2009-11-22 13:08:14 +0100
committerAurelien Jarno <aurelien@aurel32.net>2009-11-22 14:12:13 +0100
commit5499b6ffac490a3a44dcb97e9cebb99f0151d696 (patch)
tree5295d73c8dc5ce40ca931b97912b8ace7c7feda5 /target-mips/cpu.h
parentdd4239d6574ca41c94fc0d0f77ddc728510ffc57 (diff)
downloadhqemu-5499b6ffac490a3a44dcb97e9cebb99f0151d696.zip
hqemu-5499b6ffac490a3a44dcb97e9cebb99f0151d696.tar.gz
target-mips: rename CP0_LLAddr into lladdr
The variable CP0_LLAddr represent the full lladdr, not the actual register value, which is only part of this value and depends on the CPU. Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Diffstat (limited to 'target-mips/cpu.h')
-rw-r--r--target-mips/cpu.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/target-mips/cpu.h b/target-mips/cpu.h
index cefa5ae..45f3987 100644
--- a/target-mips/cpu.h
+++ b/target-mips/cpu.h
@@ -372,7 +372,7 @@ struct CPUMIPSState {
int32_t CP0_Config6;
int32_t CP0_Config7;
/* XXX: Maybe make LLAddr per-TC? */
- target_ulong CP0_LLAddr;
+ target_ulong lladdr;
target_ulong llval;
target_ulong llnewval;
target_ulong llreg;
OpenPOWER on IntegriCloud