summaryrefslogtreecommitdiffstats
path: root/target-arm/op_addsub.h
diff options
context:
space:
mode:
authorPeter Crosthwaite <peter.crosthwaite@xilinx.com>2015-06-19 14:17:44 +0100
committerPeter Maydell <peter.maydell@linaro.org>2015-06-19 14:17:44 +0100
commit6cb0b013a1fa421cdfb83257cd33f855cc90649a (patch)
treed7c505b89b116dd870147145cb094d4848d4c213 /target-arm/op_addsub.h
parent3281af8114c6b8ead02f08b58e3c36895c1ea047 (diff)
downloadhqemu-6cb0b013a1fa421cdfb83257cd33f855cc90649a.zip
hqemu-6cb0b013a1fa421cdfb83257cd33f855cc90649a.tar.gz
target-arm: Add registers for PMSAv7
Define the arm CP registers for PMSAv7 and their accessor functions. RGNR serves as a shared index that indexes into arrays storing the DRBAR, DRSR and DRACR registers. DRBAR and friends have to be VMSDd separately from the CP interface using a new PMSA specific VMSD subsection. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com> Message-id: 172cf135fbd8f5cea413c00e71cc1c3cac704744.1434501320.git.peter.crosthwaite@xilinx.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target-arm/op_addsub.h')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud