diff options
| author | Peter Crosthwaite <peter.crosthwaite@xilinx.com> | 2013-06-11 10:58:25 +1000 |
|---|---|---|
| committer | Edgar E. Iglesias <edgar.iglesias@gmail.com> | 2013-06-18 09:44:59 +0200 |
| commit | 6327c221fff955ee979559ec85c148963e06d78f (patch) | |
| tree | 87ce0cab3518107edc7d831ad0eec767bc50bd1c /qemu-seccomp.c | |
| parent | 37a011e9bade7bcbdd41addffc7c94cbf628404c (diff) | |
| download | hqemu-6327c221fff955ee979559ec85c148963e06d78f.zip hqemu-6327c221fff955ee979559ec85c148963e06d78f.tar.gz | |
intc/xilinx_intc: Don't clear level sens. IRQs without ACK
For level sensitive interrupts, ISR bits are cleared when the input pin
is lowered. This is incorrect. Only software can clear ISR bits (via
IAR or direct write to ISR with !MER(2)).
Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
Diffstat (limited to 'qemu-seccomp.c')
0 files changed, 0 insertions, 0 deletions
