summaryrefslogtreecommitdiffstats
path: root/qemu-img-cmds.hx
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2014-09-12 14:06:50 +0100
committerPeter Maydell <peter.maydell@linaro.org>2014-09-12 14:06:50 +0100
commitfa439fc5d7f9094eab4158a906b0e1498504c9cf (patch)
tree13f53d79a1a04ed9394bf80a679b69c48fe8a41c /qemu-img-cmds.hx
parent995939a650c13ad6ac51db089aeb006e0771ea61 (diff)
downloadhqemu-fa439fc5d7f9094eab4158a906b0e1498504c9cf.zip
hqemu-fa439fc5d7f9094eab4158a906b0e1498504c9cf.tar.gz
target-arm: Make *IS TLB maintenance ops affect all CPUs
The ARM architecture defines that the "IS" variants of TLB maintenance operations must affect all TLBs in the Inner Shareable domain, which for us means all CPUs. We were incorrectly implementing these to only affect the current CPU, which meant that SMP TCG operation was unstable. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 1410274883-9578-3-git-send-email-peter.maydell@linaro.org Cc: qemu-stable@nongnu.org
Diffstat (limited to 'qemu-img-cmds.hx')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud