summaryrefslogtreecommitdiffstats
path: root/qemu-img-cmds.hx
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2014-04-15 19:18:46 +0100
committerPeter Maydell <peter.maydell@linaro.org>2014-04-17 21:34:05 +0100
commit1090b9c6ccfe837f1c76dafb7e56031bd7844075 (patch)
treedcefb350ea9e9d53f395d506c55dd8b2ed14d717 /qemu-img-cmds.hx
parent2eef0bf82146034f756d39cb02c8c8dd561a8942 (diff)
downloadhqemu-1090b9c6ccfe837f1c76dafb7e56031bd7844075.zip
hqemu-1090b9c6ccfe837f1c76dafb7e56031bd7844075.tar.gz
target-arm: Implement ISR_EL1 register
Implement the ISR_EL1 register. This is actually present in ARMv7 as well but was previously unimplemented. It is a read-only register that indicates whether interrupts are currently pending. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Diffstat (limited to 'qemu-img-cmds.hx')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud