summaryrefslogtreecommitdiffstats
path: root/async.c
diff options
context:
space:
mode:
authorLeon Alrae <leon.alrae@imgtec.com>2014-07-07 11:24:00 +0100
committerLeon Alrae <leon.alrae@imgtec.com>2014-11-03 11:48:34 +0000
commit9456c2fbcd82dd82328ac6e7602a815582b1043e (patch)
tree7a2f9f2763b0945ec990ae22f3847476f89c5de5 /async.c
parent92ceb440d47b9ef3ba860cdc75a7e31563a7dc0c (diff)
downloadhqemu-9456c2fbcd82dd82328ac6e7602a815582b1043e.zip
hqemu-9456c2fbcd82dd82328ac6e7602a815582b1043e.tar.gz
target-mips: add TLBINV support
For Standard TLB configuration (Config.MT=1): TLBINV invalidates a set of TLB entries based on ASID. The virtual address is ignored in the entry match. TLB entries which have their G bit set to 1 are not modified. TLBINVF causes all entries to be invalidated. Single TLB entry can be marked as invalid on TLB entry write by having EntryHi.EHINV set to 1. Signed-off-by: Leon Alrae <leon.alrae@imgtec.com> Reviewed-by: Yongbok Kim <yongbok.kim@imgtec.com>
Diffstat (limited to 'async.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud