summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSean Nelson <audiohacked@gmail.com>2010-03-20 03:01:19 +0000
committerSean Nelson <audiohacked@gmail.com>2010-03-20 03:01:19 +0000
commit6c0a77ee0c250a92e32a647256e26a9f1ae28833 (patch)
tree04445779e806d44a7d7b94e6116002d5acd9a8c5
parent14425e7614516b3bf4171c77ccce25d83bca81e8 (diff)
downloadflashrom-6c0a77ee0c250a92e32a647256e26a9f1ae28833.zip
flashrom-6c0a77ee0c250a92e32a647256e26a9f1ae28833.tar.gz
The Intel 28F001BX-T/B chips don't have block locks or mention of registers; chip is Old
The Intel 28F004S5 mentions block locks which require a remapping registers. Fixes problems brought up by carldani because of commit r948. Corresponding to flashrom svn r960. Signed-off-by: Sean Nelson <audiohacked@gmail.com> Acked-by: Sean Nelson <audiohacked@gmail.com>
-rw-r--r--flashchips.c5
1 files changed, 1 insertions, 4 deletions
diff --git a/flashchips.c b/flashchips.c
index 62cd2ae..86c766b 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -2316,7 +2316,6 @@ struct flashchip flashchips[] = {
.model_id = P28F001BXB,
.total_size = 128,
.page_size = 128 * 1024, /* 8k + 2x4k + 112k */
- .feature_bits = 0,
.tested = TEST_BAD_WRITE,
.probe = probe_jedec,
.probe_timing = TIMING_ZERO, /* Datasheet has no timing info specified */
@@ -2331,7 +2330,6 @@ struct flashchip flashchips[] = {
.block_erase = erase_block_82802ab,
},
},
- .unlock = unlock_82802ab,
.write = NULL,
.read = read_memmapped,
},
@@ -2344,7 +2342,6 @@ struct flashchip flashchips[] = {
.model_id = P28F001BXT,
.total_size = 128,
.page_size = 128 * 1024, /* 112k + 2x4k + 8k */
- .feature_bits = 0,
.tested = TEST_BAD_WRITE,
.probe = probe_jedec,
.probe_timing = TIMING_ZERO, /* Datasheet has no timing info specified */
@@ -2359,7 +2356,6 @@ struct flashchip flashchips[] = {
.block_erase = erase_block_82802ab,
},
},
- .unlock = unlock_82802ab,
.write = NULL,
.read = read_memmapped,
},
@@ -2372,6 +2368,7 @@ struct flashchip flashchips[] = {
.model_id = E_28F004S5,
.total_size = 512,
.page_size = 256,
+ .feature_bits = FEATURE_REGISTERMAP,
.tested = TEST_UNTESTED,
.probe = probe_82802ab,
.probe_timing = TIMING_ZERO, /* Datasheet has no timing info specified */
OpenPOWER on IntegriCloud