1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
|
/*
* (c) 2017 Raptor Engineering, LLC
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/
#include <common.h>
#include <command.h>
#include <pci.h>
#include "hwreg.h"
int board_init (void)
{
DECLARE_GLOBAL_DATA_PTR;
// unsigned char data;
unsigned long reg;
/* AHB Controller */
*((volatile ulong*) 0x1E600000) = 0xAEED1A03; /* unlock AHB controller */
*((volatile ulong*) 0x1E60008C) |= 0x01; /* map DRAM to 0x00000000 */
#ifdef CONFIG_PCI
*((volatile ulong*) 0x1E60008C) |= 0x30; /* map PCI */
#endif
/* Flash Controller */
#ifdef CONFIG_FLASH_AST2050
*((volatile ulong*) 0x16000000) |= 0x00001c00; /* enable Flash Write */
#else
# ifdef CONFIG_FLASH_AST2300
*((volatile ulong*) 0x1e620000) |= 0x800f0000; /* enable Flash Write */
# else
*((volatile ulong*) 0x16000000) |= 0x00001ff1; /* enable Flash Write */
# endif
#endif
/* SCU */
*((volatile ulong*) 0x1e6e2000) = 0x1688A8A8; /* unlock SCU */
reg = *((volatile ulong*) 0x1e6e2008);
reg &= 0x1c0fffff;
reg |= 0x61800000; /* PCLK = HPLL/8 */
#ifdef CONFIG_AST1070
reg |= 0x300000; /* LHCLK = HPLL/8 */
reg |= 0x80000; /* LPC Host Clock */
#endif
*((volatile ulong*) 0x1e6e2008) = reg;
reg = *((volatile ulong*) 0x1e6e200c); /* enable 2D Clk */
*((volatile ulong*) 0x1e6e200c) &= 0xFFFFFFFD;
#ifdef ASUS_CONFIGURE_GPIO
/* Initialize GPIOs PA4, PH0, and PH1 */
*((volatile ulong*) AST_GPIO_BASE) |= 0x00000010;
reg = *((volatile ulong*) (AST_GPIO_BASE+0x20));
reg &= 0xfeffffff;
reg |= 0x02000000;
*((volatile ulong*) (AST_GPIO_BASE+0x20)) = reg;
*((volatile ulong*) (AST_GPIO_BASE+0x04)) |= 0x00000010;
*((volatile ulong*) (AST_GPIO_BASE+0x24)) |= 0x03000000;
#endif
#ifndef CONFIG_AST2050
/* enable wide screen. If your video driver does not support wide screen, don't
* enable this bit 0x1e6e2040 D[0]
*/
reg = *((volatile ulong*) 0x1e6e2040);
*((volatile ulong*) 0x1e6e2040) |= 0x01;
#endif
#ifdef CONFIG_AST1070
/*set VPPL1 */
*((volatile ulong*) 0x1e6e201c) = 0x6420;
// set d2-pll & enable d2-pll D[21:20], D[4]
reg = *((volatile ulong*) 0x1e6e202c);
reg &= 0xffcfffef;
reg |= 0x00200010;
*((volatile ulong*) 0x1e6e202c) = reg;
// set OSCCLK = VPLL1
*((volatile ulong*) 0x1e6e2010) = 0x8;
// enable OSCCLK
reg = *((volatile ulong*) 0x1e6e202c);
reg &= 0xfffffffd;
reg |= 0x00000002;
*((volatile ulong*) 0x1e6e202c) = reg;
// enable AST1050's LPC master
reg = *((volatile ulong*) 0x1e7890a0);
*((volatile ulong*) 0x1e7890a0) |= 0x11;
#endif
/* arch number */
gd->bd->bi_arch_number = MACH_TYPE_ASPEED;
/* adress of boot parameters */
gd->bd->bi_boot_params = 0x40000100;
return 0;
}
int dram_init (void)
{
DECLARE_GLOBAL_DATA_PTR;
/* dram_init must store complete ramsize in gd->ram_size */
gd->ram_size = get_ram_size((void *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE);
return 0;
}
/*
SCU7C: Silicon Revision ID Register
D[31:24]: Chip ID
0: AST2050/AST2100/AST2150/AST2200/AST3000
1: AST2300
D[23:16] Silicon revision ID for AST2300 generation and later
0: A0
1: A1
2: A2
.
.
.
FPGA revision starts from 0x80
D[11:8] Bounding option
D[7:0] Silicon revision ID for AST2050/AST2100 generation (for software compatible)
0: A0
1: A1
2: A2
3: A3
.
.
FPGA revision starts from 0x08, 8~10 means A0, 11+ means A1, AST2300 should be assigned to 3
*/
int misc_init_r(void)
{
unsigned int reg1, revision, chip_id;
/* Show H/W Version */
reg1 = (unsigned int) (*((ulong*) 0x1e6e207c));
chip_id = (reg1 & 0xff000000) >> 24;
revision = (reg1 & 0xff0000) >> 16;
puts ("H/W: ");
if (chip_id == 1) {
if (revision >= 0x80) {
printf("AST2300 series FPGA Rev. %02x \n", revision);
}
else {
printf("AST2300 series chip Rev. %02x \n", revision);
}
}
else if (chip_id == 0) {
printf("AST2050/AST2150 series chip\n");
}
#ifdef CONFIG_AST1070
puts ("C/C: ");
revision = (unsigned int) (*((ulong*) 0x60002034));
printf("AST1070 ID [%08x] \n", revision);
#endif
#ifdef CONFIG_PCI
pci_init ();
#endif
if (getenv ("verify") == NULL) {
setenv ("verify", "n");
}
if (getenv ("eeprom") == NULL) {
setenv ("eeprom", "y");
}
return 0;
}
#ifdef CONFIG_PCI
static struct pci_controller hose;
extern void aspeed_init_pci (struct pci_controller *hose);
void pci_init_board(void)
{
aspeed_init_pci(&hose);
}
#endif
|
