summaryrefslogtreecommitdiffstats
path: root/nic3com.c
diff options
context:
space:
mode:
authorCarl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>2009-05-16 01:23:55 +0000
committerCarl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>2009-05-16 01:23:55 +0000
commit9ee107721f746b0b81dcacf2f59c4f48d4210b9e (patch)
tree7e77126eedcc62dbf83c65cb365d597b7cbb1d03 /nic3com.c
parent9862251f8985237445de98060b2fb319c2d6d519 (diff)
downloadast2050-flashrom-9ee107721f746b0b81dcacf2f59c4f48d4210b9e.zip
ast2050-flashrom-9ee107721f746b0b81dcacf2f59c4f48d4210b9e.tar.gz
Add generic 16 bit and 32 bit chip read/write emulation to the external flasher infrastructure
The emulation works by splitting 32 bit accesses into 16 bit accesses and 16 bit accesses into to 8 bit accesses. That way, external flashers can mix and match the amount of emulation they need. Corresponding to flashrom svn r517. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
Diffstat (limited to 'nic3com.c')
-rw-r--r--nic3com.c18
1 files changed, 0 insertions, 18 deletions
diff --git a/nic3com.c b/nic3com.c
index a4b680a..84e506d 100644
--- a/nic3com.c
+++ b/nic3com.c
@@ -93,14 +93,6 @@ void nic3com_chip_writeb(uint8_t val, volatile void *addr)
OUTB(val, io_base_addr + BIOS_ROM_DATA);
}
-void nic3com_chip_writew(uint16_t val, volatile void *addr)
-{
-}
-
-void nic3com_chip_writel(uint32_t val, volatile void *addr)
-{
-}
-
uint8_t nic3com_chip_readb(const volatile void *addr)
{
uint8_t val;
@@ -110,13 +102,3 @@ uint8_t nic3com_chip_readb(const volatile void *addr)
return val;
}
-
-uint16_t nic3com_chip_readw(const volatile void *addr)
-{
- return 0xffff;
-}
-
-uint32_t nic3com_chip_readl(const volatile void *addr)
-{
- return 0xffffffff;
-}
OpenPOWER on IntegriCloud