path: root/nic3com.c
diff options
authorCarl-Daniel Hailfinger <>2009-05-15 00:56:22 +0000
committerCarl-Daniel Hailfinger <>2009-05-15 00:56:22 +0000
commit1e637844d58ed05e9b1c3fbffc5811b66bc0a0ad (patch)
tree9ad4fa71b14e654efae15af1ec00768a1ec37ea9 /nic3com.c
parent530cb2d4f16c110d12852ecbb0d48860eb99bf5e (diff)
Additionally to WREN also handle WRSR failures gracefully for ICHSPI
Until the ICH SPI driver can handle preopcodes as standalone opcodes, we should handle such special opcode failure gracefully on ICH and compatible chipsets. This fixes status register writes on almost all ICH+VIA SPI masters. The fix is almost identical to r484, but this time it affects the EWSR (Enable Write Status Register) opcode instead of the WREN (Write Enable) opcode. With the differentiated return codes introduced in r500, the workaround is more precise this time. The old WREN workaround was updated as well. Corresponding to flashrom svn r514. Signed-off-by: Carl-Daniel Hailfinger <> Acked-by: FENG Yu Ning <> Acked-by: Cristi Magherusan <>
Diffstat (limited to 'nic3com.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud