summaryrefslogtreecommitdiffstats
path: root/internal.c
diff options
context:
space:
mode:
authorVadim Girlin <vadimgirlin@gmail.com>2013-08-24 12:18:17 +0000
committerStefan Tauner <stefan.tauner@alumni.tuwien.ac.at>2013-08-24 12:18:17 +0000
commit4dd0f906c6ee620d16f2e87e56344a2cb0bf0a46 (patch)
treeaac06804cc25ac6df6fcd9c93c37671fede2bbd5 /internal.c
parentbdead0d27dc03c2f40b36d98dc94b717f38d56e7 (diff)
downloadast2050-flashrom-4dd0f906c6ee620d16f2e87e56344a2cb0bf0a46.zip
ast2050-flashrom-4dd0f906c6ee620d16f2e87e56344a2cb0bf0a46.tar.gz
IT87: Add ability to select between chips on GIGABYTE DualBIOS boards
Thanks to Vadim Girlin for finding out how to do that. This is known to work on GA-MA770-UD3, GA-B75M-D3V, GA-B75N and GA-H61M-S1 (only M_BIOS is populated). Corresponding to flashrom svn r1720. Signed-off-by: Vadim Girlin <vadimgirlin@gmail.com> Signed-off-by: Damien Zammit <damien@zamaudio.com> Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> Tested-by: Damien Zammit <damien@zamaudio.com> Tested-by: Anton Kochkov <anton.kochkov@gmail.com> Acked-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
Diffstat (limited to 'internal.c')
-rw-r--r--internal.c5
1 files changed, 2 insertions, 3 deletions
diff --git a/internal.c b/internal.c
index ab3c81f..30b184f 100644
--- a/internal.c
+++ b/internal.c
@@ -331,9 +331,8 @@ int internal_init(void)
return ret;
#if defined(__i386__) || defined(__x86_64__)
- /* Probe unconditionally for IT87* LPC->SPI translation and for
- * IT87* Parallel write enable.
- */
+ /* Probe unconditionally for ITE Super I/O chips. This enables LPC->SPI translation on IT87* and
+ * parallel writes on IT8705F. Also, this handles the manual chip select for Gigabyte's DualBIOS. */
init_superio_ite();
#endif
OpenPOWER on IntegriCloud