path: root/flashrom.c
diff options
authorMichael Karcher <>2011-04-15 00:03:37 +0000
committerMichael Karcher <>2011-04-15 00:03:37 +0000
commit880e867ae823dbbd140731f2eaa2ea656b4b9153 (patch)
tree6f6ccde262a1878c3e3fe788e4923811a26628ef /flashrom.c
parent4b177369854b0f1b0f5769b809f2cf1b0ea4f347 (diff)
Remove delays in JEDEC erase sequence
It is extremely unlikely that a chip not requiring delays in probe does require them in erase. We observed unreliable erasing with a SST49LF004A with these delays, so remove them if the are not required. In review, I got the hint that "probe_jedec goes further by making that call conditional on nonzero delay". I decided to ignore that. For internal_delay, the small amount of clock cycles wasted for calling programmer_delay(0) is negligible compared to LPC cycle times. It might be an issue for 5 wasted bytes on the serial line in serprog. OTOH, flash erase is still slow compared to 6*5 bytes on a serial port at reasonable speed. Corresponding to flashrom svn r1288. Signed-off-by: Michael Karcher <> Acked-by: Carl-Daniel Hailfinger <>
Diffstat (limited to 'flashrom.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud