path: root/flashrom.8
diff options
authorUwe Hermann <>2010-02-21 21:17:00 +0000
committerUwe Hermann <>2010-02-21 21:17:00 +0000
commitddd5c9e147e99430ed031cbf20380d745850c046 (patch)
tree523c9d402056eebfa075643e8cce2ca2853ca32c /flashrom.8
parent6e0b912f469a5595c138b3f7ddad77d691330e2f (diff)
Add initial (non-working) code for Highpoint ATA/RAID controllers
It's disabled by default. The current status is detailed at: Corresponding to flashrom svn r908. Signed-off-by: Uwe Hermann <> Acked-by: Carl-Daniel Hailfinger <>
Diffstat (limited to 'flashrom.8')
1 files changed, 4 insertions, 1 deletions
diff --git a/flashrom.8 b/flashrom.8
index 1baea3f..126f4af 100644
--- a/flashrom.8
+++ b/flashrom.8
@@ -146,6 +146,8 @@ Specify the programmer device. Currently supported are:
.BR "* satasii" " (for flash ROMs on Silicon Image SATA/IDE controllers)"
+.BR "* atahpt" " (for flash ROMs on Highpoint ATA/RAID controllers)"
.BR "* it87spi" " (for flash ROMs behind an ITE IT87xx Super I/O LPC/SPI translation unit)"
.BR "* ft2232spi" " (for flash ROMs attached to a FT2232H/FT4232H based USB SPI programmer)"
@@ -185,7 +187,8 @@ Example:
Currently the following programmers support this mechanism:
.BR nic3com ,
.BR gfxnvidia ,
-.BR satasii .
+.BR satasii ,
+.BR atahpt .
The it87spi programmer has an optional parameter which will set the I/O base
port of the IT87* SPI controller interface to the port specified in the
OpenPOWER on IntegriCloud