summaryrefslogtreecommitdiffstats
path: root/flashchips.c
diff options
context:
space:
mode:
authorJoshua Roys <roysjosh@gmail.com>2010-08-16 22:12:39 +0000
committerMichael Karcher <flashrom@mkarcher.dialup.fu-berlin.de>2010-08-16 22:12:39 +0000
commita84b0bd6ad4b5ab7220deb799f30515a9eb0d7fc (patch)
tree69ee38aef58251330e31069dd232b81f16856528 /flashchips.c
parente3df96e65f9dd1e9dd67bc0c7f58da91732cafc7 (diff)
downloadast2050-flashrom-a84b0bd6ad4b5ab7220deb799f30515a9eb0d7fc.zip
ast2050-flashrom-a84b0bd6ad4b5ab7220deb799f30515a9eb0d7fc.tar.gz
SST49FL040B: add unlocking
The datasheet says there's a set of registers in the 4Mbit before the flash memory. The block locking registers are aligned on 64K boundaries, plus 2. Write/erase sucessful on a system it failed before: http://www.flashrom.org/pipermail/flashrom/2010-August/004432.html Corresponding to flashrom svn r1144. Signed-off-by: Joshua Roys <roysjosh@gmail.com> Acked-by: Michael Karcher <flashrom@mkarcher.dialup.fu-berlin.de>
Diffstat (limited to 'flashchips.c')
-rw-r--r--flashchips.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/flashchips.c b/flashchips.c
index ae89701..be7fab5 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -5651,8 +5651,8 @@ struct flashchip flashchips[] = {
.model_id = SST_49LF040B,
.total_size = 512,
.page_size = 64 * 1024,
- .feature_bits = FEATURE_EITHER_RESET,
- .tested = TEST_OK_PR,
+ .feature_bits = FEATURE_EITHER_RESET | FEATURE_REGISTERMAP,
+ .tested = TEST_OK_PREW,
.probe = probe_jedec,
.probe_timing = 1, /* 150ns */
.block_erasers =
@@ -5668,6 +5668,7 @@ struct flashchip flashchips[] = {
.block_erase = NULL,
}
},
+ .unlock = unlock_82802ab,
.write = write_jedec_1,
.read = read_memmapped,
},
OpenPOWER on IntegriCloud