path: root/chipset_enable.c
diff options
authorCarl-Daniel Hailfinger <>2011-03-17 00:10:25 +0000
committerCarl-Daniel Hailfinger <>2011-03-17 00:10:25 +0000
commiteacbd1634d70d2516b793d8470f18cd6514cf3b1 (patch)
treeac6215697b2854550f7f0590294b8f8cbdd3f6da /chipset_enable.c
parent97bc95ce2be4e17db150a83098673cedf5b50b40 (diff)
Proper error handling for ICH/VIA SPI
Use 16-bit values for bit masks in 16-bit registers. Check for SPI Cycle In Progress and wait up to 60 ms. Do not touch reserved bits. Reduce SPI cycle timeout from 60 s to 60 ms. Clear transaction errors caused by our own SPI accesses. Add better debugging in case the hardware misbehaves. Corresponding to flashrom svn r1281. Signed-off-by: Carl-Daniel Hailfinger <> Acked-by: Stefan Reinauer <>
Diffstat (limited to 'chipset_enable.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud