summaryrefslogtreecommitdiffstats
path: root/chipset_enable.c
diff options
context:
space:
mode:
authorPeter Stuge <peter@stuge.se>2008-12-22 14:12:08 +0000
committerPeter Stuge <peter@stuge.se>2008-12-22 14:12:08 +0000
commite8a3e4c20996157aabaa8106b9b35df59d52afad (patch)
treeac7eb7097f24efb52eca53b2eaf846defbdd1b7d /chipset_enable.c
parentf041e9b5865c9b5544905d163b47d2387732c634 (diff)
downloadast2050-flashrom-e8a3e4c20996157aabaa8106b9b35df59d52afad.zip
ast2050-flashrom-e8a3e4c20996157aabaa8106b9b35df59d52afad.tar.gz
Initialize ICH SPI opcodes also for ICH9 and later
Corresponding to flashrom svn r368 and coreboot v2 svn r3830. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se>
Diffstat (limited to 'chipset_enable.c')
-rw-r--r--chipset_enable.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/chipset_enable.c b/chipset_enable.c
index b5af401..00959ea 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -384,6 +384,7 @@ static int enable_flash_ich_dc_spi(struct pci_dev *dev, const char *name,
*(uint32_t *) (spibar + 0xA0)); ICH10 only? */
printf_debug("0xB0: 0x%08x (FDOC)\n",
*(uint32_t *) (spibar + 0xB0));
+ ich_init_opcodes();
break;
default:
/* Nothing */
OpenPOWER on IntegriCloud