summaryrefslogtreecommitdiffstats
path: root/chipset_enable.c
diff options
context:
space:
mode:
authorFENG yu ning <fengyuning1984@gmail.com>2008-12-08 18:16:58 +0000
committerStefan Reinauer <stefan.reinauer@coreboot.org>2008-12-08 18:16:58 +0000
commitc05a295dc33b273d16c2d289ffd95ba688727511 (patch)
treead6db2e33101079d2b713bef06666b5e8e937eec /chipset_enable.c
parentff692fb56777cbbf04e5c4858029340003190f5f (diff)
downloadast2050-flashrom-c05a295dc33b273d16c2d289ffd95ba688727511.zip
ast2050-flashrom-c05a295dc33b273d16c2d289ffd95ba688727511.tar.gz
Generates OPCODES struct from the ICH7/ICH9/VIA chipset if its SPI configuration is locked down
Corresponding to flashrom svn r364 and coreboot v2 svn r3805. Signed-off-by: FENG yu ning <fengyuning1984@gmail.com> Acked-by: Stefan Reinauer <stepan@coresystems.de>
Diffstat (limited to 'chipset_enable.c')
-rw-r--r--chipset_enable.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/chipset_enable.c b/chipset_enable.c
index 01abf10..d2ae212 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -47,6 +47,8 @@ unsigned long flashbase = 0;
flashbus_t flashbus = BUS_TYPE_LPC;
void *spibar = NULL;
+extern int ichspi_lock;
+
static int enable_flash_ali_m1533(struct pci_dev *dev, const char *name)
{
uint8_t tmp;
@@ -335,6 +337,7 @@ static int enable_flash_ich_dc_spi(struct pci_dev *dev, const char *name,
printf_debug("\n");
if ((*(uint16_t *) spibar) & (1 << 15)) {
printf("WARNING: SPI Configuration Lockdown activated.\n");
+ ichspi_lock = 1;
}
break;
case BUS_TYPE_ICH9_SPI:
OpenPOWER on IntegriCloud