summaryrefslogtreecommitdiffstats
path: root/buspirate_spi.c
diff options
context:
space:
mode:
authorMartin Roth <martin.roth@se-eng.com>2014-07-15 13:50:58 +0000
committerStefan Tauner <stefan.tauner@alumni.tuwien.ac.at>2014-07-15 13:50:58 +0000
commit82b6ec1df30d3fca55547f230c76718d6e613b2a (patch)
treebf2c2e3b17f8673d2857b0d7021fc34d0c124bef /buspirate_spi.c
parent0e0a0dc05d8647ec5800ec439b7a8cb0586caa50 (diff)
downloadast2050-flashrom-82b6ec1df30d3fca55547f230c76718d6e613b2a.zip
ast2050-flashrom-82b6ec1df30d3fca55547f230c76718d6e613b2a.tar.gz
Add support for AMD Bolton chipset
SPI controller on the bolton chipset uses the same 3-bit speed settings as Yangtze, but is otherwise the same as the Hudson chips. Note that the Bolton RRG doesn't specify a speed setting for the bit setting of 0b111, so I'm assuming that it's the same setting as Yangtze. Corresponding to flashrom svn r1830. Signed-off-by: Martin Roth <martin.roth@se-eng.com> Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> Acked-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
Diffstat (limited to 'buspirate_spi.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud