blob: 0cc826a1b7294ee95657d8caaddc903c1ac9bdb8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
# $FreeBSD$
PROG_CXX= llvm-tblgen
SRCDIR= utils/TableGen
SRCS+= AsmMatcherEmitter.cpp
SRCS+= AsmWriterEmitter.cpp
SRCS+= AsmWriterInst.cpp
SRCS+= Attributes.cpp
SRCS+= CTagsEmitter.cpp
SRCS+= CallingConvEmitter.cpp
SRCS+= CodeEmitterGen.cpp
SRCS+= CodeGenDAGPatterns.cpp
SRCS+= CodeGenHwModes.cpp
SRCS+= CodeGenInstruction.cpp
SRCS+= CodeGenMapTable.cpp
SRCS+= CodeGenRegisters.cpp
SRCS+= CodeGenSchedule.cpp
SRCS+= CodeGenTarget.cpp
SRCS+= DAGISelEmitter.cpp
SRCS+= DAGISelMatcher.cpp
SRCS+= DAGISelMatcherEmitter.cpp
SRCS+= DAGISelMatcherGen.cpp
SRCS+= DAGISelMatcherOpt.cpp
SRCS+= DFAPacketizerEmitter.cpp
SRCS+= DisassemblerEmitter.cpp
SRCS+= FastISelEmitter.cpp
SRCS+= FixedLenDecoderEmitter.cpp
SRCS+= GlobalISelEmitter.cpp
SRCS+= InfoByHwMode.cpp
SRCS+= InstrDocsEmitter.cpp
SRCS+= InstrInfoEmitter.cpp
SRCS+= IntrinsicEmitter.cpp
SRCS+= OptParserEmitter.cpp
SRCS+= PseudoLoweringEmitter.cpp
SRCS+= RegisterBankEmitter.cpp
SRCS+= RegisterInfoEmitter.cpp
SRCS+= SDNodeProperties.cpp
SRCS+= SearchableTableEmitter.cpp
SRCS+= SubtargetEmitter.cpp
SRCS+= SubtargetFeatureInfo.cpp
SRCS+= TableGen.cpp
SRCS+= Types.cpp
SRCS+= X86DisassemblerTables.cpp
SRCS+= X86EVEX2VEXTablesEmitter.cpp
SRCS+= X86FoldTablesEmitter.cpp
SRCS+= X86ModRMFilters.cpp
SRCS+= X86RecognizableInstr.cpp
.include "../llvm.prog.mk"
|
