summaryrefslogtreecommitdiffstats
path: root/test/MC/Disassembler/ARM/invalid-t2STREXD-thumb.txt
blob: 9b0cf24ffb16e6c748d560a0d2afec4f85309278 (plain)
1
2
3
4
5
6
7
8
9
10
# RUN: llvm-mc --disassemble %s -triple=thumb-apple-darwin9 |& grep {invalid instruction encoding}

# Opcode=2128 Name=t2STREXD Format=ARM_FORMAT_THUMBFRM(25)
#  31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 
# -------------------------------------------------------------------------------------------------
# | 1: 1: 1: 0| 1: 0: 0: 0| 1: 1: 0: 0| 0: 0: 1: 0| 0: 1: 1: 1| 1: 0: 0: 0| 0: 1: 1: 1| 1: 0: 0: 0|
# -------------------------------------------------------------------------------------------------
# 
# if d == n || d == t || d == t2 then UNPREDICTABLE
mc-input.txt:1:1: warning: invalid instruction encoding
OpenPOWER on IntegriCloud