summaryrefslogtreecommitdiffstats
path: root/sys/dev/smbus/smbus_if.m
blob: 3e118811b5b06cefd148a7aea17a97f664932a9f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
#
# Copyright (c) 1998 Nicolas Souchu
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in the
#    documentation and/or other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
# ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
# OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
# HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
# OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
# SUCH DAMAGE.
#
#	$Id: smbus_if.m,v 1.3 1998/11/07 14:56:04 nsouch Exp $
#

INTERFACE smbus;

#
# Interpret interrupt
#
METHOD void intr {
	device_t dev;
	u_char devaddr;
	char low;
	char high;
	int error;
};

#
# smbus callback
#
METHOD int callback {
	device_t dev;
	int index;
	caddr_t data;
};

#
# Quick command
#
METHOD int quick {
	device_t dev;
	u_char slave;
	int how;
};

#
# Send Byte command
#
METHOD int sendb {
	device_t dev;
	u_char slave;
	char byte;
};

#
# Receive Byte command
#
METHOD int recvb {
	device_t dev;
	u_char slave;
	char *byte;
};

#
# Write Byte command
#
METHOD int writeb {
	device_t dev;
	u_char slave;
	char cmd;
	char byte;
};

#
# Write Word command
#
METHOD int writew {
	device_t dev;
	u_char slave;
	char cmd;
	short word;
};

#
# Read Byte command
#
METHOD int readb {
	device_t dev;
	u_char slave;
	char cmd;
	char *byte;
};

#
# Read Word command
#
METHOD int readw {
	device_t dev;
	u_char slave;
	char cmd;
	short *word;
};

#
# Process Call command
#
METHOD int pcall {
	device_t dev;
	u_char slave;
	char cmd;
	short sdata;
	short *rdata;
};

#
# Block Write command
#
METHOD int bwrite {
	device_t dev;
	u_char slave;
	char cmd;
	u_char count;
	char *buf;
};

#
# Block Read command
#
METHOD int bread {
	device_t dev;
	u_char slave;
	char cmd;
	u_char count;
	char *buf;
};
OpenPOWER on IntegriCloud