summaryrefslogtreecommitdiffstats
path: root/sys/dev/si/sireg.h
blob: b6c7adf14cb3cdaefc8b8013824575a44b5c3cea (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
/*-
 * Device driver for Specialix range (SI/XIO) of serial line multiplexors.
 * 'C' definitions for Specialix serial multiplex driver.
 *
 * Copyright (C) 1990, 1992, 1998 Specialix International,
 * Copyright (C) 1993, Andy Rutter <andy@acronym.co.uk>
 * Copyright (C) 1995, Peter Wemm <peter@netplex.com.au>
 *
 * Derived from:	SunOS 4.x version
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notices, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notices, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by Andy Rutter of
 *	Advanced Methods and Tools Ltd. based on original information
 *	from Specialix International.
 * 4. Neither the name of Advanced Methods and Tools, nor Specialix
 *    International may be used to endorse or promote products derived from
 *    this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
 * NO EVENT SHALL THE AUTHORS BE LIABLE.
 *
 * $FreeBSD$
 */

/*
 * Hardware parameters which should be changed at your peril!
 */

/* Base and mask for SI Host 2.x (SIHOST2) */
#define SIPLSIG		0x7FF8			/* Start of control space */
#define SIPLCNTL	0x7FF8			/* Ditto */
#define SIPLRESET	SIPLCNTL		/* 0 = reset */
#define SIPLIRQ11	(SIPLCNTL+1)		/* 0 = mask irq 11 */
#define SIPLIRQ12	(SIPLCNTL+2)		/* 0 = mask irq 12 */
#define SIPLIRQ15	(SIPLCNTL+3)		/* 0 = mask irq 15 */
#define SIPLIRQSET	(SIPLCNTL+4)		/* 0 = interrupt host */
#define SIPLIRQCLR	(SIPLCNTL+5)		/* 0 = clear irq */

/* SI Host 1.x */
#define	SIRAM		0x0000			/* Ram Starts here */
#define	SIRESET		0x8000			/* Set reset */
#define	SIRESET_CL 	0xc000			/* Clear reset */
#define	SIWAIT		0x9000			/* Set wait */
#define	SIWAIT_CL 	0xd000			/* Set wait */
#define SIINTCL		0xA000			/* Clear host int */
#define SIINTCL_CL 	0xE000			/* Clear host int */

/* SI EISA */
#define SIEISADEVID	0x4d980411		/* EISA Device ID */
#define SIEISABASE	0xc00			/* Our ports start here */
#define SIEISAIOSIZE	0x100			/* XXX How many ports */

/* SI old PCI */
#define SIPCIBADR	PCIR_BAR(0)		/* Which BADR to map in RAM */
#define SIPCI_MEMSIZE	0x100000		/* Mapping size */
#define SIPCIRESET	0xc0001			/* 0 = Reset */
#define SIPCIINTCL	0x40001			/* 0 = clear int */

/* SI Jet PCI */
#define SIJETSSIDREG	PCIR_SUBVEND_0		/* Is it an SX or RIO? */
#define SIJETBADR	PCIR_BAR(2)		/* Which BADR to map in RAM */
/* SI Jet PCI & ISA */
#define SIJETIDBASE	0x7c00			/* ID ROM base */
#define SISPLXID	0x984d			/* Specialix ID */
#define SIUNIQID	0x7c0e			/* & 0xf0 = 0x20 for SX */
#define SIJETIDSTR	0x7c20			/* ID ROM string */
#define SIJETRESET	0x7d00
#define SIJETINTCL	0x7d80
#define SIJETCONFIG	0x7c00			/* for ISA, top nibble = IRQ */
#define SIJETBUSEN	0x2
#define SIJETIRQEN	0x4

/*
 * MEMSIZE is the total shared mem region
 * RAMSIZE is value to use when probing
 * PROBEALLOC is the amount to bus_resource_alloc() during probe.
 */
#define SIJETPCI_MEMSIZE	0x10000
#define SIJETISA_MEMSIZE	0x8000
#define SIJET_RAMSIZE		0x7000
#define	SIHOST_MEMSIZE		0x10000
#define	SIHOST_RAMSIZE		0x8000
#define	SIHOST2_MEMSIZE		0x8000
#define	SIHOST2_RAMSIZE		0x7ff7
#define	SIEISA_MEMSIZE		0x10000
#define	SIEISA_RAMSIZE		0x10000
#define SIPROBEALLOC		0x8000
OpenPOWER on IntegriCloud