1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
|
/* $NetBSD: i82365var.h,v 1.8 1999/10/15 06:07:27 haya Exp $ */
/* $FreeBSD$ */
/*
* Copyright (c) 1997 Marc Horowitz. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Marc Horowitz.
* 4. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include <dev/pccard/pccardreg.h>
#include <dev/pccard/pccardchip.h>
#include <dev/pcic/i82365reg.h>
struct proc;
struct pcic_event {
STAILQ_ENTRY(pcic_event) pe_q;
int pe_type;
};
/* pe_type */
#define PCIC_EVENT_INSERTION 0
#define PCIC_EVENT_REMOVAL 1
struct pcic_handle {
struct pcic_softc *sc;
struct device *ph_parent;
bus_space_tag_t ph_bus_t; /* I/O or MEM? I don't mind */
bus_space_handle_t ph_bus_h;
u_int8_t (* ph_read) __P((struct pcic_handle*, int));
void (* ph_write) __P((struct pcic_handle *, int, u_int8_t));
int vendor;
int sock;
int flags;
int laststate;
int memalloc;
struct {
bus_addr_t addr;
bus_size_t size;
long offset;
int kind;
} mem[PCIC_MEM_WINS];
int ioalloc;
struct {
bus_addr_t addr;
bus_size_t size;
int width;
} io[PCIC_IO_WINS];
int ih_irq;
struct device *pccard;
int shutdown;
struct proc *event_thread;
STAILQ_HEAD(, pcic_event) events;
};
#define PCIC_FLAG_SOCKETP 0x0001
#define PCIC_FLAG_CARDP 0x0002
#define PCIC_LASTSTATE_PRESENT 0x0002
#define PCIC_LASTSTATE_HALF 0x0001
#define PCIC_LASTSTATE_EMPTY 0x0000
#define C0SA PCIC_CHIP0_BASE+PCIC_SOCKETA_INDEX
#define C0SB PCIC_CHIP0_BASE+PCIC_SOCKETB_INDEX
#define C1SA PCIC_CHIP1_BASE+PCIC_SOCKETA_INDEX
#define C1SB PCIC_CHIP1_BASE+PCIC_SOCKETB_INDEX
/*
* This is sort of arbitrary. It merely needs to be "enough". It can be
* overridden in the conf file, anyway.
*/
#define PCIC_MEM_PAGES 4
#define PCIC_MEMSIZE PCIC_MEM_PAGES*PCIC_MEM_PAGESIZE
#define PCIC_NSLOTS 4
struct pcic_softc {
device_t dev;
bus_space_tag_t memt;
bus_space_handle_t memh;
bus_space_tag_t iot;
bus_space_handle_t ioh;
struct resource *port_res;
int port_rid;
struct resource *mem_res;
int mem_rid;
struct resource *irq_res;
int irq_rid;
/* XXX isa_chipset_tag_t, pci_chipset_tag_t, etc. */
void *intr_est;
/* this needs to be large enough to hold PCIC_MEM_PAGES bits */
int subregionmask;
#define PCIC_MAX_MEM_PAGES (8 * sizeof(int))
/* used by memory window mapping functions */
bus_addr_t membase;
/*
* used by io window mapping functions. These can actually overlap
* with another pcic, since the underlying extent mapper will deal
* with individual allocations. This is here to deal with the fact
* that different busses have different real widths (different pc
* hardware seems to use 10 or 12 bits for the I/O bus).
*/
bus_addr_t iobase;
bus_addr_t iosize;
int irq;
void *ih;
struct pcic_handle handle[PCIC_NSLOTS];
};
int pcic_ident_ok __P((int));
int pcic_vendor __P((struct pcic_handle *));
char *pcic_vendor_to_string __P((int));
void pcic_attach(device_t dev);
void pcic_attach_sockets(device_t dev);
int pcic_intr __P((void *arg));
int pcic_chip_mem_alloc __P((pccard_chipset_handle_t, bus_size_t,
struct pccard_mem_handle *));
void pcic_chip_mem_free __P((pccard_chipset_handle_t,
struct pccard_mem_handle *));
int pcic_chip_mem_map __P((pccard_chipset_handle_t, int, bus_addr_t,
bus_size_t, struct pccard_mem_handle *, bus_addr_t *, int *));
void pcic_chip_mem_unmap __P((pccard_chipset_handle_t, int));
int pcic_chip_io_alloc __P((pccard_chipset_handle_t, bus_addr_t,
bus_size_t, bus_size_t, struct pccard_io_handle *));
void pcic_chip_io_free __P((pccard_chipset_handle_t,
struct pccard_io_handle *));
int pcic_chip_io_map __P((pccard_chipset_handle_t, int, bus_addr_t,
bus_size_t, struct pccard_io_handle *, int *));
void pcic_chip_io_unmap __P((pccard_chipset_handle_t, int));
void pcic_chip_socket_enable __P((pccard_chipset_handle_t));
void pcic_chip_socket_disable __P((pccard_chipset_handle_t));
#if 0
static __inline int pcic_read __P((struct pcic_handle *, int));
static __inline int
pcic_read(h, idx)
struct pcic_handle *h;
int idx;
{
if (idx != -1)
bus_space_write_1(h->sc->iot, h->sc->ioh, PCIC_REG_INDEX,
h->sock + idx);
return (bus_space_read_1(h->sc->iot, h->sc->ioh, PCIC_REG_DATA));
}
static __inline void pcic_write __P((struct pcic_handle *, int, int));
static __inline void
pcic_write(h, idx, data)
struct pcic_handle *h;
int idx;
int data;
{
if (idx != -1)
bus_space_write_1(h->sc->iot, h->sc->ioh, PCIC_REG_INDEX,
h->sock + idx);
bus_space_write_1(h->sc->iot, h->sc->ioh, PCIC_REG_DATA, (data));
}
#else
#define pcic_read(h, idx) \
(*(h)->ph_read)((h), (idx))
#define pcic_write(h, idx, data) \
(*(h)->ph_write)((h), (idx), (data))
#endif
/*
* bus/device/etc routines
*/
int pcic_activate_resource(device_t dev, device_t child, int type, int rid,
struct resource *r);
int pcic_deactivate_resource(device_t dev, device_t child, int type, int rid,
struct resource *r);
|
