1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
|
/*-
* Copyright (c) 2006, Pyun YongHyeon
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice unmodified, this list of conditions, and the following
* disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD$
*/
#ifndef _DEV_MII_IP1000PHYREG_H_
#define _DEV_MII_IP1000PHYREG_H_
/*
* Registers for the IC Plus IP1000A internal PHY.
*/
/* Control register */
#define IP1000PHY_MII_BMCR 0x00
#define IP1000PHY_BMCR_FDX 0x0100
#define IP1000PHY_BMCR_STARTNEG 0x0200
#define IP1000PHY_BMCR_ISO 0x0400
#define IP1000PHY_BMCR_PDOWN 0x0800
#define IP1000PHY_BMCR_AUTOEN 0x1000
#define IP1000PHY_BMCR_LOOP 0x4000
#define IP1000PHY_BMCR_RESET 0x8000
#define IP1000PHY_BMCR_10 0x0000
#define IP1000PHY_BMCR_100 0x2000
#define IP1000PHY_BMCR_1000 0x0040
/* Status register */
#define IP1000PHY_MII_BMSR 0x01
#define IP1000PHY_BMSR_EXT 0x0001
#define IP1000PHY_BMSR_LINK 0x0004
#define IP1000PHY_BMSR_ANEG 0x0008
#define IP1000PHY_BMSR_RFAULT 0x0010
#define IP1000PHY_BMSR_ANEGCOMP 0x0020
#define IP1000PHY_BMSR_EXTSTS 0x0100
#define IP1000PHY_MII_ID1 0x02
/* Autonegotiation advertisement register */
#define IP1000PHY_MII_ANAR 0x04
#define IP1000PHY_ANAR_CSMA 0x0001
#define IP1000PHY_ANAR_10T 0x0020
#define IP1000PHY_ANAR_10T_FDX 0x0040
#define IP1000PHY_ANAR_100TX 0x0080
#define IP1000PHY_ANAR_100TX_FDX 0x0100
#define IP1000PHY_ANAR_100T4 0x0200
#define IP1000PHY_ANAR_PAUSE 0x0400
#define IP1000PHY_ANAR_APAUSE 0x0800
#define IP1000PHY_ANAR_RFAULT 0x2000
#define IP1000PHY_ANAR_NP 0x8000
/* Autonegotiation link parnet ability register */
#define IP1000PHY_MII_ANLPAR 0x05
#define IP1000PHY_ANLPAR_10T 0x0020
#define IP1000PHY_ANLPAR_10T_FDX 0x0040
#define IP1000PHY_ANLPAR_100TX 0x0080
#define IP1000PHY_ANLPAR_100TX_FDX 0x0100
#define IP1000PHY_ANLPAR_100T4 0x0200
#define IP1000PHY_ANLPAR_PAUSE 0x0400
#define IP1000PHY_ANLPAR_APAUSE 0x0800
#define IP1000PHY_ANLPAR_RFAULT 0x2000
#define IP1000PHY_ANLPAR_ACK 0x4000
#define IP1000PHY_ANLPAR_NP 0x8000
/* Autonegotiation expansion register */
#define IP1000PHY_MII_ANER 0x06
#define IP1000PHY_ANER_LPNWAY 0x0001
#define IP1000PHY_ANER_PRCVD 0x0002
#define IP1000PHY_ANER_NEXTP 0x0004
#define IP1000PHY_ANER_LPNEXTP 0x0008
#define IP1000PHY_ANER_PDF 0x0100
/* Autonegotiation next page transmit register */
#define IP1000PHY_MII_NEXTP 0x07
#define IP1000PHY_NEXTP_MSGC 0x0001
#define IP1000PHY_NEXTP_TOGGLE 0x0800
#define IP1000PHY_NEXTP_ACK2 0x1000
#define IP1000PHY_NEXTP_MSGP 0x2000
#define IP1000PHY_NEXTP_NEXTP 0x8000
/* Autonegotiation link partner next page register */
#define IP1000PHY_MII_NEXTPLP 0x08
#define IP1000PHY_NEXTPLP_MSGC 0x0001
#define IP1000PHY_NEXTPLP_TOGGLE 0x0800
#define IP1000PHY_NEXTPLP_ACK2 0x1000
#define IP1000PHY_NEXTPLP_MSGP 0x2000
#define IP1000PHY_NEXTPLP_ACK 0x4000
#define IP1000PHY_NEXTPLP_NEXTP 0x8000
/* 1000baseT control register */
#define IP1000PHY_MII_1000CR 0x09
#define IP1000PHY_1000CR_1000T 0x0100
#define IP1000PHY_1000CR_1000T_FDX 0x0200
#define IP1000PHY_1000CR_MASTER 0x0400
#define IP1000PHY_1000CR_MMASTER 0x0800
#define IP1000PHY_1000CR_MANUAL 0x1000
#define IP1000PHY_1000CR_TMNORMAL 0x0000
#define IP1000PHY_1000CR_TM1 0x2000
#define IP1000PHY_1000CR_TM2 0x4000
#define IP1000PHY_1000CR_TM3 0x6000
#define IP1000PHY_1000CR_TM4 0x8000
/* 1000baseT status register */
#define IP1000PHY_MII_1000SR 0x0A
#define IP1000PHY_1000SR_LP 0x0400
#define IP1000PHY_1000SR_LP_FDX 0x0800
#define IP1000PHY_1000SR_RXSTAT 0x1000
#define IP1000PHY_1000SR_LRXSTAT 0x2000
#define IP1000PHY_1000SR_MASTER 0x4000
#define IP1000PHY_1000SR_MASTERF 0x8000
/* Extended status register */
#define IP1000PHY_MII_EXTSTS 0x0F
#define IP1000PHY_EXTSTS_1000T 0x1000
#define IP1000PHY_EXTSTS_1000T_FDX 0x2000
#define IP1000PHY_EXTSTS_1000X 0x4000
#define IP1000PHY_EXTSTS_1000X_FDX 0x8000
/* PHY specific control & status register. IP1001 only. */
#define IP1000PHY_SCSR 0x10
#define IP1000PHY_SCSR_RXPHASE_SEL 0x0001
#define IP1000PHY_SCSR_TXPHASE_SEL 0x0002
#define IP1000PHY_SCSR_REPEATOR_MODE 0x0004
#define IP1000PHY_SCSR_RESERVED1_DEF 0x0008
#define IP1000PHY_SCSR_RXCLK_DRV_MASK 0x0060
#define IP1000PHY_SCSR_RXCLK_DRV_DEF 0x0040
#define IP1000PHY_SCSR_RXD_DRV_MASK 0x0180
#define IP1000PHY_SCSR_RXD_DRV_DEF 0x0100
#define IP1000PHY_SCSR_JABBER_ENB 0x0200
#define IP1000PHY_SCSR_HEART_BEAT_ENB 0x0400
#define IP1000PHY_SCSR_DOWNSHIFT_ENB 0x0800
#define IP1000PHY_SCSR_RESERVED2_DEF 0x1000
#define IP1000PHY_SCSR_LED_DRV_4MA 0x0000
#define IP1000PHY_SCSR_LED_DRV_8MA 0x2000
#define IP1000PHY_SCSR_LED_MODE_MASK 0xC000
#define IP1000PHY_SCSR_LED_MODE_DEF 0x0000
/* PHY link status register. IP1001 only. */
#define IP1000PHY_LSR 0x11
#define IP1000PHY_LSR_JABBER_DET 0x0200
#define IP1000PHY_LSR_APS_SLEEP 0x0400
#define IP1000PHY_LSR_MDIX 0x0800
#define IP1000PHY_LSR_FULL_DUPLEX 0x1000
#define IP1000PHY_LSR_SPEED_10 0x0000
#define IP1000PHY_LSR_SPEED_100 0x2000
#define IP1000PHY_LSR_SPEED_1000 0x4000
#define IP1000PHY_LSR_SPEED_MASK 0x6000
#define IP1000PHY_LSR_LINKUP 0x8000
/* PHY specific control register 2. IP1001 only. */
#define IP1000PHY_SCR
#define IP1000PHY_SCR_SEW_RATE_MASK 0x0003
#define IP1000PHY_SCR_SEW_RATE_DEF 0x0003
#define IP1000PHY_SCR_AUTO_XOVER 0x0004
#define IP1000PHY_SCR_SPEED_10_100_ENB 0x0040
#define IP1000PHY_SCR_FIFO_LATENCY_2 0x0000
#define IP1000PHY_SCR_FIFO_LATENCY_3 0x0080
#define IP1000PHY_SCR_FIFO_LATENCY_4 0x0100
#define IP1000PHY_SCR_FIFO_LATENCY_5 0x0180
#define IP1000PHY_SCR_MDIX_ENB 0x0200
#define IP1000PHY_SCR_RESERVED_DEF 0x0400
#define IP1000PHY_SCR_APS_ON 0x0800
#endif /* _DEV_MII_IP1000PHYREG_H_ */
|
