1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
|
/*-
* Copyright (c) 2006-2007 Broadcom Corporation
* David Christensen <davidch@broadcom.com>. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of Broadcom Corporation nor the name of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written consent.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS'
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
* THE POSSIBILITY OF SUCH DAMAGE.
*
* $FreeBSD$
*/
#ifndef _BCE_H_DEFINED
#define _BCE_H_DEFINED
#ifdef HAVE_KERNEL_OPTION_HEADERS
#include "opt_device_polling.h"
#endif
#include <sys/param.h>
#include <sys/endian.h>
#include <sys/systm.h>
#include <sys/sockio.h>
#include <sys/mbuf.h>
#include <sys/malloc.h>
#include <sys/kernel.h>
#include <sys/module.h>
#include <sys/socket.h>
#include <sys/sysctl.h>
#include <sys/queue.h>
#include <net/bpf.h>
#include <net/ethernet.h>
#include <net/if.h>
#include <net/if_arp.h>
#include <net/if_dl.h>
#include <net/if_media.h>
#include <net/if_types.h>
#include <net/if_vlan_var.h>
#include <netinet/in_systm.h>
#include <netinet/in.h>
#include <netinet/if_ether.h>
#include <netinet/ip.h>
#include <netinet/ip6.h>
#include <netinet/tcp.h>
#include <netinet/udp.h>
#include <machine/bus.h>
#include <machine/resource.h>
#include <sys/bus.h>
#include <sys/rman.h>
#include <dev/mii/mii.h>
#include <dev/mii/miivar.h>
#include "miidevs.h"
#include <dev/mii/brgphyreg.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#include "miibus_if.h"
/****************************************************************************/
/* Conversion to FreeBSD type definitions. */
/****************************************************************************/
#define u64 uint64_t
#define u32 uint32_t
#define u16 uint16_t
#define u8 uint8_t
#if BYTE_ORDER == BIG_ENDIAN
#define __BIG_ENDIAN 1
#undef __LITTLE_ENDIAN
#else
#undef __BIG_ENDIAN
#define __LITTLE_ENDIAN 1
#endif
/****************************************************************************/
/* Debugging macros and definitions. */
/****************************************************************************/
#define BCE_CP_LOAD 0x00000001
#define BCE_CP_SEND 0x00000002
#define BCE_CP_RECV 0x00000004
#define BCE_CP_INTR 0x00000008
#define BCE_CP_UNLOAD 0x00000010
#define BCE_CP_RESET 0x00000020
#define BCE_CP_PHY 0x00000040
#define BCE_CP_NVRAM 0x00000080
#define BCE_CP_FIRMWARE 0x00000100
#define BCE_CP_MISC 0x00400000
#define BCE_CP_SPECIAL 0x00800000
#define BCE_CP_ALL 0x00FFFFFF
#define BCE_CP_MASK 0x00FFFFFF
#define BCE_LEVEL_FATAL 0x00000000
#define BCE_LEVEL_WARN 0x01000000
#define BCE_LEVEL_INFO 0x02000000
#define BCE_LEVEL_VERBOSE 0x03000000
#define BCE_LEVEL_EXCESSIVE 0x04000000
#define BCE_LEVEL_MASK 0xFF000000
#define BCE_WARN_LOAD (BCE_CP_LOAD | BCE_LEVEL_WARN)
#define BCE_INFO_LOAD (BCE_CP_LOAD | BCE_LEVEL_INFO)
#define BCE_VERBOSE_LOAD (BCE_CP_LOAD | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_LOAD (BCE_CP_LOAD | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_SEND (BCE_CP_SEND | BCE_LEVEL_WARN)
#define BCE_INFO_SEND (BCE_CP_SEND | BCE_LEVEL_INFO)
#define BCE_VERBOSE_SEND (BCE_CP_SEND | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_SEND (BCE_CP_SEND | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_RECV (BCE_CP_RECV | BCE_LEVEL_WARN)
#define BCE_INFO_RECV (BCE_CP_RECV | BCE_LEVEL_INFO)
#define BCE_VERBOSE_RECV (BCE_CP_RECV | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_RECV (BCE_CP_RECV | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_INTR (BCE_CP_INTR | BCE_LEVEL_WARN)
#define BCE_INFO_INTR (BCE_CP_INTR | BCE_LEVEL_INFO)
#define BCE_VERBOSE_INTR (BCE_CP_INTR | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_INTR (BCE_CP_INTR | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_WARN)
#define BCE_INFO_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_INFO)
#define BCE_VERBOSE_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_RESET (BCE_CP_RESET | BCE_LEVEL_WARN)
#define BCE_INFO_RESET (BCE_CP_RESET | BCE_LEVEL_INFO)
#define BCE_VERBOSE_RESET (BCE_CP_RESET | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_RESET (BCE_CP_RESET | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_PHY (BCE_CP_PHY | BCE_LEVEL_WARN)
#define BCE_INFO_PHY (BCE_CP_PHY | BCE_LEVEL_INFO)
#define BCE_VERBOSE_PHY (BCE_CP_PHY | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_PHY (BCE_CP_PHY | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_WARN)
#define BCE_INFO_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_INFO)
#define BCE_VERBOSE_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_WARN)
#define BCE_INFO_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_INFO)
#define BCE_VERBOSE_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_MISC (BCE_CP_MISC | BCE_LEVEL_WARN)
#define BCE_INFO_MISC (BCE_CP_MISC | BCE_LEVEL_INFO)
#define BCE_VERBOSE_MISC (BCE_CP_MISC | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_MISC (BCE_CP_MISC | BCE_LEVEL_EXCESSIVE)
#define BCE_WARN_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_WARN)
#define BCE_INFO_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_INFO)
#define BCE_VERBOSE_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_EXCESSIVE)
#define BCE_FATAL (BCE_CP_ALL | BCE_LEVEL_FATAL)
#define BCE_WARN (BCE_CP_ALL | BCE_LEVEL_WARN)
#define BCE_INFO (BCE_CP_ALL | BCE_LEVEL_INFO)
#define BCE_VERBOSE (BCE_CP_ALL | BCE_LEVEL_VERBOSE)
#define BCE_EXCESSIVE (BCE_CP_ALL | BCE_LEVEL_EXCESSIVE)
#define BCE_CODE_PATH(cp) ((cp & BCE_CP_MASK) & bce_debug)
#define BCE_MSG_LEVEL(lv) ((lv & BCE_LEVEL_MASK) <= (bce_debug & BCE_LEVEL_MASK))
#define BCE_LOG_MSG(m) (BCE_CODE_PATH(m) && BCE_MSG_LEVEL(m))
#ifdef BCE_DEBUG
/* Print a message based on the logging level and code path. */
#define DBPRINT(sc, level, format, args...) \
if (BCE_LOG_MSG(level)) { \
device_printf(sc->bce_dev, format, ## args); \
}
/* Runs a particular command based on the logging level and code path. */
#define DBRUN(m, args...) \
if (BCE_LOG_MSG(m)) { \
args; \
}
/* Runs a particular command based on the logging level. */
#define DBRUNLV(level, args...) \
if (BCE_MSG_LEVEL(level)) { \
args; \
}
/* Runs a particular command based on the code path. */
#define DBRUNCP(cp, args...) \
if (BCE_CODE_PATH(cp)) { \
args; \
}
/* Runs a particular command based on a condition. */
#define DBRUNIF(cond, args...) \
if (cond) { \
args; \
}
/* Needed for random() function which is only used in debugging. */
#include <sys/random.h>
/* Returns FALSE in "defects" per 2^31 - 1 calls, otherwise returns TRUE. */
#define DB_RANDOMFALSE(defects) (random() > defects)
#define DB_OR_RANDOMFALSE(defects) || (random() > defects)
#define DB_AND_RANDOMFALSE(defects) && (random() > ddfects)
/* Returns TRUE in "defects" per 2^31 - 1 calls, otherwise returns FALSE. */
#define DB_RANDOMTRUE(defects) (random() < defects)
#define DB_OR_RANDOMTRUE(defects) || (random() < defects)
#define DB_AND_RANDOMTRUE(defects) && (random() < defects)
#else
#define DBPRINT(level, format, args...)
#define DBRUN(m, args...)
#define DBRUNLV(level, args...)
#define DBRUNCP(cp, args...)
#define DBRUNIF(cond, args...)
#define DB_RANDOMFALSE(defects)
#define DB_OR_RANDOMFALSE(percent)
#define DB_AND_RANDOMFALSE(percent)
#define DB_RANDOMTRUE(defects)
#define DB_OR_RANDOMTRUE(percent)
#define DB_AND_RANDOMTRUE(percent)
#endif /* BCE_DEBUG */
/****************************************************************************/
/* Device identification definitions. */
/****************************************************************************/
#define BRCM_VENDORID 0x14E4
#define BRCM_DEVICEID_BCM5706 0x164A
#define BRCM_DEVICEID_BCM5706S 0x16AA
#define BRCM_DEVICEID_BCM5708 0x164C
#define BRCM_DEVICEID_BCM5708S 0x16AC
#define HP_VENDORID 0x103C
#define PCI_ANY_ID (u_int16_t) (~0U)
/* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */
#define BCE_CHIP_NUM(sc) (((sc)->bce_chipid) & 0xffff0000)
#define BCE_CHIP_NUM_5706 0x57060000
#define BCE_CHIP_NUM_5708 0x57080000
#define BCE_CHIP_REV(sc) (((sc)->bce_chipid) & 0x0000f000)
#define BCE_CHIP_REV_Ax 0x00000000
#define BCE_CHIP_REV_Bx 0x00001000
#define BCE_CHIP_REV_Cx 0x00002000
#define BCE_CHIP_METAL(sc) (((sc)->bce_chipid) & 0x00000ff0)
#define BCE_CHIP_BOND(bp) (((sc)->bce_chipid) & 0x0000000f)
#define BCE_CHIP_ID(sc) (((sc)->bce_chipid) & 0xfffffff0)
#define BCE_CHIP_ID_5706_A0 0x57060000
#define BCE_CHIP_ID_5706_A1 0x57060010
#define BCE_CHIP_ID_5706_A2 0x57060020
#define BCE_CHIP_ID_5706_A3 0x57060030
#define BCE_CHIP_ID_5708_A0 0x57080000
#define BCE_CHIP_ID_5708_B0 0x57081000
#define BCE_CHIP_ID_5708_B1 0x57081010
#define BCE_CHIP_ID_5708_B2 0x57081020
#define BCE_CHIP_BOND_ID(sc) (((sc)->bce_chipid) & 0xf)
/* A serdes chip will have the first bit of the bond id set. */
#define BCE_CHIP_BOND_ID_SERDES_BIT 0x01
/* shorthand one */
#define BCE_ASICREV(x) ((x) >> 28)
#define BCE_ASICREV_BCM5700 0x06
/* chip revisions */
#define BCE_CHIPREV(x) ((x) >> 24)
#define BCE_CHIPREV_5700_AX 0x70
#define BCE_CHIPREV_5700_BX 0x71
#define BCE_CHIPREV_5700_CX 0x72
#define BCE_CHIPREV_5701_AX 0x00
struct bce_type {
u_int16_t bce_vid;
u_int16_t bce_did;
u_int16_t bce_svid;
u_int16_t bce_sdid;
char *bce_name;
};
/****************************************************************************/
/* Byte order conversions. */
/****************************************************************************/
#if __FreeBSD_version >= 500000
#define bce_htobe16(x) htobe16(x)
#define bce_htobe32(x) htobe32(x)
#define bce_htobe64(x) htobe64(x)
#define bce_htole16(x) htole16(x)
#define bce_htole32(x) htole32(x)
#define bce_htole64(x) htole64(x)
#define bce_be16toh(x) be16toh(x)
#define bce_be32toh(x) be32toh(x)
#define bce_be64toh(x) be64toh(x)
#define bce_le16toh(x) le16toh(x)
#define bce_le32toh(x) le32toh(x)
#define bce_le64toh(x) le64toh(x)
#else
#define bce_htobe16(x) (x)
#define bce_htobe32(x) (x)
#define bce_htobe64(x) (x)
#define bce_htole16(x) (x)
#define bce_htole32(x) (x)
#define bce_htole64(x) (x)
#define bce_be16toh(x) (x)
#define bce_be32toh(x) (x)
#define bce_be64toh(x) (x)
#define bce_le16toh(x) (x)
#define bce_le32toh(x) (x)
#define bce_le64toh(x) (x)
#endif
/****************************************************************************/
/* NVRAM Access */
/****************************************************************************/
/* Buffered flash (Atmel: AT45DB011B) specific information */
#define SEEPROM_PAGE_BITS 2
#define SEEPROM_PHY_PAGE_SIZE (1 << SEEPROM_PAGE_BITS)
#define SEEPROM_BYTE_ADDR_MASK (SEEPROM_PHY_PAGE_SIZE-1)
#define SEEPROM_PAGE_SIZE 4
#define SEEPROM_TOTAL_SIZE 65536
#define BUFFERED_FLASH_PAGE_BITS 9
#define BUFFERED_FLASH_PHY_PAGE_SIZE (1 << BUFFERED_FLASH_PAGE_BITS)
#define BUFFERED_FLASH_BYTE_ADDR_MASK (BUFFERED_FLASH_PHY_PAGE_SIZE-1)
#define BUFFERED_FLASH_PAGE_SIZE 264
#define BUFFERED_FLASH_TOTAL_SIZE 0x21000
#define SAIFUN_FLASH_PAGE_BITS 8
#define SAIFUN_FLASH_PHY_PAGE_SIZE (1 << SAIFUN_FLASH_PAGE_BITS)
#define SAIFUN_FLASH_BYTE_ADDR_MASK (SAIFUN_FLASH_PHY_PAGE_SIZE-1)
#define SAIFUN_FLASH_PAGE_SIZE 256
#define SAIFUN_FLASH_BASE_TOTAL_SIZE 65536
#define ST_MICRO_FLASH_PAGE_BITS 8
#define ST_MICRO_FLASH_PHY_PAGE_SIZE (1 << ST_MICRO_FLASH_PAGE_BITS)
#define ST_MICRO_FLASH_BYTE_ADDR_MASK (ST_MICRO_FLASH_PHY_PAGE_SIZE-1)
#define ST_MICRO_FLASH_PAGE_SIZE 256
#define ST_MICRO_FLASH_BASE_TOTAL_SIZE 65536
#define NVRAM_TIMEOUT_COUNT 30000
#define BCE_FLASHDESC_MAX 64
#define FLASH_STRAP_MASK (BCE_NVM_CFG1_FLASH_MODE | \
BCE_NVM_CFG1_BUFFER_MODE | \
BCE_NVM_CFG1_PROTECT_MODE | \
BCE_NVM_CFG1_FLASH_SIZE)
#define FLASH_BACKUP_STRAP_MASK (0xf << 26)
struct flash_spec {
u32 strapping;
u32 config1;
u32 config2;
u32 config3;
u32 write1;
u32 buffered;
u32 page_bits;
u32 page_size;
u32 addr_mask;
u32 total_size;
u8 *name;
};
/****************************************************************************/
/* Shared Memory layout */
/* The BCE bootcode will initialize this data area with port configurtion */
/* information which can be accessed by the driver. */
/****************************************************************************/
/*
* This value (in milliseconds) determines the frequency of the driver
* issuing the PULSE message code. The firmware monitors this periodic
* pulse to determine when to switch to an OS-absent mode.
*/
#define DRV_PULSE_PERIOD_MS 250
/*
* This value (in milliseconds) determines how long the driver should
* wait for an acknowledgement from the firmware before timing out. Once
* the firmware has timed out, the driver will assume there is no firmware
* running and there won't be any firmware-driver synchronization during a
* driver reset.
*/
#define FW_ACK_TIME_OUT_MS 100
#define BCE_DRV_RESET_SIGNATURE 0x00000000
#define BCE_DRV_RESET_SIGNATURE_MAGIC 0x4841564b /* HAVK */
#define BCE_DRV_MB 0x00000004
#define BCE_DRV_MSG_CODE 0xff000000
#define BCE_DRV_MSG_CODE_RESET 0x01000000
#define BCE_DRV_MSG_CODE_UNLOAD 0x02000000
#define BCE_DRV_MSG_CODE_SHUTDOWN 0x03000000
#define BCE_DRV_MSG_CODE_SUSPEND_WOL 0x04000000
#define BCE_DRV_MSG_CODE_FW_TIMEOUT 0x05000000
#define BCE_DRV_MSG_CODE_PULSE 0x06000000
#define BCE_DRV_MSG_CODE_DIAG 0x07000000
#define BCE_DRV_MSG_CODE_SUSPEND_NO_WOL 0x09000000
#define BCE_DRV_MSG_CODE_UNLOAD_LNK_DN 0x0b000000
#define BCE_DRV_MSG_CODE_CMD_SET_LINK 0x10000000
#define BCE_DRV_MSG_DATA 0x00ff0000
#define BCE_DRV_MSG_DATA_WAIT0 0x00010000
#define BCE_DRV_MSG_DATA_WAIT1 0x00020000
#define BCE_DRV_MSG_DATA_WAIT2 0x00030000
#define BCE_DRV_MSG_DATA_WAIT3 0x00040000
#define BCE_DRV_MSG_SEQ 0x0000ffff
#define BCE_FW_MB 0x00000008
#define BCE_FW_MSG_ACK 0x0000ffff
#define BCE_FW_MSG_STATUS_MASK 0x00ff0000
#define BCE_FW_MSG_STATUS_OK 0x00000000
#define BCE_FW_MSG_STATUS_FAILURE 0x00ff0000
#define BCE_LINK_STATUS 0x0000000c
#define BCE_LINK_STATUS_INIT_VALUE 0xffffffff
#define BCE_LINK_STATUS_LINK_UP 0x1
#define BCE_LINK_STATUS_LINK_DOWN 0x0
#define BCE_LINK_STATUS_SPEED_MASK 0x1e
#define BCE_LINK_STATUS_AN_INCOMPLETE (0<<1)
#define BCE_LINK_STATUS_10HALF (1<<1)
#define BCE_LINK_STATUS_10FULL (2<<1)
#define BCE_LINK_STATUS_100HALF (3<<1)
#define BCE_LINK_STATUS_100BASE_T4 (4<<1)
#define BCE_LINK_STATUS_100FULL (5<<1)
#define BCE_LINK_STATUS_1000HALF (6<<1)
#define BCE_LINK_STATUS_1000FULL (7<<1)
#define BCE_LINK_STATUS_2500HALF (8<<1)
#define BCE_LINK_STATUS_2500FULL (9<<1)
#define BCE_LINK_STATUS_AN_ENABLED (1<<5)
#define BCE_LINK_STATUS_AN_COMPLETE (1<<6)
#define BCE_LINK_STATUS_PARALLEL_DET (1<<7)
#define BCE_LINK_STATUS_RESERVED (1<<8)
#define BCE_LINK_STATUS_PARTNER_AD_1000FULL (1<<9)
#define BCE_LINK_STATUS_PARTNER_AD_1000HALF (1<<10)
#define BCE_LINK_STATUS_PARTNER_AD_100BT4 (1<<11)
#define BCE_LINK_STATUS_PARTNER_AD_100FULL (1<<12)
#define BCE_LINK_STATUS_PARTNER_AD_100HALF (1<<13)
#define BCE_LINK_STATUS_PARTNER_AD_10FULL (1<<14)
#define BCE_LINK_STATUS_PARTNER_AD_10HALF (1<<15)
#define BCE_LINK_STATUS_TX_FC_ENABLED (1<<16)
#define BCE_LINK_STATUS_RX_FC_ENABLED (1<<17)
#define BCE_LINK_STATUS_PARTNER_SYM_PAUSE_CAP (1<<18)
#define BCE_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP (1<<19)
#define BCE_LINK_STATUS_SERDES_LINK (1<<20)
#define BCE_LINK_STATUS_PARTNER_AD_2500FULL (1<<21)
#define BCE_LINK_STATUS_PARTNER_AD_2500HALF (1<<22)
#define BCE_DRV_PULSE_MB 0x00000010
#define BCE_DRV_PULSE_SEQ_MASK 0x00007fff
#define BCE_MB_ARGS_0 0x00000014
#define BCE_MB_ARGS_1 0x00000018
/* Indicate to the firmware not to go into the
* OS absent when it is not getting driver pulse.
* This is used for debugging. */
#define BCE_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE 0x00080000
#define BCE_DEV_INFO_SIGNATURE 0x00000020
#define BCE_DEV_INFO_SIGNATURE_MAGIC 0x44564900
#define BCE_DEV_INFO_SIGNATURE_MAGIC_MASK 0xffffff00
#define BCE_DEV_INFO_FEATURE_CFG_VALID 0x01
#define BCE_DEV_INFO_SECONDARY_PORT 0x80
#define BCE_DEV_INFO_DRV_ALWAYS_ALIVE 0x40
#define BCE_SHARED_HW_CFG_PART_NUM 0x00000024
#define BCE_SHARED_HW_CFG_POWER_DISSIPATED 0x00000034
#define BCE_SHARED_HW_CFG_POWER_STATE_D3_MASK 0xff000000
#define BCE_SHARED_HW_CFG_POWER_STATE_D2_MASK 0xff0000
#define BCE_SHARED_HW_CFG_POWER_STATE_D1_MASK 0xff00
#define BCE_SHARED_HW_CFG_POWER_STATE_D0_MASK 0xff
#define BCE_SHARED_HW_CFG_POWER_CONSUMED 0x00000038
#define BCE_SHARED_HW_CFG_CONFIG 0x0000003c
#define BCE_SHARED_HW_CFG_DESIGN_NIC 0
#define BCE_SHARED_HW_CFG_DESIGN_LOM 0x1
#define BCE_SHARED_HW_CFG_PHY_COPPER 0
#define BCE_SHARED_HW_CFG_PHY_FIBER 0x2
#define BCE_SHARED_HW_CFG_PHY_2_5G 0x20
#define BCE_SHARED_HW_CFG_PHY_BACKPLANE 0x40
#define BCE_SHARED_HW_CFG_LED_MODE_SHIFT_BITS 8
#define BCE_SHARED_HW_CFG_LED_MODE_MASK 0x300
#define BCE_SHARED_HW_CFG_LED_MODE_MAC 0
#define BCE_SHARED_HW_CFG_LED_MODE_GPHY1 0x100
#define BCE_SHARED_HW_CFG_LED_MODE_GPHY2 0x200
#define BCE_SHARED_HW_CFG_CONFIG2 0x00000040
#define BCE_SHARED_HW_CFG2_NVM_SIZE_MASK 0x00fff000
#define BCE_DEV_INFO_BC_REV 0x0000004c
#define BCE_PORT_HW_CFG_MAC_UPPER 0x00000050
#define BCE_PORT_HW_CFG_UPPERMAC_MASK 0xffff
#define BCE_PORT_HW_CFG_MAC_LOWER 0x00000054
#define BCE_PORT_HW_CFG_CONFIG 0x00000058
#define BCE_PORT_HW_CFG_CFG_TXCTL3_MASK 0x0000ffff
#define BCE_PORT_HW_CFG_CFG_DFLT_LINK_MASK 0x001f0000
#define BCE_PORT_HW_CFG_CFG_DFLT_LINK_AN 0x00000000
#define BCE_PORT_HW_CFG_CFG_DFLT_LINK_1G 0x00030000
#define BCE_PORT_HW_CFG_CFG_DFLT_LINK_2_5G 0x00040000
#define BCE_PORT_HW_CFG_IMD_MAC_A_UPPER 0x00000068
#define BCE_PORT_HW_CFG_IMD_MAC_A_LOWER 0x0000006c
#define BCE_PORT_HW_CFG_IMD_MAC_B_UPPER 0x00000070
#define BCE_PORT_HW_CFG_IMD_MAC_B_LOWER 0x00000074
#define BCE_PORT_HW_CFG_ISCSI_MAC_UPPER 0x00000078
#define BCE_PORT_HW_CFG_ISCSI_MAC_LOWER 0x0000007c
#define BCE_DEV_INFO_PER_PORT_HW_CONFIG2 0x000000b4
#define BCE_DEV_INFO_FORMAT_REV 0x000000c4
#define BCE_DEV_INFO_FORMAT_REV_MASK 0xff000000
#define BCE_DEV_INFO_FORMAT_REV_ID ('A' << 24)
#define BCE_SHARED_FEATURE 0x000000c8
#define BCE_SHARED_FEATURE_MASK 0xffffffff
#define BCE_PORT_FEATURE 0x000000d8
#define BCE_PORT2_FEATURE 0x00000014c
#define BCE_PORT_FEATURE_WOL_ENABLED 0x01000000
#define BCE_PORT_FEATURE_MBA_ENABLED 0x02000000
#define BCE_PORT_FEATURE_ASF_ENABLED 0x04000000
#define BCE_PORT_FEATURE_IMD_ENABLED 0x08000000
#define BCE_PORT_FEATURE_BAR1_SIZE_MASK 0xf
#define BCE_PORT_FEATURE_BAR1_SIZE_DISABLED 0x0
#define BCE_PORT_FEATURE_BAR1_SIZE_64K 0x1
#define BCE_PORT_FEATURE_BAR1_SIZE_128K 0x2
#define BCE_PORT_FEATURE_BAR1_SIZE_256K 0x3
#define BCE_PORT_FEATURE_BAR1_SIZE_512K 0x4
#define BCE_PORT_FEATURE_BAR1_SIZE_1M 0x5
#define BCE_PORT_FEATURE_BAR1_SIZE_2M 0x6
#define BCE_PORT_FEATURE_BAR1_SIZE_4M 0x7
#define BCE_PORT_FEATURE_BAR1_SIZE_8M 0x8
#define BCE_PORT_FEATURE_BAR1_SIZE_16M 0x9
#define BCE_PORT_FEATURE_BAR1_SIZE_32M 0xa
#define BCE_PORT_FEATURE_BAR1_SIZE_64M 0xb
#define BCE_PORT_FEATURE_BAR1_SIZE_128M 0xc
#define BCE_PORT_FEATURE_BAR1_SIZE_256M 0xd
#define BCE_PORT_FEATURE_BAR1_SIZE_512M 0xe
#define BCE_PORT_FEATURE_BAR1_SIZE_1G 0xf
#define BCE_PORT_FEATURE_WOL 0xdc
#define BCE_PORT2_FEATURE_WOL 0x150
#define BCE_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS 4
#define BCE_PORT_FEATURE_WOL_DEFAULT_MASK 0x30
#define BCE_PORT_FEATURE_WOL_DEFAULT_DISABLE 0
#define BCE_PORT_FEATURE_WOL_DEFAULT_MAGIC 0x10
#define BCE_PORT_FEATURE_WOL_DEFAULT_ACPI 0x20
#define BCE_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI 0x30
#define BCE_PORT_FEATURE_WOL_LINK_SPEED_MASK 0xf
#define BCE_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG 0
#define BCE_PORT_FEATURE_WOL_LINK_SPEED_10HALF 1
#define BCE_PORT_FEATURE_WOL_LINK_SPEED_10FULL 2
#define BCE_PORT_FEATURE_WOL_LINK_SPEED_100HALF 3
#define BCE_PORT_FEATURE_WOL_LINK_SPEED_100FULL 4
#define BCE_PORT_FEATURE_WOL_LINK_SPEED_1000HALF 5
#define BCE_PORT_FEATURE_WOL_LINK_SPEED_1000FULL 6
#define BCE_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000 0x40
#define BCE_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP 0x400
#define BCE_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP 0x800
#define BCE_PORT_FEATURE_MBA 0xe0
#define BCE_PORT2_FEATURE_MBA 0x154
#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS 0
#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK 0x3
#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE 0
#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL 1
#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP 2
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS 2
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_MASK 0x3c
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG 0
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_10HALF 0x4
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_10FULL 0x8
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_100HALF 0xc
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_100FULL 0x10
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_1000HALF 0x14
#define BCE_PORT_FEATURE_MBA_LINK_SPEED_1000FULL 0x18
#define BCE_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE 0x40
#define BCE_PORT_FEATURE_MBA_HOTKEY_CTRL_S 0
#define BCE_PORT_FEATURE_MBA_HOTKEY_CTRL_B 0x80
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS 8
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK 0xff00
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED 0
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K 0x100
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K 0x200
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K 0x300
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K 0x400
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K 0x500
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K 0x600
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K 0x700
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K 0x800
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K 0x900
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K 0xa00
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M 0xb00
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M 0xc00
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M 0xd00
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M 0xe00
#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M 0xf00
#define BCE_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS 16
#define BCE_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK 0xf0000
#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS 20
#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK 0x300000
#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO 0
#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS 0x100000
#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H 0x200000
#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H 0x300000
#define BCE_PORT_FEATURE_IMD 0xe4
#define BCE_PORT2_FEATURE_IMD 0x158
#define BCE_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT 0
#define BCE_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE 1
#define BCE_PORT_FEATURE_VLAN 0xe8
#define BCE_PORT2_FEATURE_VLAN 0x15c
#define BCE_PORT_FEATURE_MBA_VLAN_TAG_MASK 0xffff
#define BCE_PORT_FEATURE_MBA_VLAN_ENABLE 0x10000
#define BCE_BC_STATE_RESET_TYPE 0x000001c0
#define BCE_BC_STATE_RESET_TYPE_SIG 0x00005254
#define BCE_BC_STATE_RESET_TYPE_SIG_MASK 0x0000ffff
#define BCE_BC_STATE_RESET_TYPE_NONE (BCE_BC_STATE_RESET_TYPE_SIG | \
0x00010000)
#define BCE_BC_STATE_RESET_TYPE_PCI (BCE_BC_STATE_RESET_TYPE_SIG | \
0x00020000)
#define BCE_BC_STATE_RESET_TYPE_VAUX (BCE_BC_STATE_RESET_TYPE_SIG | \
0x00030000)
#define BCE_BC_STATE_RESET_TYPE_DRV_MASK DRV_MSG_CODE
#define BCE_BC_STATE_RESET_TYPE_DRV_RESET (BCE_BC_STATE_RESET_TYPE_SIG | \
DRV_MSG_CODE_RESET)
#define BCE_BC_STATE_RESET_TYPE_DRV_UNLOAD (BCE_BC_STATE_RESET_TYPE_SIG | \
DRV_MSG_CODE_UNLOAD)
#define BCE_BC_STATE_RESET_TYPE_DRV_SHUTDOWN (BCE_BC_STATE_RESET_TYPE_SIG | \
DRV_MSG_CODE_SHUTDOWN)
#define BCE_BC_STATE_RESET_TYPE_DRV_WOL (BCE_BC_STATE_RESET_TYPE_SIG | \
DRV_MSG_CODE_WOL)
#define BCE_BC_STATE_RESET_TYPE_DRV_DIAG (BCE_BC_STATE_RESET_TYPE_SIG | \
DRV_MSG_CODE_DIAG)
#define BCE_BC_STATE_RESET_TYPE_VALUE(msg) (BCE_BC_STATE_RESET_TYPE_SIG | \
(msg))
#define BCE_BC_RESET_TYPE 0x000001c0
#define BCE_BC_STATE 0x000001c4
#define BCE_BC_STATE_ERR_MASK 0x0000ff00
#define BCE_BC_STATE_SIGN 0x42530000
#define BCE_BC_STATE_SIGN_MASK 0xffff0000
#define BCE_BC_STATE_BC1_START (BCE_BC_STATE_SIGN | 0x1)
#define BCE_BC_STATE_GET_NVM_CFG1 (BCE_BC_STATE_SIGN | 0x2)
#define BCE_BC_STATE_PROG_BAR (BCE_BC_STATE_SIGN | 0x3)
#define BCE_BC_STATE_INIT_VID (BCE_BC_STATE_SIGN | 0x4)
#define BCE_BC_STATE_GET_NVM_CFG2 (BCE_BC_STATE_SIGN | 0x5)
#define BCE_BC_STATE_APPLY_WKARND (BCE_BC_STATE_SIGN | 0x6)
#define BCE_BC_STATE_LOAD_BC2 (BCE_BC_STATE_SIGN | 0x7)
#define BCE_BC_STATE_GOING_BC2 (BCE_BC_STATE_SIGN | 0x8)
#define BCE_BC_STATE_GOING_DIAG (BCE_BC_STATE_SIGN | 0x9)
#define BCE_BC_STATE_RT_FINAL_INIT (BCE_BC_STATE_SIGN | 0x81)
#define BCE_BC_STATE_RT_WKARND (BCE_BC_STATE_SIGN | 0x82)
#define BCE_BC_STATE_RT_DRV_PULSE (BCE_BC_STATE_SIGN | 0x83)
#define BCE_BC_STATE_RT_FIOEVTS (BCE_BC_STATE_SIGN | 0x84)
#define BCE_BC_STATE_RT_DRV_CMD (BCE_BC_STATE_SIGN | 0x85)
#define BCE_BC_STATE_RT_LOW_POWER (BCE_BC_STATE_SIGN | 0x86)
#define BCE_BC_STATE_RT_SET_WOL (BCE_BC_STATE_SIGN | 0x87)
#define BCE_BC_STATE_RT_OTHER_FW (BCE_BC_STATE_SIGN | 0x88)
#define BCE_BC_STATE_RT_GOING_D3 (BCE_BC_STATE_SIGN | 0x89)
#define BCE_BC_STATE_ERR_BAD_VERSION (BCE_BC_STATE_SIGN | 0x0100)
#define BCE_BC_STATE_ERR_BAD_BC2_CRC (BCE_BC_STATE_SIGN | 0x0200)
#define BCE_BC_STATE_ERR_BC1_LOOP (BCE_BC_STATE_SIGN | 0x0300)
#define BCE_BC_STATE_ERR_UNKNOWN_CMD (BCE_BC_STATE_SIGN | 0x0400)
#define BCE_BC_STATE_ERR_DRV_DEAD (BCE_BC_STATE_SIGN | 0x0500)
#define BCE_BC_STATE_ERR_NO_RXP (BCE_BC_STATE_SIGN | 0x0600)
#define BCE_BC_STATE_ERR_TOO_MANY_RBUF (BCE_BC_STATE_SIGN | 0x0700)
#define BCE_BC_CONDITION 0x000001c8
#define BCE_BC_STATE_DEBUG_CMD 0x1dc
#define BCE_BC_STATE_BC_DBG_CMD_SIGNATURE 0x42440000
#define BCE_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK 0xffff0000
#define BCE_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK 0xffff
#define BCE_BC_STATE_BC_DBG_CMD_LOOP_INFINITE 0xffff
#define HOST_VIEW_SHMEM_BASE 0x167c00
/*
* PCI registers defined in the PCI 2.2 spec.
*/
#define BCE_PCI_PCIX_CMD 0x42
/****************************************************************************/
/* Convenience definitions. */
/****************************************************************************/
#define BCE_PRINTF(fmt, args...) device_printf(sc->bce_dev, fmt, ##args)
#define BCE_LOCK_INIT(_sc, _name) mtx_init(&(_sc)->bce_mtx, _name, MTX_NETWORK_LOCK, MTX_DEF)
#define BCE_LOCK(_sc) mtx_lock(&(_sc)->bce_mtx)
#define BCE_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->bce_mtx, MA_OWNED)
#define BCE_UNLOCK(_sc) mtx_unlock(&(_sc)->bce_mtx)
#define BCE_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->bce_mtx)
#define REG_WR(sc, reg, val) bus_space_write_4(sc->bce_btag, sc->bce_bhandle, reg, val)
#define REG_WR16(sc, reg, val) bus_space_write_2(sc->bce_btag, sc->bce_bhandle, reg, val)
#define REG_RD(sc, reg) bus_space_read_4(sc->bce_btag, sc->bce_bhandle, reg)
#define REG_RD_IND(sc, offset) bce_reg_rd_ind(sc, offset)
#define REG_WR_IND(sc, offset, val) bce_reg_wr_ind(sc, offset, val)
#define CTX_WR(sc, cid_addr, offset, val) bce_ctx_wr(sc, cid_addr, offset, val)
#define BCE_SETBIT(sc, reg, x) REG_WR(sc, reg, (REG_RD(sc, reg) | (x)))
#define BCE_CLRBIT(sc, reg, x) REG_WR(sc, reg, (REG_RD(sc, reg) & ~(x)))
#define PCI_SETBIT(dev, reg, x, s) pci_write_config(dev, reg, (pci_read_config(dev, reg, s) | (x)), s)
#define PCI_CLRBIT(dev, reg, x, s) pci_write_config(dev, reg, (pci_read_config(dev, reg, s) & ~(x)), s)
#define BCE_STATS(x) (u_long) stats->stat_ ## x ## _lo
#if (BUS_SPACE_MAXADDR > 0xFFFFFFFF)
#define BCE_ADDR_LO(y) ((u64) (y) & 0xFFFFFFFF)
#define BCE_ADDR_HI(y) ((u64) (y) >> 32)
#else
#define BCE_ADDR_LO(y) ((u32)y)
#define BCE_ADDR_HI(y) (0)
#endif
/*
* The following data structures are generated from RTL code.
* Do not modify any values below this line.
*/
/****************************************************************************/
/* Do not modify any of the following data structures, they are generated */
/* from RTL code. */
/* */
/* Begin machine generated definitions. */
/****************************************************************************/
/*
* tx_bd definition
*/
struct tx_bd {
u32 tx_bd_haddr_hi;
u32 tx_bd_haddr_lo;
u32 tx_bd_mss_nbytes;
u16 tx_bd_flags;
u16 tx_bd_vlan_tag;
#define TX_BD_FLAGS_CONN_FAULT (1<<0)
#define TX_BD_FLAGS_TCP_UDP_CKSUM (1<<1)
#define TX_BD_FLAGS_IP_CKSUM (1<<2)
#define TX_BD_FLAGS_VLAN_TAG (1<<3)
#define TX_BD_FLAGS_COAL_NOW (1<<4)
#define TX_BD_FLAGS_DONT_GEN_CRC (1<<5)
#define TX_BD_FLAGS_END (1<<6)
#define TX_BD_FLAGS_START (1<<7)
#define TX_BD_FLAGS_SW_OPTION_WORD (0x1f<<8)
#define TX_BD_FLAGS_SW_FLAGS (1<<13)
#define TX_BD_FLAGS_SW_SNAP (1<<14)
#define TX_BD_FLAGS_SW_LSO (1<<15)
};
/*
* rx_bd definition
*/
struct rx_bd {
u32 rx_bd_haddr_hi;
u32 rx_bd_haddr_lo;
u32 rx_bd_len;
u32 rx_bd_flags;
#define RX_BD_FLAGS_NOPUSH (1<<0)
#define RX_BD_FLAGS_DUMMY (1<<1)
#define RX_BD_FLAGS_END (1<<2)
#define RX_BD_FLAGS_START (1<<3)
};
/*
* status_block definition
*/
struct status_block {
u32 status_attn_bits;
#define STATUS_ATTN_BITS_LINK_STATE (1L<<0)
#define STATUS_ATTN_BITS_TX_SCHEDULER_ABORT (1L<<1)
#define STATUS_ATTN_BITS_TX_BD_READ_ABORT (1L<<2)
#define STATUS_ATTN_BITS_TX_BD_CACHE_ABORT (1L<<3)
#define STATUS_ATTN_BITS_TX_PROCESSOR_ABORT (1L<<4)
#define STATUS_ATTN_BITS_TX_DMA_ABORT (1L<<5)
#define STATUS_ATTN_BITS_TX_PATCHUP_ABORT (1L<<6)
#define STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT (1L<<7)
#define STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT (1L<<8)
#define STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT (1L<<9)
#define STATUS_ATTN_BITS_RX_MBUF_ABORT (1L<<10)
#define STATUS_ATTN_BITS_RX_LOOKUP_ABORT (1L<<11)
#define STATUS_ATTN_BITS_RX_PROCESSOR_ABORT (1L<<12)
#define STATUS_ATTN_BITS_RX_V2P_ABORT (1L<<13)
#define STATUS_ATTN_BITS_RX_BD_CACHE_ABORT (1L<<14)
#define STATUS_ATTN_BITS_RX_DMA_ABORT (1L<<15)
#define STATUS_ATTN_BITS_COMPLETION_ABORT (1L<<16)
#define STATUS_ATTN_BITS_HOST_COALESCE_ABORT (1L<<17)
#define STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT (1L<<18)
#define STATUS_ATTN_BITS_CONTEXT_ABORT (1L<<19)
#define STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT (1L<<20)
#define STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT (1L<<21)
#define STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT (1L<<22)
#define STATUS_ATTN_BITS_MAC_ABORT (1L<<23)
#define STATUS_ATTN_BITS_TIMER_ABORT (1L<<24)
#define STATUS_ATTN_BITS_DMAE_ABORT (1L<<25)
#define STATUS_ATTN_BITS_FLSH_ABORT (1L<<26)
#define STATUS_ATTN_BITS_GRC_ABORT (1L<<27)
#define STATUS_ATTN_BITS_PARITY_ERROR (1L<<31)
u32 status_attn_bits_ack;
#if defined(__BIG_ENDIAN)
u16 status_tx_quick_consumer_index0;
u16 status_tx_quick_consumer_index1;
u16 status_tx_quick_consumer_index2;
u16 status_tx_quick_consumer_index3;
u16 status_rx_quick_consumer_index0;
u16 status_rx_quick_consumer_index1;
u16 status_rx_quick_consumer_index2;
u16 status_rx_quick_consumer_index3;
u16 status_rx_quick_consumer_index4;
u16 status_rx_quick_consumer_index5;
u16 status_rx_quick_consumer_index6;
u16 status_rx_quick_consumer_index7;
u16 status_rx_quick_consumer_index8;
u16 status_rx_quick_consumer_index9;
u16 status_rx_quick_consumer_index10;
u16 status_rx_quick_consumer_index11;
u16 status_rx_quick_consumer_index12;
u16 status_rx_quick_consumer_index13;
u16 status_rx_quick_consumer_index14;
u16 status_rx_quick_consumer_index15;
u16 status_completion_producer_index;
u16 status_cmd_consumer_index;
u16 status_idx;
u16 status_unused;
#elif defined(__LITTLE_ENDIAN)
u16 status_tx_quick_consumer_index1;
u16 status_tx_quick_consumer_index0;
u16 status_tx_quick_consumer_index3;
u16 status_tx_quick_consumer_index2;
u16 status_rx_quick_consumer_index1;
u16 status_rx_quick_consumer_index0;
u16 status_rx_quick_consumer_index3;
u16 status_rx_quick_consumer_index2;
u16 status_rx_quick_consumer_index5;
u16 status_rx_quick_consumer_index4;
u16 status_rx_quick_consumer_index7;
u16 status_rx_quick_consumer_index6;
u16 status_rx_quick_consumer_index9;
u16 status_rx_quick_consumer_index8;
u16 status_rx_quick_consumer_index11;
u16 status_rx_quick_consumer_index10;
u16 status_rx_quick_consumer_index13;
u16 status_rx_quick_consumer_index12;
u16 status_rx_quick_consumer_index15;
u16 status_rx_quick_consumer_index14;
u16 status_cmd_consumer_index;
u16 status_completion_producer_index;
u16 status_unused;
u16 status_idx;
#endif
};
/*
* statistics_block definition
*/
struct statistics_block {
u32 stat_IfHCInOctets_hi;
u32 stat_IfHCInOctets_lo;
u32 stat_IfHCInBadOctets_hi;
u32 stat_IfHCInBadOctets_lo;
u32 stat_IfHCOutOctets_hi;
u32 stat_IfHCOutOctets_lo;
u32 stat_IfHCOutBadOctets_hi;
u32 stat_IfHCOutBadOctets_lo;
u32 stat_IfHCInUcastPkts_hi;
u32 stat_IfHCInUcastPkts_lo;
u32 stat_IfHCInMulticastPkts_hi;
u32 stat_IfHCInMulticastPkts_lo;
u32 stat_IfHCInBroadcastPkts_hi;
u32 stat_IfHCInBroadcastPkts_lo;
u32 stat_IfHCOutUcastPkts_hi;
u32 stat_IfHCOutUcastPkts_lo;
u32 stat_IfHCOutMulticastPkts_hi;
u32 stat_IfHCOutMulticastPkts_lo;
u32 stat_IfHCOutBroadcastPkts_hi;
u32 stat_IfHCOutBroadcastPkts_lo;
u32 stat_emac_tx_stat_dot3statsinternalmactransmiterrors;
u32 stat_Dot3StatsCarrierSenseErrors;
u32 stat_Dot3StatsFCSErrors;
u32 stat_Dot3StatsAlignmentErrors;
u32 stat_Dot3StatsSingleCollisionFrames;
u32 stat_Dot3StatsMultipleCollisionFrames;
u32 stat_Dot3StatsDeferredTransmissions;
u32 stat_Dot3StatsExcessiveCollisions;
u32 stat_Dot3StatsLateCollisions;
u32 stat_EtherStatsCollisions;
u32 stat_EtherStatsFragments;
u32 stat_EtherStatsJabbers;
u32 stat_EtherStatsUndersizePkts;
u32 stat_EtherStatsOverrsizePkts;
u32 stat_EtherStatsPktsRx64Octets;
u32 stat_EtherStatsPktsRx65Octetsto127Octets;
u32 stat_EtherStatsPktsRx128Octetsto255Octets;
u32 stat_EtherStatsPktsRx256Octetsto511Octets;
u32 stat_EtherStatsPktsRx512Octetsto1023Octets;
u32 stat_EtherStatsPktsRx1024Octetsto1522Octets;
u32 stat_EtherStatsPktsRx1523Octetsto9022Octets;
u32 stat_EtherStatsPktsTx64Octets;
u32 stat_EtherStatsPktsTx65Octetsto127Octets;
u32 stat_EtherStatsPktsTx128Octetsto255Octets;
u32 stat_EtherStatsPktsTx256Octetsto511Octets;
u32 stat_EtherStatsPktsTx512Octetsto1023Octets;
u32 stat_EtherStatsPktsTx1024Octetsto1522Octets;
u32 stat_EtherStatsPktsTx1523Octetsto9022Octets;
u32 stat_XonPauseFramesReceived;
u32 stat_XoffPauseFramesReceived;
u32 stat_OutXonSent;
u32 stat_OutXoffSent;
u32 stat_FlowControlDone;
u32 stat_MacControlFramesReceived;
u32 stat_XoffStateEntered;
u32 stat_IfInFramesL2FilterDiscards;
u32 stat_IfInRuleCheckerDiscards;
u32 stat_IfInFTQDiscards;
u32 stat_IfInMBUFDiscards;
u32 stat_IfInRuleCheckerP4Hit;
u32 stat_CatchupInRuleCheckerDiscards;
u32 stat_CatchupInFTQDiscards;
u32 stat_CatchupInMBUFDiscards;
u32 stat_CatchupInRuleCheckerP4Hit;
u32 stat_GenStat00;
u32 stat_GenStat01;
u32 stat_GenStat02;
u32 stat_GenStat03;
u32 stat_GenStat04;
u32 stat_GenStat05;
u32 stat_GenStat06;
u32 stat_GenStat07;
u32 stat_GenStat08;
u32 stat_GenStat09;
u32 stat_GenStat10;
u32 stat_GenStat11;
u32 stat_GenStat12;
u32 stat_GenStat13;
u32 stat_GenStat14;
u32 stat_GenStat15;
};
/*
* l2_fhdr definition
*/
struct l2_fhdr {
u32 l2_fhdr_status;
#define L2_FHDR_STATUS_RULE_CLASS (0x7<<0)
#define L2_FHDR_STATUS_RULE_P2 (1<<3)
#define L2_FHDR_STATUS_RULE_P3 (1<<4)
#define L2_FHDR_STATUS_RULE_P4 (1<<5)
#define L2_FHDR_STATUS_L2_VLAN_TAG (1<<6)
#define L2_FHDR_STATUS_L2_LLC_SNAP (1<<7)
#define L2_FHDR_STATUS_RSS_HASH (1<<8)
#define L2_FHDR_STATUS_IP_DATAGRAM (1<<13)
#define L2_FHDR_STATUS_TCP_SEGMENT (1<<14)
#define L2_FHDR_STATUS_UDP_DATAGRAM (1<<15)
#define L2_FHDR_ERRORS_BAD_CRC (1<<17)
#define L2_FHDR_ERRORS_PHY_DECODE (1<<18)
#define L2_FHDR_ERRORS_ALIGNMENT (1<<19)
#define L2_FHDR_ERRORS_TOO_SHORT (1<<20)
#define L2_FHDR_ERRORS_GIANT_FRAME (1<<21)
#define L2_FHDR_ERRORS_TCP_XSUM (1<<28)
#define L2_FHDR_ERRORS_UDP_XSUM (1<<31)
u32 l2_fhdr_hash;
#if defined(__BIG_ENDIAN)
u16 l2_fhdr_pkt_len;
u16 l2_fhdr_vlan_tag;
u16 l2_fhdr_ip_xsum;
u16 l2_fhdr_tcp_udp_xsum;
#elif defined(__LITTLE_ENDIAN)
u16 l2_fhdr_vlan_tag;
u16 l2_fhdr_pkt_len;
u16 l2_fhdr_tcp_udp_xsum;
u16 l2_fhdr_ip_xsum;
#endif
};
/*
* l2_context definition
*/
#define BCE_L2CTX_TYPE 0x00000000
#define BCE_L2CTX_TYPE_SIZE_L2 ((0xc0/0x20)<<16)
#define BCE_L2CTX_TYPE_TYPE (0xf<<28)
#define BCE_L2CTX_TYPE_TYPE_EMPTY (0<<28)
#define BCE_L2CTX_TYPE_TYPE_L2 (1<<28)
#define BCE_L2CTX_TX_HOST_BIDX 0x00000088
#define BCE_L2CTX_EST_NBD 0x00000088
#define BCE_L2CTX_CMD_TYPE 0x00000088
#define BCE_L2CTX_CMD_TYPE_TYPE (0xf<<24)
#define BCE_L2CTX_CMD_TYPE_TYPE_L2 (0<<24)
#define BCE_L2CTX_CMD_TYPE_TYPE_TCP (1<<24)
#define BCE_L2CTX_TX_HOST_BSEQ 0x00000090
#define BCE_L2CTX_TSCH_BSEQ 0x00000094
#define BCE_L2CTX_TBDR_BSEQ 0x00000098
#define BCE_L2CTX_TBDR_BOFF 0x0000009c
#define BCE_L2CTX_TBDR_BIDX 0x0000009c
#define BCE_L2CTX_TBDR_BHADDR_HI 0x000000a0
#define BCE_L2CTX_TBDR_BHADDR_LO 0x000000a4
#define BCE_L2CTX_TXP_BOFF 0x000000a8
#define BCE_L2CTX_TXP_BIDX 0x000000a8
#define BCE_L2CTX_TXP_BSEQ 0x000000ac
/*
* l2_bd_chain_context definition
*/
#define BCE_L2CTX_BD_PRE_READ 0x00000000
#define BCE_L2CTX_CTX_SIZE 0x00000000
#define BCE_L2CTX_CTX_TYPE 0x00000000
#define BCE_L2CTX_CTX_TYPE_SIZE_L2 ((0x20/20)<<16)
#define BCE_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE (0xf<<28)
#define BCE_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED (0<<28)
#define BCE_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE (1<<28)
#define BCE_L2CTX_HOST_BDIDX 0x00000004
#define BCE_L2CTX_HOST_BSEQ 0x00000008
#define BCE_L2CTX_NX_BSEQ 0x0000000c
#define BCE_L2CTX_NX_BDHADDR_HI 0x00000010
#define BCE_L2CTX_NX_BDHADDR_LO 0x00000014
#define BCE_L2CTX_NX_BDIDX 0x00000018
/*
* pci_config_l definition
* offset: 0000
*/
#define BCE_PCICFG_MISC_CONFIG 0x00000068
#define BCE_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP (1L<<2)
#define BCE_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP (1L<<3)
#define BCE_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA (1L<<5)
#define BCE_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP (1L<<6)
#define BCE_PCICFG_MISC_CONFIG_REG_WINDOW_ENA (1L<<7)
#define BCE_PCICFG_MISC_CONFIG_CORE_RST_REQ (1L<<8)
#define BCE_PCICFG_MISC_CONFIG_CORE_RST_BSY (1L<<9)
#define BCE_PCICFG_MISC_CONFIG_ASIC_METAL_REV (0xffL<<16)
#define BCE_PCICFG_MISC_CONFIG_ASIC_BASE_REV (0xfL<<24)
#define BCE_PCICFG_MISC_CONFIG_ASIC_ID (0xfL<<28)
#define BCE_PCICFG_MISC_CONFIG_ASIC_REV (0xffffL<<16)
#define BCE_PCICFG_MISC_STATUS 0x0000006c
#define BCE_PCICFG_MISC_STATUS_INTA_VALUE (1L<<0)
#define BCE_PCICFG_MISC_STATUS_32BIT_DET (1L<<1)
#define BCE_PCICFG_MISC_STATUS_M66EN (1L<<2)
#define BCE_PCICFG_MISC_STATUS_PCIX_DET (1L<<3)
#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED (0x3L<<4)
#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_66 (0L<<4)
#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_100 (1L<<4)
#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_133 (2L<<4)
#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE (3L<<4)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS 0x00000070
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET (0xfL<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ (0L<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ (1L<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ (2L<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ (3L<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ (4L<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ (5L<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ (6L<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ (7L<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW (0xfL<<0)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE (1L<<6)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT (1L<<7)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC (0x7L<<8)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF (0L<<8)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12 (1L<<8)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6 (2L<<8)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62 (4L<<8)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PLAY_DEAD (1L<<11)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED (0xfL<<12)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100 (0L<<12)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80 (1L<<12)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50 (2L<<12)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40 (4L<<12)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25 (8L<<12)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP (1L<<16)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_PLL_STOP (1L<<17)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18 (1L<<18)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_USE_SPD_DET (1L<<19)
#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED (0xfffL<<20)
#define BCE_PCICFG_REG_WINDOW_ADDRESS 0x00000078
#define BCE_PCICFG_REG_WINDOW 0x00000080
#define BCE_PCICFG_INT_ACK_CMD 0x00000084
#define BCE_PCICFG_INT_ACK_CMD_INDEX (0xffffL<<0)
#define BCE_PCICFG_INT_ACK_CMD_INDEX_VALID (1L<<16)
#define BCE_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM (1L<<17)
#define BCE_PCICFG_INT_ACK_CMD_MASK_INT (1L<<18)
#define BCE_PCICFG_STATUS_BIT_SET_CMD 0x00000088
#define BCE_PCICFG_STATUS_BIT_CLEAR_CMD 0x0000008c
#define BCE_PCICFG_MAILBOX_QUEUE_ADDR 0x00000090
#define BCE_PCICFG_MAILBOX_QUEUE_DATA 0x00000094
/*
* pci_reg definition
* offset: 0x400
*/
#define BCE_PCI_GRC_WINDOW_ADDR 0x00000400
#define BCE_PCI_GRC_WINDOW_ADDR_PCI_GRC_WINDOW_ADDR_VALUE (0x3ffffL<<8)
#define BCE_PCI_CONFIG_1 0x00000404
#define BCE_PCI_CONFIG_1_READ_BOUNDARY (0x7L<<8)
#define BCE_PCI_CONFIG_1_READ_BOUNDARY_OFF (0L<<8)
#define BCE_PCI_CONFIG_1_READ_BOUNDARY_16 (1L<<8)
#define BCE_PCI_CONFIG_1_READ_BOUNDARY_32 (2L<<8)
#define BCE_PCI_CONFIG_1_READ_BOUNDARY_64 (3L<<8)
#define BCE_PCI_CONFIG_1_READ_BOUNDARY_128 (4L<<8)
#define BCE_PCI_CONFIG_1_READ_BOUNDARY_256 (5L<<8)
#define BCE_PCI_CONFIG_1_READ_BOUNDARY_512 (6L<<8)
#define BCE_PCI_CONFIG_1_READ_BOUNDARY_1024 (7L<<8)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY (0x7L<<11)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_OFF (0L<<11)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_16 (1L<<11)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_32 (2L<<11)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_64 (3L<<11)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_128 (4L<<11)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_256 (5L<<11)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_512 (6L<<11)
#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_1024 (7L<<11)
#define BCE_PCI_CONFIG_2 0x00000408
#define BCE_PCI_CONFIG_2_BAR1_SIZE (0xfL<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_DISABLED (0L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_64K (1L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_128K (2L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_256K (3L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_512K (4L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_1M (5L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_2M (6L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_4M (7L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_8M (8L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_16M (9L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_32M (10L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_64M (11L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_128M (12L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_256M (13L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_512M (14L<<0)
#define BCE_PCI_CONFIG_2_BAR1_SIZE_1G (15L<<0)
#define BCE_PCI_CONFIG_2_BAR1_64ENA (1L<<4)
#define BCE_PCI_CONFIG_2_EXP_ROM_RETRY (1L<<5)
#define BCE_PCI_CONFIG_2_CFG_CYCLE_RETRY (1L<<6)
#define BCE_PCI_CONFIG_2_FIRST_CFG_DONE (1L<<7)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE (0xffL<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED (0L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_1K (1L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_2K (2L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_4K (3L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_8K (4L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_16K (5L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_32K (6L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_64K (7L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_128K (8L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_256K (9L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_512K (10L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_1M (11L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_2M (12L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_4M (13L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_8M (14L<<8)
#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_16M (15L<<8)
#define BCE_PCI_CONFIG_2_MAX_SPLIT_LIMIT (0x1fL<<16)
#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT (0x3L<<21)
#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_512 (0L<<21)
#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_1K (1L<<21)
#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_2K (2L<<21)
#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_4K (3L<<21)
#define BCE_PCI_CONFIG_2_FORCE_32_BIT_MSTR (1L<<23)
#define BCE_PCI_CONFIG_2_FORCE_32_BIT_TGT (1L<<24)
#define BCE_PCI_CONFIG_2_KEEP_REQ_ASSERT (1L<<25)
#define BCE_PCI_CONFIG_3 0x0000040c
#define BCE_PCI_CONFIG_3_STICKY_BYTE (0xffL<<0)
#define BCE_PCI_CONFIG_3_FORCE_PME (1L<<24)
#define BCE_PCI_CONFIG_3_PME_STATUS (1L<<25)
#define BCE_PCI_CONFIG_3_PME_ENABLE (1L<<26)
#define BCE_PCI_CONFIG_3_PM_STATE (0x3L<<27)
#define BCE_PCI_CONFIG_3_VAUX_PRESET (1L<<30)
#define BCE_PCI_CONFIG_3_PCI_POWER (1L<<31)
#define BCE_PCI_PM_DATA_A 0x00000410
#define BCE_PCI_PM_DATA_A_PM_DATA_0_PRG (0xffL<<0)
#define BCE_PCI_PM_DATA_A_PM_DATA_1_PRG (0xffL<<8)
#define BCE_PCI_PM_DATA_A_PM_DATA_2_PRG (0xffL<<16)
#define BCE_PCI_PM_DATA_A_PM_DATA_3_PRG (0xffL<<24)
#define BCE_PCI_PM_DATA_B 0x00000414
#define BCE_PCI_PM_DATA_B_PM_DATA_4_PRG (0xffL<<0)
#define BCE_PCI_PM_DATA_B_PM_DATA_5_PRG (0xffL<<8)
#define BCE_PCI_PM_DATA_B_PM_DATA_6_PRG (0xffL<<16)
#define BCE_PCI_PM_DATA_B_PM_DATA_7_PRG (0xffL<<24)
#define BCE_PCI_SWAP_DIAG0 0x00000418
#define BCE_PCI_SWAP_DIAG1 0x0000041c
#define BCE_PCI_EXP_ROM_ADDR 0x00000420
#define BCE_PCI_EXP_ROM_ADDR_ADDRESS (0x3fffffL<<2)
#define BCE_PCI_EXP_ROM_ADDR_REQ (1L<<31)
#define BCE_PCI_EXP_ROM_DATA 0x00000424
#define BCE_PCI_VPD_INTF 0x00000428
#define BCE_PCI_VPD_INTF_INTF_REQ (1L<<0)
#define BCE_PCI_VPD_ADDR_FLAG 0x0000042c
#define BCE_PCI_VPD_ADDR_FLAG_ADDRESS (0x1fff<<2)
#define BCE_PCI_VPD_ADDR_FLAG_WR (1<<15)
#define BCE_PCI_VPD_DATA 0x00000430
#define BCE_PCI_ID_VAL1 0x00000434
#define BCE_PCI_ID_VAL1_DEVICE_ID (0xffffL<<0)
#define BCE_PCI_ID_VAL1_VENDOR_ID (0xffffL<<16)
#define BCE_PCI_ID_VAL2 0x00000438
#define BCE_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID (0xffffL<<0)
#define BCE_PCI_ID_VAL2_SUBSYSTEM_ID (0xffffL<<16)
#define BCE_PCI_ID_VAL3 0x0000043c
#define BCE_PCI_ID_VAL3_CLASS_CODE (0xffffffL<<0)
#define BCE_PCI_ID_VAL3_REVISION_ID (0xffL<<24)
#define BCE_PCI_ID_VAL4 0x00000440
#define BCE_PCI_ID_VAL4_CAP_ENA (0xfL<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_0 (0L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_1 (1L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_2 (2L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_3 (3L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_4 (4L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_5 (5L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_6 (6L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_7 (7L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_8 (8L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_9 (9L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_10 (10L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_11 (11L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_12 (12L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_13 (13L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_14 (14L<<0)
#define BCE_PCI_ID_VAL4_CAP_ENA_15 (15L<<0)
#define BCE_PCI_ID_VAL4_PM_SCALE_PRG (0x3L<<6)
#define BCE_PCI_ID_VAL4_PM_SCALE_PRG_0 (0L<<6)
#define BCE_PCI_ID_VAL4_PM_SCALE_PRG_1 (1L<<6)
#define BCE_PCI_ID_VAL4_PM_SCALE_PRG_2 (2L<<6)
#define BCE_PCI_ID_VAL4_PM_SCALE_PRG_3 (3L<<6)
#define BCE_PCI_ID_VAL4_MSI_LIMIT (0x7L<<9)
#define BCE_PCI_ID_VAL4_MSI_ADVERTIZE (0x7L<<12)
#define BCE_PCI_ID_VAL4_MSI_ENABLE (1L<<15)
#define BCE_PCI_ID_VAL4_MAX_64_ADVERTIZE (1L<<16)
#define BCE_PCI_ID_VAL4_MAX_133_ADVERTIZE (1L<<17)
#define BCE_PCI_ID_VAL4_MAX_MEM_READ_SIZE (0x3L<<21)
#define BCE_PCI_ID_VAL4_MAX_SPLIT_SIZE (0x7L<<23)
#define BCE_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE (0x7L<<26)
#define BCE_PCI_ID_VAL5 0x00000444
#define BCE_PCI_ID_VAL5_D1_SUPPORT (1L<<0)
#define BCE_PCI_ID_VAL5_D2_SUPPORT (1L<<1)
#define BCE_PCI_ID_VAL5_PME_IN_D0 (1L<<2)
#define BCE_PCI_ID_VAL5_PME_IN_D1 (1L<<3)
#define BCE_PCI_ID_VAL5_PME_IN_D2 (1L<<4)
#define BCE_PCI_ID_VAL5_PME_IN_D3_HOT (1L<<5)
#define BCE_PCI_PCIX_EXTENDED_STATUS 0x00000448
#define BCE_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP (1L<<8)
#define BCE_PCI_PCIX_EXTENDED_STATUS_LONG_BURST (1L<<9)
#define BCE_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS (0xfL<<16)
#define BCE_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX (0xffL<<24)
#define BCE_PCI_ID_VAL6 0x0000044c
#define BCE_PCI_ID_VAL6_MAX_LAT (0xffL<<0)
#define BCE_PCI_ID_VAL6_MIN_GNT (0xffL<<8)
#define BCE_PCI_ID_VAL6_BIST (0xffL<<16)
#define BCE_PCI_MSI_DATA 0x00000450
#define BCE_PCI_MSI_DATA_PCI_MSI_DATA (0xffffL<<0)
#define BCE_PCI_MSI_ADDR_H 0x00000454
#define BCE_PCI_MSI_ADDR_L 0x00000458
/*
* misc_reg definition
* offset: 0x800
*/
#define BCE_MISC_COMMAND 0x00000800
#define BCE_MISC_COMMAND_ENABLE_ALL (1L<<0)
#define BCE_MISC_COMMAND_DISABLE_ALL (1L<<1)
#define BCE_MISC_COMMAND_CORE_RESET (1L<<4)
#define BCE_MISC_COMMAND_HARD_RESET (1L<<5)
#define BCE_MISC_COMMAND_PAR_ERROR (1L<<8)
#define BCE_MISC_COMMAND_PAR_ERR_RAM (0x7fL<<16)
#define BCE_MISC_CFG 0x00000804
#define BCE_MISC_CFG_PCI_GRC_TMOUT (1L<<0)
#define BCE_MISC_CFG_NVM_WR_EN (0x3L<<1)
#define BCE_MISC_CFG_NVM_WR_EN_PROTECT (0L<<1)
#define BCE_MISC_CFG_NVM_WR_EN_PCI (1L<<1)
#define BCE_MISC_CFG_NVM_WR_EN_ALLOW (2L<<1)
#define BCE_MISC_CFG_NVM_WR_EN_ALLOW2 (3L<<1)
#define BCE_MISC_CFG_BIST_EN (1L<<3)
#define BCE_MISC_CFG_CK25_OUT_ALT_SRC (1L<<4)
#define BCE_MISC_CFG_BYPASS_BSCAN (1L<<5)
#define BCE_MISC_CFG_BYPASS_EJTAG (1L<<6)
#define BCE_MISC_CFG_CLK_CTL_OVERRIDE (1L<<7)
#define BCE_MISC_CFG_LEDMODE (0x3L<<8)
#define BCE_MISC_CFG_LEDMODE_MAC (0L<<8)
#define BCE_MISC_CFG_LEDMODE_GPHY1 (1L<<8)
#define BCE_MISC_CFG_LEDMODE_GPHY2 (2L<<8)
#define BCE_MISC_ID 0x00000808
#define BCE_MISC_ID_BOND_ID (0xfL<<0)
#define BCE_MISC_ID_CHIP_METAL (0xffL<<4)
#define BCE_MISC_ID_CHIP_REV (0xfL<<12)
#define BCE_MISC_ID_CHIP_NUM (0xffffL<<16)
#define BCE_MISC_ENABLE_STATUS_BITS 0x0000080c
#define BCE_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE (1L<<0)
#define BCE_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE (1L<<1)
#define BCE_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE (1L<<2)
#define BCE_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE (1L<<3)
#define BCE_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE (1L<<4)
#define BCE_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE (1L<<5)
#define BCE_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
#define BCE_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE (1L<<7)
#define BCE_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
#define BCE_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE (1L<<9)
#define BCE_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
#define BCE_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
#define BCE_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE (1L<<12)
#define BCE_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE (1L<<13)
#define BCE_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE (1L<<14)
#define BCE_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE (1L<<15)
#define BCE_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE (1L<<16)
#define BCE_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE (1L<<17)
#define BCE_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE (1L<<18)
#define BCE_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE (1L<<19)
#define BCE_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
#define BCE_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE (1L<<21)
#define BCE_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
#define BCE_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
#define BCE_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
#define BCE_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE (1L<<25)
#define BCE_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE (1L<<26)
#define BCE_MISC_ENABLE_STATUS_BITS_UMP_ENABLE (1L<<27)
#define BCE_MISC_ENABLE_SET_BITS 0x00000810
#define BCE_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE (1L<<0)
#define BCE_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE (1L<<1)
#define BCE_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE (1L<<2)
#define BCE_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE (1L<<3)
#define BCE_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE (1L<<4)
#define BCE_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE (1L<<5)
#define BCE_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
#define BCE_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE (1L<<7)
#define BCE_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
#define BCE_MISC_ENABLE_SET_BITS_EMAC_ENABLE (1L<<9)
#define BCE_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
#define BCE_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
#define BCE_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE (1L<<12)
#define BCE_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE (1L<<13)
#define BCE_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE (1L<<14)
#define BCE_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE (1L<<15)
#define BCE_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE (1L<<16)
#define BCE_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE (1L<<17)
#define BCE_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE (1L<<18)
#define BCE_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE (1L<<19)
#define BCE_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
#define BCE_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE (1L<<21)
#define BCE_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
#define BCE_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
#define BCE_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
#define BCE_MISC_ENABLE_SET_BITS_TIMER_ENABLE (1L<<25)
#define BCE_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE (1L<<26)
#define BCE_MISC_ENABLE_SET_BITS_UMP_ENABLE (1L<<27)
#define BCE_MISC_ENABLE_CLR_BITS 0x00000814
#define BCE_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE (1L<<0)
#define BCE_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE (1L<<1)
#define BCE_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE (1L<<2)
#define BCE_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE (1L<<3)
#define BCE_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE (1L<<4)
#define BCE_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE (1L<<5)
#define BCE_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
#define BCE_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE (1L<<7)
#define BCE_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
#define BCE_MISC_ENABLE_CLR_BITS_EMAC_ENABLE (1L<<9)
#define BCE_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
#define BCE_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
#define BCE_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE (1L<<12)
#define BCE_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE (1L<<13)
#define BCE_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE (1L<<14)
#define BCE_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE (1L<<15)
#define BCE_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE (1L<<16)
#define BCE_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE (1L<<17)
#define BCE_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE (1L<<18)
#define BCE_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE (1L<<19)
#define BCE_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
#define BCE_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE (1L<<21)
#define BCE_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
#define BCE_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
#define BCE_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
#define BCE_MISC_ENABLE_CLR_BITS_TIMER_ENABLE (1L<<25)
#define BCE_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE (1L<<26)
#define BCE_MISC_ENABLE_CLR_BITS_UMP_ENABLE (1L<<27)
#define BCE_MISC_CLOCK_CONTROL_BITS 0x00000818
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET (0xfL<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ (0L<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ (1L<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ (2L<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ (3L<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ (4L<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ (5L<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ (6L<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ (7L<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW (0xfL<<0)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE (1L<<6)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT (1L<<7)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC (0x7L<<8)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF (0L<<8)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12 (1L<<8)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6 (2L<<8)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62 (4L<<8)
#define BCE_MISC_CLOCK_CONTROL_BITS_PLAY_DEAD (1L<<11)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED (0xfL<<12)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100 (0L<<12)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80 (1L<<12)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50 (2L<<12)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40 (4L<<12)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25 (8L<<12)
#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP (1L<<16)
#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_PLL_STOP (1L<<17)
#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_18 (1L<<18)
#define BCE_MISC_CLOCK_CONTROL_BITS_USE_SPD_DET (1L<<19)
#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED (0xfffL<<20)
#define BCE_MISC_GPIO 0x0000081c
#define BCE_MISC_GPIO_VALUE (0xffL<<0)
#define BCE_MISC_GPIO_SET (0xffL<<8)
#define BCE_MISC_GPIO_CLR (0xffL<<16)
#define BCE_MISC_GPIO_FLOAT (0xffL<<24)
#define BCE_MISC_GPIO_INT 0x00000820
#define BCE_MISC_GPIO_INT_INT_STATE (0xfL<<0)
#define BCE_MISC_GPIO_INT_OLD_VALUE (0xfL<<8)
#define BCE_MISC_GPIO_INT_OLD_SET (0xfL<<16)
#define BCE_MISC_GPIO_INT_OLD_CLR (0xfL<<24)
#define BCE_MISC_CONFIG_LFSR 0x00000824
#define BCE_MISC_CONFIG_LFSR_DIV (0xffffL<<0)
#define BCE_MISC_LFSR_MASK_BITS 0x00000828
#define BCE_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE (1L<<0)
#define BCE_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE (1L<<1)
#define BCE_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE (1L<<2)
#define BCE_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE (1L<<3)
#define BCE_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE (1L<<4)
#define BCE_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE (1L<<5)
#define BCE_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
#define BCE_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE (1L<<7)
#define BCE_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
#define BCE_MISC_LFSR_MASK_BITS_EMAC_ENABLE (1L<<9)
#define BCE_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
#define BCE_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
#define BCE_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE (1L<<12)
#define BCE_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE (1L<<13)
#define BCE_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE (1L<<14)
#define BCE_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE (1L<<15)
#define BCE_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE (1L<<16)
#define BCE_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE (1L<<17)
#define BCE_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE (1L<<18)
#define BCE_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE (1L<<19)
#define BCE_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
#define BCE_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE (1L<<21)
#define BCE_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
#define BCE_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
#define BCE_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
#define BCE_MISC_LFSR_MASK_BITS_TIMER_ENABLE (1L<<25)
#define BCE_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE (1L<<26)
#define BCE_MISC_LFSR_MASK_BITS_UMP_ENABLE (1L<<27)
#define BCE_MISC_ARB_REQ0 0x0000082c
#define BCE_MISC_ARB_REQ1 0x00000830
#define BCE_MISC_ARB_REQ2 0x00000834
#define BCE_MISC_ARB_REQ3 0x00000838
#define BCE_MISC_ARB_REQ4 0x0000083c
#define BCE_MISC_ARB_FREE0 0x00000840
#define BCE_MISC_ARB_FREE1 0x00000844
#define BCE_MISC_ARB_FREE2 0x00000848
#define BCE_MISC_ARB_FREE3 0x0000084c
#define BCE_MISC_ARB_FREE4 0x00000850
#define BCE_MISC_ARB_REQ_STATUS0 0x00000854
#define BCE_MISC_ARB_REQ_STATUS1 0x00000858
#define BCE_MISC_ARB_REQ_STATUS2 0x0000085c
#define BCE_MISC_ARB_REQ_STATUS3 0x00000860
#define BCE_MISC_ARB_REQ_STATUS4 0x00000864
#define BCE_MISC_ARB_GNT0 0x00000868
#define BCE_MISC_ARB_GNT0_0 (0x7L<<0)
#define BCE_MISC_ARB_GNT0_1 (0x7L<<4)
#define BCE_MISC_ARB_GNT0_2 (0x7L<<8)
#define BCE_MISC_ARB_GNT0_3 (0x7L<<12)
#define BCE_MISC_ARB_GNT0_4 (0x7L<<16)
#define BCE_MISC_ARB_GNT0_5 (0x7L<<20)
#define BCE_MISC_ARB_GNT0_6 (0x7L<<24)
#define BCE_MISC_ARB_GNT0_7 (0x7L<<28)
#define BCE_MISC_ARB_GNT1 0x0000086c
#define BCE_MISC_ARB_GNT1_8 (0x7L<<0)
#define BCE_MISC_ARB_GNT1_9 (0x7L<<4)
#define BCE_MISC_ARB_GNT1_10 (0x7L<<8)
#define BCE_MISC_ARB_GNT1_11 (0x7L<<12)
#define BCE_MISC_ARB_GNT1_12 (0x7L<<16)
#define BCE_MISC_ARB_GNT1_13 (0x7L<<20)
#define BCE_MISC_ARB_GNT1_14 (0x7L<<24)
#define BCE_MISC_ARB_GNT1_15 (0x7L<<28)
#define BCE_MISC_ARB_GNT2 0x00000870
#define BCE_MISC_ARB_GNT2_16 (0x7L<<0)
#define BCE_MISC_ARB_GNT2_17 (0x7L<<4)
#define BCE_MISC_ARB_GNT2_18 (0x7L<<8)
#define BCE_MISC_ARB_GNT2_19 (0x7L<<12)
#define BCE_MISC_ARB_GNT2_20 (0x7L<<16)
#define BCE_MISC_ARB_GNT2_21 (0x7L<<20)
#define BCE_MISC_ARB_GNT2_22 (0x7L<<24)
#define BCE_MISC_ARB_GNT2_23 (0x7L<<28)
#define BCE_MISC_ARB_GNT3 0x00000874
#define BCE_MISC_ARB_GNT3_24 (0x7L<<0)
#define BCE_MISC_ARB_GNT3_25 (0x7L<<4)
#define BCE_MISC_ARB_GNT3_26 (0x7L<<8)
#define BCE_MISC_ARB_GNT3_27 (0x7L<<12)
#define BCE_MISC_ARB_GNT3_28 (0x7L<<16)
#define BCE_MISC_ARB_GNT3_29 (0x7L<<20)
#define BCE_MISC_ARB_GNT3_30 (0x7L<<24)
#define BCE_MISC_ARB_GNT3_31 (0x7L<<28)
#define BCE_MISC_PRBS_CONTROL 0x00000878
#define BCE_MISC_PRBS_CONTROL_EN (1L<<0)
#define BCE_MISC_PRBS_CONTROL_RSTB (1L<<1)
#define BCE_MISC_PRBS_CONTROL_INV (1L<<2)
#define BCE_MISC_PRBS_CONTROL_ERR_CLR (1L<<3)
#define BCE_MISC_PRBS_CONTROL_ORDER (0x3L<<4)
#define BCE_MISC_PRBS_CONTROL_ORDER_7TH (0L<<4)
#define BCE_MISC_PRBS_CONTROL_ORDER_15TH (1L<<4)
#define BCE_MISC_PRBS_CONTROL_ORDER_23RD (2L<<4)
#define BCE_MISC_PRBS_CONTROL_ORDER_31ST (3L<<4)
#define BCE_MISC_PRBS_STATUS 0x0000087c
#define BCE_MISC_PRBS_STATUS_LOCK (1L<<0)
#define BCE_MISC_PRBS_STATUS_STKY (1L<<1)
#define BCE_MISC_PRBS_STATUS_ERRORS (0x3fffL<<2)
#define BCE_MISC_PRBS_STATUS_STATE (0xfL<<16)
#define BCE_MISC_SM_ASF_CONTROL 0x00000880
#define BCE_MISC_SM_ASF_CONTROL_ASF_RST (1L<<0)
#define BCE_MISC_SM_ASF_CONTROL_TSC_EN (1L<<1)
#define BCE_MISC_SM_ASF_CONTROL_WG_TO (1L<<2)
#define BCE_MISC_SM_ASF_CONTROL_HB_TO (1L<<3)
#define BCE_MISC_SM_ASF_CONTROL_PA_TO (1L<<4)
#define BCE_MISC_SM_ASF_CONTROL_PL_TO (1L<<5)
#define BCE_MISC_SM_ASF_CONTROL_RT_TO (1L<<6)
#define BCE_MISC_SM_ASF_CONTROL_SMB_EVENT (1L<<7)
#define BCE_MISC_SM_ASF_CONTROL_RES (0xfL<<8)
#define BCE_MISC_SM_ASF_CONTROL_SMB_EN (1L<<12)
#define BCE_MISC_SM_ASF_CONTROL_SMB_BB_EN (1L<<13)
#define BCE_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT (1L<<14)
#define BCE_MISC_SM_ASF_CONTROL_SMB_AUTOREAD (1L<<15)
#define BCE_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1 (0x3fL<<16)
#define BCE_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2 (0x3fL<<24)
#define BCE_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0 (1L<<30)
#define BCE_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN (1L<<31)
#define BCE_MISC_SMB_IN 0x00000884
#define BCE_MISC_SMB_IN_DAT_IN (0xffL<<0)
#define BCE_MISC_SMB_IN_RDY (1L<<8)
#define BCE_MISC_SMB_IN_DONE (1L<<9)
#define BCE_MISC_SMB_IN_FIRSTBYTE (1L<<10)
#define BCE_MISC_SMB_IN_STATUS (0x7L<<11)
#define BCE_MISC_SMB_IN_STATUS_OK (0x0L<<11)
#define BCE_MISC_SMB_IN_STATUS_PEC (0x1L<<11)
#define BCE_MISC_SMB_IN_STATUS_OFLOW (0x2L<<11)
#define BCE_MISC_SMB_IN_STATUS_STOP (0x3L<<11)
#define BCE_MISC_SMB_IN_STATUS_TIMEOUT (0x4L<<11)
#define BCE_MISC_SMB_OUT 0x00000888
#define BCE_MISC_SMB_OUT_DAT_OUT (0xffL<<0)
#define BCE_MISC_SMB_OUT_RDY (1L<<8)
#define BCE_MISC_SMB_OUT_START (1L<<9)
#define BCE_MISC_SMB_OUT_LAST (1L<<10)
#define BCE_MISC_SMB_OUT_ACC_TYPE (1L<<11)
#define BCE_MISC_SMB_OUT_ENB_PEC (1L<<12)
#define BCE_MISC_SMB_OUT_GET_RX_LEN (1L<<13)
#define BCE_MISC_SMB_OUT_SMB_READ_LEN (0x3fL<<14)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS (0xfL<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_OK (0L<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK (1L<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK (9L<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW (2L<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_STOP (3L<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT (4L<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST (5L<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST (0xdL<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK (0x6L<<20)
#define BCE_MISC_SMB_OUT_SMB_OUT_SLAVEMODE (1L<<24)
#define BCE_MISC_SMB_OUT_SMB_OUT_DAT_EN (1L<<25)
#define BCE_MISC_SMB_OUT_SMB_OUT_DAT_IN (1L<<26)
#define BCE_MISC_SMB_OUT_SMB_OUT_CLK_EN (1L<<27)
#define BCE_MISC_SMB_OUT_SMB_OUT_CLK_IN (1L<<28)
#define BCE_MISC_SMB_WATCHDOG 0x0000088c
#define BCE_MISC_SMB_WATCHDOG_WATCHDOG (0xffffL<<0)
#define BCE_MISC_SMB_HEARTBEAT 0x00000890
#define BCE_MISC_SMB_HEARTBEAT_HEARTBEAT (0xffffL<<0)
#define BCE_MISC_SMB_POLL_ASF 0x00000894
#define BCE_MISC_SMB_POLL_ASF_POLL_ASF (0xffffL<<0)
#define BCE_MISC_SMB_POLL_LEGACY 0x00000898
#define BCE_MISC_SMB_POLL_LEGACY_POLL_LEGACY (0xffffL<<0)
#define BCE_MISC_SMB_RETRAN 0x0000089c
#define BCE_MISC_SMB_RETRAN_RETRAN (0xffL<<0)
#define BCE_MISC_SMB_TIMESTAMP 0x000008a0
#define BCE_MISC_SMB_TIMESTAMP_TIMESTAMP (0xffffffffL<<0)
#define BCE_MISC_PERR_ENA0 0x000008a4
#define BCE_MISC_PERR_ENA0_COM_MISC_CTXC (1L<<0)
#define BCE_MISC_PERR_ENA0_COM_MISC_REGF (1L<<1)
#define BCE_MISC_PERR_ENA0_COM_MISC_SCPAD (1L<<2)
#define BCE_MISC_PERR_ENA0_CP_MISC_CTXC (1L<<3)
#define BCE_MISC_PERR_ENA0_CP_MISC_REGF (1L<<4)
#define BCE_MISC_PERR_ENA0_CP_MISC_SCPAD (1L<<5)
#define BCE_MISC_PERR_ENA0_CS_MISC_TMEM (1L<<6)
#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM0 (1L<<7)
#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM1 (1L<<8)
#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM2 (1L<<9)
#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM3 (1L<<10)
#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM4 (1L<<11)
#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM5 (1L<<12)
#define BCE_MISC_PERR_ENA0_CTX_MISC_PGTBL (1L<<13)
#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR0 (1L<<14)
#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR1 (1L<<15)
#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR2 (1L<<16)
#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR3 (1L<<17)
#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR4 (1L<<18)
#define BCE_MISC_PERR_ENA0_DMAE_MISC_DW0 (1L<<19)
#define BCE_MISC_PERR_ENA0_DMAE_MISC_DW1 (1L<<20)
#define BCE_MISC_PERR_ENA0_DMAE_MISC_DW2 (1L<<21)
#define BCE_MISC_PERR_ENA0_HC_MISC_DMA (1L<<22)
#define BCE_MISC_PERR_ENA0_MCP_MISC_REGF (1L<<23)
#define BCE_MISC_PERR_ENA0_MCP_MISC_SCPAD (1L<<24)
#define BCE_MISC_PERR_ENA0_MQ_MISC_CTX (1L<<25)
#define BCE_MISC_PERR_ENA0_RBDC_MISC (1L<<26)
#define BCE_MISC_PERR_ENA0_RBUF_MISC_MB (1L<<27)
#define BCE_MISC_PERR_ENA0_RBUF_MISC_PTR (1L<<28)
#define BCE_MISC_PERR_ENA0_RDE_MISC_RPC (1L<<29)
#define BCE_MISC_PERR_ENA0_RDE_MISC_RPM (1L<<30)
#define BCE_MISC_PERR_ENA0_RV2P_MISC_CB0REGS (1L<<31)
#define BCE_MISC_PERR_ENA1 0x000008a8
#define BCE_MISC_PERR_ENA1_RV2P_MISC_CB1REGS (1L<<0)
#define BCE_MISC_PERR_ENA1_RV2P_MISC_P1IRAM (1L<<1)
#define BCE_MISC_PERR_ENA1_RV2P_MISC_P2IRAM (1L<<2)
#define BCE_MISC_PERR_ENA1_RXP_MISC_CTXC (1L<<3)
#define BCE_MISC_PERR_ENA1_RXP_MISC_REGF (1L<<4)
#define BCE_MISC_PERR_ENA1_RXP_MISC_SCPAD (1L<<5)
#define BCE_MISC_PERR_ENA1_RXP_MISC_RBUFC (1L<<6)
#define BCE_MISC_PERR_ENA1_TBDC_MISC (1L<<7)
#define BCE_MISC_PERR_ENA1_TDMA_MISC (1L<<8)
#define BCE_MISC_PERR_ENA1_THBUF_MISC_MB0 (1L<<9)
#define BCE_MISC_PERR_ENA1_THBUF_MISC_MB1 (1L<<10)
#define BCE_MISC_PERR_ENA1_TPAT_MISC_REGF (1L<<11)
#define BCE_MISC_PERR_ENA1_TPAT_MISC_SCPAD (1L<<12)
#define BCE_MISC_PERR_ENA1_TPBUF_MISC_MB (1L<<13)
#define BCE_MISC_PERR_ENA1_TSCH_MISC_LR (1L<<14)
#define BCE_MISC_PERR_ENA1_TXP_MISC_CTXC (1L<<15)
#define BCE_MISC_PERR_ENA1_TXP_MISC_REGF (1L<<16)
#define BCE_MISC_PERR_ENA1_TXP_MISC_SCPAD (1L<<17)
#define BCE_MISC_PERR_ENA1_UMP_MISC_FIORX (1L<<18)
#define BCE_MISC_PERR_ENA1_UMP_MISC_FIOTX (1L<<19)
#define BCE_MISC_PERR_ENA1_UMP_MISC_RX (1L<<20)
#define BCE_MISC_PERR_ENA1_UMP_MISC_TX (1L<<21)
#define BCE_MISC_PERR_ENA1_RDMAQ_MISC (1L<<22)
#define BCE_MISC_PERR_ENA1_CSQ_MISC (1L<<23)
#define BCE_MISC_PERR_ENA1_CPQ_MISC (1L<<24)
#define BCE_MISC_PERR_ENA1_MCPQ_MISC (1L<<25)
#define BCE_MISC_PERR_ENA1_RV2PMQ_MISC (1L<<26)
#define BCE_MISC_PERR_ENA1_RV2PPQ_MISC (1L<<27)
#define BCE_MISC_PERR_ENA1_RV2PTQ_MISC (1L<<28)
#define BCE_MISC_PERR_ENA1_RXPQ_MISC (1L<<29)
#define BCE_MISC_PERR_ENA1_RXPCQ_MISC (1L<<30)
#define BCE_MISC_PERR_ENA1_RLUPQ_MISC (1L<<31)
#define BCE_MISC_PERR_ENA2 0x000008ac
#define BCE_MISC_PERR_ENA2_COMQ_MISC (1L<<0)
#define BCE_MISC_PERR_ENA2_COMXQ_MISC (1L<<1)
#define BCE_MISC_PERR_ENA2_COMTQ_MISC (1L<<2)
#define BCE_MISC_PERR_ENA2_TSCHQ_MISC (1L<<3)
#define BCE_MISC_PERR_ENA2_TBDRQ_MISC (1L<<4)
#define BCE_MISC_PERR_ENA2_TXPQ_MISC (1L<<5)
#define BCE_MISC_PERR_ENA2_TDMAQ_MISC (1L<<6)
#define BCE_MISC_PERR_ENA2_TPATQ_MISC (1L<<7)
#define BCE_MISC_PERR_ENA2_TASQ_MISC (1L<<8)
#define BCE_MISC_DEBUG_VECTOR_SEL 0x000008b0
#define BCE_MISC_DEBUG_VECTOR_SEL_0 (0xfffL<<0)
#define BCE_MISC_DEBUG_VECTOR_SEL_1 (0xfffL<<12)
#define BCE_MISC_VREG_CONTROL 0x000008b4
#define BCE_MISC_VREG_CONTROL_1_2 (0xfL<<0)
#define BCE_MISC_VREG_CONTROL_2_5 (0xfL<<4)
#define BCE_MISC_FINAL_CLK_CTL_VAL 0x000008b8
#define BCE_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL (0x3ffffffL<<6)
#define BCE_MISC_UNUSED0 0x000008bc
/*
* nvm_reg definition
* offset: 0x6400
*/
#define BCE_NVM_COMMAND 0x00006400
#define BCE_NVM_COMMAND_RST (1L<<0)
#define BCE_NVM_COMMAND_DONE (1L<<3)
#define BCE_NVM_COMMAND_DOIT (1L<<4)
#define BCE_NVM_COMMAND_WR (1L<<5)
#define BCE_NVM_COMMAND_ERASE (1L<<6)
#define BCE_NVM_COMMAND_FIRST (1L<<7)
#define BCE_NVM_COMMAND_LAST (1L<<8)
#define BCE_NVM_COMMAND_WREN (1L<<16)
#define BCE_NVM_COMMAND_WRDI (1L<<17)
#define BCE_NVM_COMMAND_EWSR (1L<<18)
#define BCE_NVM_COMMAND_WRSR (1L<<19)
#define BCE_NVM_STATUS 0x00006404
#define BCE_NVM_STATUS_PI_FSM_STATE (0xfL<<0)
#define BCE_NVM_STATUS_EE_FSM_STATE (0xfL<<4)
#define BCE_NVM_STATUS_EQ_FSM_STATE (0xfL<<8)
#define BCE_NVM_WRITE 0x00006408
#define BCE_NVM_WRITE_NVM_WRITE_VALUE (0xffffffffL<<0)
#define BCE_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG (0L<<0)
#define BCE_NVM_WRITE_NVM_WRITE_VALUE_EECLK (1L<<0)
#define BCE_NVM_WRITE_NVM_WRITE_VALUE_EEDATA (2L<<0)
#define BCE_NVM_WRITE_NVM_WRITE_VALUE_SCLK (4L<<0)
#define BCE_NVM_WRITE_NVM_WRITE_VALUE_CS_B (8L<<0)
#define BCE_NVM_WRITE_NVM_WRITE_VALUE_SO (16L<<0)
#define BCE_NVM_WRITE_NVM_WRITE_VALUE_SI (32L<<0)
#define BCE_NVM_ADDR 0x0000640c
#define BCE_NVM_ADDR_NVM_ADDR_VALUE (0xffffffL<<0)
#define BCE_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG (0L<<0)
#define BCE_NVM_ADDR_NVM_ADDR_VALUE_EECLK (1L<<0)
#define BCE_NVM_ADDR_NVM_ADDR_VALUE_EEDATA (2L<<0)
#define BCE_NVM_ADDR_NVM_ADDR_VALUE_SCLK (4L<<0)
#define BCE_NVM_ADDR_NVM_ADDR_VALUE_CS_B (8L<<0)
#define BCE_NVM_ADDR_NVM_ADDR_VALUE_SO (16L<<0)
#define BCE_NVM_ADDR_NVM_ADDR_VALUE_SI (32L<<0)
#define BCE_NVM_READ 0x00006410
#define BCE_NVM_READ_NVM_READ_VALUE (0xffffffffL<<0)
#define BCE_NVM_READ_NVM_READ_VALUE_BIT_BANG (0L<<0)
#define BCE_NVM_READ_NVM_READ_VALUE_EECLK (1L<<0)
#define BCE_NVM_READ_NVM_READ_VALUE_EEDATA (2L<<0)
#define BCE_NVM_READ_NVM_READ_VALUE_SCLK (4L<<0)
#define BCE_NVM_READ_NVM_READ_VALUE_CS_B (8L<<0)
#define BCE_NVM_READ_NVM_READ_VALUE_SO (16L<<0)
#define BCE_NVM_READ_NVM_READ_VALUE_SI (32L<<0)
#define BCE_NVM_CFG1 0x00006414
#define BCE_NVM_CFG1_FLASH_MODE (1L<<0)
#define BCE_NVM_CFG1_BUFFER_MODE (1L<<1)
#define BCE_NVM_CFG1_PASS_MODE (1L<<2)
#define BCE_NVM_CFG1_BITBANG_MODE (1L<<3)
#define BCE_NVM_CFG1_STATUS_BIT (0x7L<<4)
#define BCE_NVM_CFG1_STATUS_BIT_FLASH_RDY (0L<<4)
#define BCE_NVM_CFG1_STATUS_BIT_BUFFER_RDY (7L<<4)
#define BCE_NVM_CFG1_SPI_CLK_DIV (0xfL<<7)
#define BCE_NVM_CFG1_SEE_CLK_DIV (0x7ffL<<11)
#define BCE_NVM_CFG1_PROTECT_MODE (1L<<24)
#define BCE_NVM_CFG1_FLASH_SIZE (1L<<25)
#define BCE_NVM_CFG1_COMPAT_BYPASSS (1L<<31)
#define BCE_NVM_CFG2 0x00006418
#define BCE_NVM_CFG2_ERASE_CMD (0xffL<<0)
#define BCE_NVM_CFG2_DUMMY (0xffL<<8)
#define BCE_NVM_CFG2_STATUS_CMD (0xffL<<16)
#define BCE_NVM_CFG3 0x0000641c
#define BCE_NVM_CFG3_BUFFER_RD_CMD (0xffL<<0)
#define BCE_NVM_CFG3_WRITE_CMD (0xffL<<8)
#define BCE_NVM_CFG3_BUFFER_WRITE_CMD (0xffL<<16)
#define BCE_NVM_CFG3_READ_CMD (0xffL<<24)
#define BCE_NVM_SW_ARB 0x00006420
#define BCE_NVM_SW_ARB_ARB_REQ_SET0 (1L<<0)
#define BCE_NVM_SW_ARB_ARB_REQ_SET1 (1L<<1)
#define BCE_NVM_SW_ARB_ARB_REQ_SET2 (1L<<2)
#define BCE_NVM_SW_ARB_ARB_REQ_SET3 (1L<<3)
#define BCE_NVM_SW_ARB_ARB_REQ_CLR0 (1L<<4)
#define BCE_NVM_SW_ARB_ARB_REQ_CLR1 (1L<<5)
#define BCE_NVM_SW_ARB_ARB_REQ_CLR2 (1L<<6)
#define BCE_NVM_SW_ARB_ARB_REQ_CLR3 (1L<<7)
#define BCE_NVM_SW_ARB_ARB_ARB0 (1L<<8)
#define BCE_NVM_SW_ARB_ARB_ARB1 (1L<<9)
#define BCE_NVM_SW_ARB_ARB_ARB2 (1L<<10)
#define BCE_NVM_SW_ARB_ARB_ARB3 (1L<<11)
#define BCE_NVM_SW_ARB_REQ0 (1L<<12)
#define BCE_NVM_SW_ARB_REQ1 (1L<<13)
#define BCE_NVM_SW_ARB_REQ2 (1L<<14)
#define BCE_NVM_SW_ARB_REQ3 (1L<<15)
#define BCE_NVM_ACCESS_ENABLE 0x00006424
#define BCE_NVM_ACCESS_ENABLE_EN (1L<<0)
#define BCE_NVM_ACCESS_ENABLE_WR_EN (1L<<1)
#define BCE_NVM_WRITE1 0x00006428
#define BCE_NVM_WRITE1_WREN_CMD (0xffL<<0)
#define BCE_NVM_WRITE1_WRDI_CMD (0xffL<<8)
#define BCE_NVM_WRITE1_SR_DATA (0xffL<<16)
/*
* dma_reg definition
* offset: 0xc00
*/
#define BCE_DMA_COMMAND 0x00000c00
#define BCE_DMA_COMMAND_ENABLE (1L<<0)
#define BCE_DMA_STATUS 0x00000c04
#define BCE_DMA_STATUS_PAR_ERROR_STATE (1L<<0)
#define BCE_DMA_STATUS_READ_TRANSFERS_STAT (1L<<16)
#define BCE_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT (1L<<17)
#define BCE_DMA_STATUS_BIG_READ_TRANSFERS_STAT (1L<<18)
#define BCE_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT (1L<<19)
#define BCE_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT (1L<<20)
#define BCE_DMA_STATUS_WRITE_TRANSFERS_STAT (1L<<21)
#define BCE_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT (1L<<22)
#define BCE_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT (1L<<23)
#define BCE_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT (1L<<24)
#define BCE_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT (1L<<25)
#define BCE_DMA_CONFIG 0x00000c08
#define BCE_DMA_CONFIG_DATA_BYTE_SWAP (1L<<0)
#define BCE_DMA_CONFIG_DATA_WORD_SWAP (1L<<1)
#define BCE_DMA_CONFIG_CNTL_BYTE_SWAP (1L<<4)
#define BCE_DMA_CONFIG_CNTL_WORD_SWAP (1L<<5)
#define BCE_DMA_CONFIG_ONE_DMA (1L<<6)
#define BCE_DMA_CONFIG_CNTL_TWO_DMA (1L<<7)
#define BCE_DMA_CONFIG_CNTL_FPGA_MODE (1L<<8)
#define BCE_DMA_CONFIG_CNTL_PING_PONG_DMA (1L<<10)
#define BCE_DMA_CONFIG_CNTL_PCI_COMP_DLY (1L<<11)
#define BCE_DMA_CONFIG_NO_RCHANS_IN_USE (0xfL<<12)
#define BCE_DMA_CONFIG_NO_WCHANS_IN_USE (0xfL<<16)
#define BCE_DMA_CONFIG_PCI_CLK_CMP_BITS (0x7L<<20)
#define BCE_DMA_CONFIG_PCI_FAST_CLK_CMP (1L<<23)
#define BCE_DMA_CONFIG_BIG_SIZE (0xfL<<24)
#define BCE_DMA_CONFIG_BIG_SIZE_NONE (0x0L<<24)
#define BCE_DMA_CONFIG_BIG_SIZE_64 (0x1L<<24)
#define BCE_DMA_CONFIG_BIG_SIZE_128 (0x2L<<24)
#define BCE_DMA_CONFIG_BIG_SIZE_256 (0x4L<<24)
#define BCE_DMA_CONFIG_BIG_SIZE_512 (0x8L<<24)
#define BCE_DMA_BLACKOUT 0x00000c0c
#define BCE_DMA_BLACKOUT_RD_RETRY_BLACKOUT (0xffL<<0)
#define BCE_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT (0xffL<<8)
#define BCE_DMA_BLACKOUT_WR_RETRY_BLACKOUT (0xffL<<16)
#define BCE_DMA_RCHAN_STAT 0x00000c30
#define BCE_DMA_RCHAN_STAT_COMP_CODE_0 (0x7L<<0)
#define BCE_DMA_RCHAN_STAT_PAR_ERR_0 (1L<<3)
#define BCE_DMA_RCHAN_STAT_COMP_CODE_1 (0x7L<<4)
#define BCE_DMA_RCHAN_STAT_PAR_ERR_1 (1L<<7)
#define BCE_DMA_RCHAN_STAT_COMP_CODE_2 (0x7L<<8)
#define BCE_DMA_RCHAN_STAT_PAR_ERR_2 (1L<<11)
#define BCE_DMA_RCHAN_STAT_COMP_CODE_3 (0x7L<<12)
#define BCE_DMA_RCHAN_STAT_PAR_ERR_3 (1L<<15)
#define BCE_DMA_RCHAN_STAT_COMP_CODE_4 (0x7L<<16)
#define BCE_DMA_RCHAN_STAT_PAR_ERR_4 (1L<<19)
#define BCE_DMA_RCHAN_STAT_COMP_CODE_5 (0x7L<<20)
#define BCE_DMA_RCHAN_STAT_PAR_ERR_5 (1L<<23)
#define BCE_DMA_RCHAN_STAT_COMP_CODE_6 (0x7L<<24)
#define BCE_DMA_RCHAN_STAT_PAR_ERR_6 (1L<<27)
#define BCE_DMA_RCHAN_STAT_COMP_CODE_7 (0x7L<<28)
#define BCE_DMA_RCHAN_STAT_PAR_ERR_7 (1L<<31)
#define BCE_DMA_WCHAN_STAT 0x00000c34
#define BCE_DMA_WCHAN_STAT_COMP_CODE_0 (0x7L<<0)
#define BCE_DMA_WCHAN_STAT_PAR_ERR_0 (1L<<3)
#define BCE_DMA_WCHAN_STAT_COMP_CODE_1 (0x7L<<4)
#define BCE_DMA_WCHAN_STAT_PAR_ERR_1 (1L<<7)
#define BCE_DMA_WCHAN_STAT_COMP_CODE_2 (0x7L<<8)
#define BCE_DMA_WCHAN_STAT_PAR_ERR_2 (1L<<11)
#define BCE_DMA_WCHAN_STAT_COMP_CODE_3 (0x7L<<12)
#define BCE_DMA_WCHAN_STAT_PAR_ERR_3 (1L<<15)
#define BCE_DMA_WCHAN_STAT_COMP_CODE_4 (0x7L<<16)
#define BCE_DMA_WCHAN_STAT_PAR_ERR_4 (1L<<19)
#define BCE_DMA_WCHAN_STAT_COMP_CODE_5 (0x7L<<20)
#define BCE_DMA_WCHAN_STAT_PAR_ERR_5 (1L<<23)
#define BCE_DMA_WCHAN_STAT_COMP_CODE_6 (0x7L<<24)
#define BCE_DMA_WCHAN_STAT_PAR_ERR_6 (1L<<27)
#define BCE_DMA_WCHAN_STAT_COMP_CODE_7 (0x7L<<28)
#define BCE_DMA_WCHAN_STAT_PAR_ERR_7 (1L<<31)
#define BCE_DMA_RCHAN_ASSIGNMENT 0x00000c38
#define BCE_DMA_RCHAN_ASSIGNMENT_0 (0xfL<<0)
#define BCE_DMA_RCHAN_ASSIGNMENT_1 (0xfL<<4)
#define BCE_DMA_RCHAN_ASSIGNMENT_2 (0xfL<<8)
#define BCE_DMA_RCHAN_ASSIGNMENT_3 (0xfL<<12)
#define BCE_DMA_RCHAN_ASSIGNMENT_4 (0xfL<<16)
#define BCE_DMA_RCHAN_ASSIGNMENT_5 (0xfL<<20)
#define BCE_DMA_RCHAN_ASSIGNMENT_6 (0xfL<<24)
#define BCE_DMA_RCHAN_ASSIGNMENT_7 (0xfL<<28)
#define BCE_DMA_WCHAN_ASSIGNMENT 0x00000c3c
#define BCE_DMA_WCHAN_ASSIGNMENT_0 (0xfL<<0)
#define BCE_DMA_WCHAN_ASSIGNMENT_1 (0xfL<<4)
#define BCE_DMA_WCHAN_ASSIGNMENT_2 (0xfL<<8)
#define BCE_DMA_WCHAN_ASSIGNMENT_3 (0xfL<<12)
#define BCE_DMA_WCHAN_ASSIGNMENT_4 (0xfL<<16)
#define BCE_DMA_WCHAN_ASSIGNMENT_5 (0xfL<<20)
#define BCE_DMA_WCHAN_ASSIGNMENT_6 (0xfL<<24)
#define BCE_DMA_WCHAN_ASSIGNMENT_7 (0xfL<<28)
#define BCE_DMA_RCHAN_STAT_00 0x00000c40
#define BCE_DMA_RCHAN_STAT_00_RCHAN_STA_HOST_ADDR_LOW (0xffffffffL<<0)
#define BCE_DMA_RCHAN_STAT_01 0x00000c44
#define BCE_DMA_RCHAN_STAT_01_RCHAN_STA_HOST_ADDR_HIGH (0xffffffffL<<0)
#define BCE_DMA_RCHAN_STAT_02 0x00000c48
#define BCE_DMA_RCHAN_STAT_02_LENGTH (0xffffL<<0)
#define BCE_DMA_RCHAN_STAT_02_WORD_SWAP (1L<<16)
#define BCE_DMA_RCHAN_STAT_02_BYTE_SWAP (1L<<17)
#define BCE_DMA_RCHAN_STAT_02_PRIORITY_LVL (1L<<18)
#define BCE_DMA_RCHAN_STAT_10 0x00000c4c
#define BCE_DMA_RCHAN_STAT_11 0x00000c50
#define BCE_DMA_RCHAN_STAT_12 0x00000c54
#define BCE_DMA_RCHAN_STAT_20 0x00000c58
#define BCE_DMA_RCHAN_STAT_21 0x00000c5c
#define BCE_DMA_RCHAN_STAT_22 0x00000c60
#define BCE_DMA_RCHAN_STAT_30 0x00000c64
#define BCE_DMA_RCHAN_STAT_31 0x00000c68
#define BCE_DMA_RCHAN_STAT_32 0x00000c6c
#define BCE_DMA_RCHAN_STAT_40 0x00000c70
#define BCE_DMA_RCHAN_STAT_41 0x00000c74
#define BCE_DMA_RCHAN_STAT_42 0x00000c78
#define BCE_DMA_RCHAN_STAT_50 0x00000c7c
#define BCE_DMA_RCHAN_STAT_51 0x00000c80
#define BCE_DMA_RCHAN_STAT_52 0x00000c84
#define BCE_DMA_RCHAN_STAT_60 0x00000c88
#define BCE_DMA_RCHAN_STAT_61 0x00000c8c
#define BCE_DMA_RCHAN_STAT_62 0x00000c90
#define BCE_DMA_RCHAN_STAT_70 0x00000c94
#define BCE_DMA_RCHAN_STAT_71 0x00000c98
#define BCE_DMA_RCHAN_STAT_72 0x00000c9c
#define BCE_DMA_WCHAN_STAT_00 0x00000ca0
#define BCE_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW (0xffffffffL<<0)
#define BCE_DMA_WCHAN_STAT_01 0x00000ca4
#define BCE_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH (0xffffffffL<<0)
#define BCE_DMA_WCHAN_STAT_02 0x00000ca8
#define BCE_DMA_WCHAN_STAT_02_LENGTH (0xffffL<<0)
#define BCE_DMA_WCHAN_STAT_02_WORD_SWAP (1L<<16)
#define BCE_DMA_WCHAN_STAT_02_BYTE_SWAP (1L<<17)
#define BCE_DMA_WCHAN_STAT_02_PRIORITY_LVL (1L<<18)
#define BCE_DMA_WCHAN_STAT_10 0x00000cac
#define BCE_DMA_WCHAN_STAT_11 0x00000cb0
#define BCE_DMA_WCHAN_STAT_12 0x00000cb4
#define BCE_DMA_WCHAN_STAT_20 0x00000cb8
#define BCE_DMA_WCHAN_STAT_21 0x00000cbc
#define BCE_DMA_WCHAN_STAT_22 0x00000cc0
#define BCE_DMA_WCHAN_STAT_30 0x00000cc4
#define BCE_DMA_WCHAN_STAT_31 0x00000cc8
#define BCE_DMA_WCHAN_STAT_32 0x00000ccc
#define BCE_DMA_WCHAN_STAT_40 0x00000cd0
#define BCE_DMA_WCHAN_STAT_41 0x00000cd4
#define BCE_DMA_WCHAN_STAT_42 0x00000cd8
#define BCE_DMA_WCHAN_STAT_50 0x00000cdc
#define BCE_DMA_WCHAN_STAT_51 0x00000ce0
#define BCE_DMA_WCHAN_STAT_52 0x00000ce4
#define BCE_DMA_WCHAN_STAT_60 0x00000ce8
#define BCE_DMA_WCHAN_STAT_61 0x00000cec
#define BCE_DMA_WCHAN_STAT_62 0x00000cf0
#define BCE_DMA_WCHAN_STAT_70 0x00000cf4
#define BCE_DMA_WCHAN_STAT_71 0x00000cf8
#define BCE_DMA_WCHAN_STAT_72 0x00000cfc
#define BCE_DMA_ARB_STAT_00 0x00000d00
#define BCE_DMA_ARB_STAT_00_MASTER (0xffffL<<0)
#define BCE_DMA_ARB_STAT_00_MASTER_ENC (0xffL<<16)
#define BCE_DMA_ARB_STAT_00_CUR_BINMSTR (0xffL<<24)
#define BCE_DMA_ARB_STAT_01 0x00000d04
#define BCE_DMA_ARB_STAT_01_LPR_RPTR (0xfL<<0)
#define BCE_DMA_ARB_STAT_01_LPR_WPTR (0xfL<<4)
#define BCE_DMA_ARB_STAT_01_LPB_RPTR (0xfL<<8)
#define BCE_DMA_ARB_STAT_01_LPB_WPTR (0xfL<<12)
#define BCE_DMA_ARB_STAT_01_HPR_RPTR (0xfL<<16)
#define BCE_DMA_ARB_STAT_01_HPR_WPTR (0xfL<<20)
#define BCE_DMA_ARB_STAT_01_HPB_RPTR (0xfL<<24)
#define BCE_DMA_ARB_STAT_01_HPB_WPTR (0xfL<<28)
#define BCE_DMA_FUSE_CTRL0_CMD 0x00000f00
#define BCE_DMA_FUSE_CTRL0_CMD_PWRUP_DONE (1L<<0)
#define BCE_DMA_FUSE_CTRL0_CMD_SHIFT_DONE (1L<<1)
#define BCE_DMA_FUSE_CTRL0_CMD_SHIFT (1L<<2)
#define BCE_DMA_FUSE_CTRL0_CMD_LOAD (1L<<3)
#define BCE_DMA_FUSE_CTRL0_CMD_SEL (0xfL<<8)
#define BCE_DMA_FUSE_CTRL0_DATA 0x00000f04
#define BCE_DMA_FUSE_CTRL1_CMD 0x00000f08
#define BCE_DMA_FUSE_CTRL1_CMD_PWRUP_DONE (1L<<0)
#define BCE_DMA_FUSE_CTRL1_CMD_SHIFT_DONE (1L<<1)
#define BCE_DMA_FUSE_CTRL1_CMD_SHIFT (1L<<2)
#define BCE_DMA_FUSE_CTRL1_CMD_LOAD (1L<<3)
#define BCE_DMA_FUSE_CTRL1_CMD_SEL (0xfL<<8)
#define BCE_DMA_FUSE_CTRL1_DATA 0x00000f0c
#define BCE_DMA_FUSE_CTRL2_CMD 0x00000f10
#define BCE_DMA_FUSE_CTRL2_CMD_PWRUP_DONE (1L<<0)
#define BCE_DMA_FUSE_CTRL2_CMD_SHIFT_DONE (1L<<1)
#define BCE_DMA_FUSE_CTRL2_CMD_SHIFT (1L<<2)
#define BCE_DMA_FUSE_CTRL2_CMD_LOAD (1L<<3)
#define BCE_DMA_FUSE_CTRL2_CMD_SEL (0xfL<<8)
#define BCE_DMA_FUSE_CTRL2_DATA 0x00000f14
/*
* context_reg definition
* offset: 0x1000
*/
#define BCE_CTX_COMMAND 0x00001000
#define BCE_CTX_COMMAND_ENABLED (1L<<0)
#define BCE_CTX_STATUS 0x00001004
#define BCE_CTX_STATUS_LOCK_WAIT (1L<<0)
#define BCE_CTX_STATUS_READ_STAT (1L<<16)
#define BCE_CTX_STATUS_WRITE_STAT (1L<<17)
#define BCE_CTX_STATUS_ACC_STALL_STAT (1L<<18)
#define BCE_CTX_STATUS_LOCK_STALL_STAT (1L<<19)
#define BCE_CTX_VIRT_ADDR 0x00001008
#define BCE_CTX_VIRT_ADDR_VIRT_ADDR (0x7fffL<<6)
#define BCE_CTX_PAGE_TBL 0x0000100c
#define BCE_CTX_PAGE_TBL_PAGE_TBL (0x3fffL<<6)
#define BCE_CTX_DATA_ADR 0x00001010
#define BCE_CTX_DATA_ADR_DATA_ADR (0x7ffffL<<2)
#define BCE_CTX_DATA 0x00001014
#define BCE_CTX_LOCK 0x00001018
#define BCE_CTX_LOCK_TYPE (0x7L<<0)
#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_VOID (0x0L<<0)
#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE (0x7L<<0)
#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL (0x1L<<0)
#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_TX (0x2L<<0)
#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_TIMER (0x4L<<0)
#define BCE_CTX_LOCK_CID_VALUE (0x3fffL<<7)
#define BCE_CTX_LOCK_GRANTED (1L<<26)
#define BCE_CTX_LOCK_MODE (0x7L<<27)
#define BCE_CTX_LOCK_MODE_UNLOCK (0x0L<<27)
#define BCE_CTX_LOCK_MODE_IMMEDIATE (0x1L<<27)
#define BCE_CTX_LOCK_MODE_SURE (0x2L<<27)
#define BCE_CTX_LOCK_STATUS (1L<<30)
#define BCE_CTX_LOCK_REQ (1L<<31)
#define BCE_CTX_ACCESS_STATUS 0x00001040
#define BCE_CTX_ACCESS_STATUS_MASTERENCODED (0xfL<<0)
#define BCE_CTX_ACCESS_STATUS_ACCESSMEMORYSM (0x3L<<10)
#define BCE_CTX_ACCESS_STATUS_PAGETABLEINITSM (0x3L<<12)
#define BCE_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM (0x3L<<14)
#define BCE_CTX_ACCESS_STATUS_QUALIFIED_REQUEST (0x7ffL<<17)
#define BCE_CTX_DBG_LOCK_STATUS 0x00001044
#define BCE_CTX_DBG_LOCK_STATUS_SM (0x3ffL<<0)
#define BCE_CTX_DBG_LOCK_STATUS_MATCH (0x3ffL<<22)
#define BCE_CTX_CHNL_LOCK_STATUS_0 0x00001080
#define BCE_CTX_CHNL_LOCK_STATUS_0_CID (0x3fffL<<0)
#define BCE_CTX_CHNL_LOCK_STATUS_0_TYPE (0x3L<<14)
#define BCE_CTX_CHNL_LOCK_STATUS_0_MODE (1L<<16)
#define BCE_CTX_CHNL_LOCK_STATUS_1 0x00001084
#define BCE_CTX_CHNL_LOCK_STATUS_2 0x00001088
#define BCE_CTX_CHNL_LOCK_STATUS_3 0x0000108c
#define BCE_CTX_CHNL_LOCK_STATUS_4 0x00001090
#define BCE_CTX_CHNL_LOCK_STATUS_5 0x00001094
#define BCE_CTX_CHNL_LOCK_STATUS_6 0x00001098
#define BCE_CTX_CHNL_LOCK_STATUS_7 0x0000109c
#define BCE_CTX_CHNL_LOCK_STATUS_8 0x000010a0
/*
* emac_reg definition
* offset: 0x1400
*/
#define BCE_EMAC_MODE 0x00001400
#define BCE_EMAC_MODE_RESET (1L<<0)
#define BCE_EMAC_MODE_HALF_DUPLEX (1L<<1)
#define BCE_EMAC_MODE_PORT (0x3L<<2)
#define BCE_EMAC_MODE_PORT_NONE (0L<<2)
#define BCE_EMAC_MODE_PORT_MII (1L<<2)
#define BCE_EMAC_MODE_PORT_GMII (2L<<2)
#define BCE_EMAC_MODE_PORT_MII_10 (3L<<2)
#define BCE_EMAC_MODE_MAC_LOOP (1L<<4)
#define BCE_EMAC_MODE_25G (1L<<5)
#define BCE_EMAC_MODE_TAGGED_MAC_CTL (1L<<7)
#define BCE_EMAC_MODE_TX_BURST (1L<<8)
#define BCE_EMAC_MODE_MAX_DEFER_DROP_ENA (1L<<9)
#define BCE_EMAC_MODE_EXT_LINK_POL (1L<<10)
#define BCE_EMAC_MODE_FORCE_LINK (1L<<11)
#define BCE_EMAC_MODE_MPKT (1L<<18)
#define BCE_EMAC_MODE_MPKT_RCVD (1L<<19)
#define BCE_EMAC_MODE_ACPI_RCVD (1L<<20)
#define BCE_EMAC_STATUS 0x00001404
#define BCE_EMAC_STATUS_LINK (1L<<11)
#define BCE_EMAC_STATUS_LINK_CHANGE (1L<<12)
#define BCE_EMAC_STATUS_MI_COMPLETE (1L<<22)
#define BCE_EMAC_STATUS_MI_INT (1L<<23)
#define BCE_EMAC_STATUS_AP_ERROR (1L<<24)
#define BCE_EMAC_STATUS_PARITY_ERROR_STATE (1L<<31)
#define BCE_EMAC_ATTENTION_ENA 0x00001408
#define BCE_EMAC_ATTENTION_ENA_LINK (1L<<11)
#define BCE_EMAC_ATTENTION_ENA_MI_COMPLETE (1L<<22)
#define BCE_EMAC_ATTENTION_ENA_MI_INT (1L<<23)
#define BCE_EMAC_ATTENTION_ENA_AP_ERROR (1L<<24)
#define BCE_EMAC_LED 0x0000140c
#define BCE_EMAC_LED_OVERRIDE (1L<<0)
#define BCE_EMAC_LED_1000MB_OVERRIDE (1L<<1)
#define BCE_EMAC_LED_100MB_OVERRIDE (1L<<2)
#define BCE_EMAC_LED_10MB_OVERRIDE (1L<<3)
#define BCE_EMAC_LED_TRAFFIC_OVERRIDE (1L<<4)
#define BCE_EMAC_LED_BLNK_TRAFFIC (1L<<5)
#define BCE_EMAC_LED_TRAFFIC (1L<<6)
#define BCE_EMAC_LED_1000MB (1L<<7)
#define BCE_EMAC_LED_100MB (1L<<8)
#define BCE_EMAC_LED_10MB (1L<<9)
#define BCE_EMAC_LED_TRAFFIC_STAT (1L<<10)
#define BCE_EMAC_LED_BLNK_RATE (0xfffL<<19)
#define BCE_EMAC_LED_BLNK_RATE_ENA (1L<<31)
#define BCE_EMAC_MAC_MATCH0 0x00001410
#define BCE_EMAC_MAC_MATCH1 0x00001414
#define BCE_EMAC_MAC_MATCH2 0x00001418
#define BCE_EMAC_MAC_MATCH3 0x0000141c
#define BCE_EMAC_MAC_MATCH4 0x00001420
#define BCE_EMAC_MAC_MATCH5 0x00001424
#define BCE_EMAC_MAC_MATCH6 0x00001428
#define BCE_EMAC_MAC_MATCH7 0x0000142c
#define BCE_EMAC_MAC_MATCH8 0x00001430
#define BCE_EMAC_MAC_MATCH9 0x00001434
#define BCE_EMAC_MAC_MATCH10 0x00001438
#define BCE_EMAC_MAC_MATCH11 0x0000143c
#define BCE_EMAC_MAC_MATCH12 0x00001440
#define BCE_EMAC_MAC_MATCH13 0x00001444
#define BCE_EMAC_MAC_MATCH14 0x00001448
#define BCE_EMAC_MAC_MATCH15 0x0000144c
#define BCE_EMAC_MAC_MATCH16 0x00001450
#define BCE_EMAC_MAC_MATCH17 0x00001454
#define BCE_EMAC_MAC_MATCH18 0x00001458
#define BCE_EMAC_MAC_MATCH19 0x0000145c
#define BCE_EMAC_MAC_MATCH20 0x00001460
#define BCE_EMAC_MAC_MATCH21 0x00001464
#define BCE_EMAC_MAC_MATCH22 0x00001468
#define BCE_EMAC_MAC_MATCH23 0x0000146c
#define BCE_EMAC_MAC_MATCH24 0x00001470
#define BCE_EMAC_MAC_MATCH25 0x00001474
#define BCE_EMAC_MAC_MATCH26 0x00001478
#define BCE_EMAC_MAC_MATCH27 0x0000147c
#define BCE_EMAC_MAC_MATCH28 0x00001480
#define BCE_EMAC_MAC_MATCH29 0x00001484
#define BCE_EMAC_MAC_MATCH30 0x00001488
#define BCE_EMAC_MAC_MATCH31 0x0000148c
#define BCE_EMAC_BACKOFF_SEED 0x00001498
#define BCE_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED (0x3ffL<<0)
#define BCE_EMAC_RX_MTU_SIZE 0x0000149c
#define BCE_EMAC_RX_MTU_SIZE_MTU_SIZE (0xffffL<<0)
#define BCE_EMAC_RX_MTU_SIZE_JUMBO_ENA (1L<<31)
#define BCE_EMAC_SERDES_CNTL 0x000014a4
#define BCE_EMAC_SERDES_CNTL_RXR (0x7L<<0)
#define BCE_EMAC_SERDES_CNTL_RXG (0x3L<<3)
#define BCE_EMAC_SERDES_CNTL_RXCKSEL (1L<<6)
#define BCE_EMAC_SERDES_CNTL_TXBIAS (0x7L<<7)
#define BCE_EMAC_SERDES_CNTL_BGMAX (1L<<10)
#define BCE_EMAC_SERDES_CNTL_BGMIN (1L<<11)
#define BCE_EMAC_SERDES_CNTL_TXMODE (1L<<12)
#define BCE_EMAC_SERDES_CNTL_TXEDGE (1L<<13)
#define BCE_EMAC_SERDES_CNTL_SERDES_MODE (1L<<14)
#define BCE_EMAC_SERDES_CNTL_PLLTEST (1L<<15)
#define BCE_EMAC_SERDES_CNTL_CDET_EN (1L<<16)
#define BCE_EMAC_SERDES_CNTL_TBI_LBK (1L<<17)
#define BCE_EMAC_SERDES_CNTL_REMOTE_LBK (1L<<18)
#define BCE_EMAC_SERDES_CNTL_REV_PHASE (1L<<19)
#define BCE_EMAC_SERDES_CNTL_REGCTL12 (0x3L<<20)
#define BCE_EMAC_SERDES_CNTL_REGCTL25 (0x3L<<22)
#define BCE_EMAC_SERDES_STATUS 0x000014a8
#define BCE_EMAC_SERDES_STATUS_RX_STAT (0xffL<<0)
#define BCE_EMAC_SERDES_STATUS_COMMA_DET (1L<<8)
#define BCE_EMAC_MDIO_COMM 0x000014ac
#define BCE_EMAC_MDIO_COMM_DATA (0xffffL<<0)
#define BCE_EMAC_MDIO_COMM_REG_ADDR (0x1fL<<16)
#define BCE_EMAC_MDIO_COMM_PHY_ADDR (0x1fL<<21)
#define BCE_EMAC_MDIO_COMM_COMMAND (0x3L<<26)
#define BCE_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0 (0L<<26)
#define BCE_EMAC_MDIO_COMM_COMMAND_WRITE (1L<<26)
#define BCE_EMAC_MDIO_COMM_COMMAND_READ (2L<<26)
#define BCE_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3 (3L<<26)
#define BCE_EMAC_MDIO_COMM_FAIL (1L<<28)
#define BCE_EMAC_MDIO_COMM_START_BUSY (1L<<29)
#define BCE_EMAC_MDIO_COMM_DISEXT (1L<<30)
#define BCE_EMAC_MDIO_STATUS 0x000014b0
#define BCE_EMAC_MDIO_STATUS_LINK (1L<<0)
#define BCE_EMAC_MDIO_STATUS_10MB (1L<<1)
#define BCE_EMAC_MDIO_MODE 0x000014b4
#define BCE_EMAC_MDIO_MODE_SHORT_PREAMBLE (1L<<1)
#define BCE_EMAC_MDIO_MODE_AUTO_POLL (1L<<4)
#define BCE_EMAC_MDIO_MODE_BIT_BANG (1L<<8)
#define BCE_EMAC_MDIO_MODE_MDIO (1L<<9)
#define BCE_EMAC_MDIO_MODE_MDIO_OE (1L<<10)
#define BCE_EMAC_MDIO_MODE_MDC (1L<<11)
#define BCE_EMAC_MDIO_MODE_MDINT (1L<<12)
#define BCE_EMAC_MDIO_MODE_CLOCK_CNT (0x1fL<<16)
#define BCE_EMAC_MDIO_AUTO_STATUS 0x000014b8
#define BCE_EMAC_MDIO_AUTO_STATUS_AUTO_ERR (1L<<0)
#define BCE_EMAC_TX_MODE 0x000014bc
#define BCE_EMAC_TX_MODE_RESET (1L<<0)
#define BCE_EMAC_TX_MODE_EXT_PAUSE_EN (1L<<3)
#define BCE_EMAC_TX_MODE_FLOW_EN (1L<<4)
#define BCE_EMAC_TX_MODE_BIG_BACKOFF (1L<<5)
#define BCE_EMAC_TX_MODE_LONG_PAUSE (1L<<6)
#define BCE_EMAC_TX_MODE_LINK_AWARE (1L<<7)
#define BCE_EMAC_TX_STATUS 0x000014c0
#define BCE_EMAC_TX_STATUS_XOFFED (1L<<0)
#define BCE_EMAC_TX_STATUS_XOFF_SENT (1L<<1)
#define BCE_EMAC_TX_STATUS_XON_SENT (1L<<2)
#define BCE_EMAC_TX_STATUS_LINK_UP (1L<<3)
#define BCE_EMAC_TX_STATUS_UNDERRUN (1L<<4)
#define BCE_EMAC_TX_LENGTHS 0x000014c4
#define BCE_EMAC_TX_LENGTHS_SLOT (0xffL<<0)
#define BCE_EMAC_TX_LENGTHS_IPG (0xfL<<8)
#define BCE_EMAC_TX_LENGTHS_IPG_CRS (0x3L<<12)
#define BCE_EMAC_RX_MODE 0x000014c8
#define BCE_EMAC_RX_MODE_RESET (1L<<0)
#define BCE_EMAC_RX_MODE_FLOW_EN (1L<<2)
#define BCE_EMAC_RX_MODE_KEEP_MAC_CONTROL (1L<<3)
#define BCE_EMAC_RX_MODE_KEEP_PAUSE (1L<<4)
#define BCE_EMAC_RX_MODE_ACCEPT_OVERSIZE (1L<<5)
#define BCE_EMAC_RX_MODE_ACCEPT_RUNTS (1L<<6)
#define BCE_EMAC_RX_MODE_LLC_CHK (1L<<7)
#define BCE_EMAC_RX_MODE_PROMISCUOUS (1L<<8)
#define BCE_EMAC_RX_MODE_NO_CRC_CHK (1L<<9)
#define BCE_EMAC_RX_MODE_KEEP_VLAN_TAG (1L<<10)
#define BCE_EMAC_RX_MODE_FILT_BROADCAST (1L<<11)
#define BCE_EMAC_RX_MODE_SORT_MODE (1L<<12)
#define BCE_EMAC_RX_STATUS 0x000014cc
#define BCE_EMAC_RX_STATUS_FFED (1L<<0)
#define BCE_EMAC_RX_STATUS_FF_RECEIVED (1L<<1)
#define BCE_EMAC_RX_STATUS_N_RECEIVED (1L<<2)
#define BCE_EMAC_MULTICAST_HASH0 0x000014d0
#define BCE_EMAC_MULTICAST_HASH1 0x000014d4
#define BCE_EMAC_MULTICAST_HASH2 0x000014d8
#define BCE_EMAC_MULTICAST_HASH3 0x000014dc
#define BCE_EMAC_MULTICAST_HASH4 0x000014e0
#define BCE_EMAC_MULTICAST_HASH5 0x000014e4
#define BCE_EMAC_MULTICAST_HASH6 0x000014e8
#define BCE_EMAC_MULTICAST_HASH7 0x000014ec
#define BCE_EMAC_RX_STAT_IFHCINOCTETS 0x00001500
#define BCE_EMAC_RX_STAT_IFHCINBADOCTETS 0x00001504
#define BCE_EMAC_RX_STAT_ETHERSTATSFRAGMENTS 0x00001508
#define BCE_EMAC_RX_STAT_IFHCINUCASTPKTS 0x0000150c
#define BCE_EMAC_RX_STAT_IFHCINMULTICASTPKTS 0x00001510
#define BCE_EMAC_RX_STAT_IFHCINBROADCASTPKTS 0x00001514
#define BCE_EMAC_RX_STAT_DOT3STATSFCSERRORS 0x00001518
#define BCE_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS 0x0000151c
#define BCE_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS 0x00001520
#define BCE_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED 0x00001524
#define BCE_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED 0x00001528
#define BCE_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED 0x0000152c
#define BCE_EMAC_RX_STAT_XOFFSTATEENTERED 0x00001530
#define BCE_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG 0x00001534
#define BCE_EMAC_RX_STAT_ETHERSTATSJABBERS 0x00001538
#define BCE_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS 0x0000153c
#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS 0x00001540
#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x00001544
#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS 0x00001548
#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS 0x0000154c
#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS 0x00001550
#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS 0x00001554
#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS 0x00001558
#define BCE_EMAC_RXMAC_DEBUG0 0x0000155c
#define BCE_EMAC_RXMAC_DEBUG1 0x00001560
#define BCE_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT (1L<<0)
#define BCE_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE (1L<<1)
#define BCE_EMAC_RXMAC_DEBUG1_BAD_CRC (1L<<2)
#define BCE_EMAC_RXMAC_DEBUG1_RX_ERROR (1L<<3)
#define BCE_EMAC_RXMAC_DEBUG1_ALIGN_ERROR (1L<<4)
#define BCE_EMAC_RXMAC_DEBUG1_LAST_DATA (1L<<5)
#define BCE_EMAC_RXMAC_DEBUG1_ODD_BYTE_START (1L<<6)
#define BCE_EMAC_RXMAC_DEBUG1_BYTE_COUNT (0xffffL<<7)
#define BCE_EMAC_RXMAC_DEBUG1_SLOT_TIME (0xffL<<23)
#define BCE_EMAC_RXMAC_DEBUG2 0x00001564
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE (0x7L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE (0x0L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SFD (0x1L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_DATA (0x2L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP (0x3L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_EXT (0x4L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_DROP (0x5L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP (0x6L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_FC (0x7L<<0)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE (0xfL<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE (0x0L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0 (0x1L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1 (0x2L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2 (0x3L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3 (0x4L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT (0x5L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT (0x6L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS (0x7L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST (0x8L<<3)
#define BCE_EMAC_RXMAC_DEBUG2_BYTE_IN (0xffL<<7)
#define BCE_EMAC_RXMAC_DEBUG2_FALSEC (1L<<15)
#define BCE_EMAC_RXMAC_DEBUG2_TAGGED (1L<<16)
#define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE (1L<<18)
#define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE (0L<<18)
#define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED (1L<<18)
#define BCE_EMAC_RXMAC_DEBUG2_SE_COUNTER (0xfL<<19)
#define BCE_EMAC_RXMAC_DEBUG2_QUANTA (0x1fL<<23)
#define BCE_EMAC_RXMAC_DEBUG3 0x00001568
#define BCE_EMAC_RXMAC_DEBUG3_PAUSE_CTR (0xffffL<<0)
#define BCE_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR (0xffffL<<16)
#define BCE_EMAC_RXMAC_DEBUG4 0x0000156c
#define BCE_EMAC_RXMAC_DEBUG4_TYPE_FIELD (0xffffL<<0)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE (0x3fL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE (0x0L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2 (0x1L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3 (0x2L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI (0x3L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2 (0x7L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3 (0x5L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1 (0x6L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2 (0x7L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3 (0x8L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2 (0x9L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3 (0xaL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1 (0xeL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2 (0xfL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK (0x10L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC (0x11L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2 (0x12L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3 (0x13L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1 (0x14L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2 (0x15L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3 (0x16L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE (0x17L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC (0x18L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE (0x19L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD (0x1aL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC (0x1bL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH (0x1cL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF (0x1dL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_XON (0x1eL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED (0x1fL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED (0x20L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE (0x21L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL (0x22L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1 (0x23L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2 (0x24L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3 (0x25L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE (0x26L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE (0x27L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL (0x28L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE (0x29L<<16)
#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP (0x2aL<<16)
#define BCE_EMAC_RXMAC_DEBUG4_DROP_PKT (1L<<22)
#define BCE_EMAC_RXMAC_DEBUG4_SLOT_FILLED (1L<<23)
#define BCE_EMAC_RXMAC_DEBUG4_FALSE_CARRIER (1L<<24)
#define BCE_EMAC_RXMAC_DEBUG4_LAST_DATA (1L<<25)
#define BCE_EMAC_RXMAC_DEBUG4_sfd_FOUND (1L<<26)
#define BCE_EMAC_RXMAC_DEBUG4_ADVANCE (1L<<27)
#define BCE_EMAC_RXMAC_DEBUG4_START (1L<<28)
#define BCE_EMAC_RXMAC_DEBUG5 0x00001570
#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM (0x7L<<0)
#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE (0L<<0)
#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF (1L<<0)
#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT (2L<<0)
#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC (3L<<0)
#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE (4L<<0)
#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL (5L<<0)
#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT (6L<<0)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1 (0x7L<<4)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW (0x0L<<4)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT (0x1L<<4)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF (0x2L<<4)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF (0x3L<<4)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF (0x4L<<4)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF (0x6L<<4)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF (0x7L<<4)
#define BCE_EMAC_RXMAC_DEBUG5_EOF_DETECTED (1L<<7)
#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF0 (0x7L<<8)
#define BCE_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL (1L<<11)
#define BCE_EMAC_RXMAC_DEBUG5_LOAD_CCODE (1L<<12)
#define BCE_EMAC_RXMAC_DEBUG5_LOAD_DATA (1L<<13)
#define BCE_EMAC_RXMAC_DEBUG5_LOAD_STAT (1L<<14)
#define BCE_EMAC_RXMAC_DEBUG5_CLR_STAT (1L<<15)
#define BCE_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE (0x3L<<16)
#define BCE_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT (1L<<19)
#define BCE_EMAC_RXMAC_DEBUG5_FMLEN (0xfffL<<20)
#define BCE_EMAC_RX_STAT_AC0 0x00001580
#define BCE_EMAC_RX_STAT_AC1 0x00001584
#define BCE_EMAC_RX_STAT_AC2 0x00001588
#define BCE_EMAC_RX_STAT_AC3 0x0000158c
#define BCE_EMAC_RX_STAT_AC4 0x00001590
#define BCE_EMAC_RX_STAT_AC5 0x00001594
#define BCE_EMAC_RX_STAT_AC6 0x00001598
#define BCE_EMAC_RX_STAT_AC7 0x0000159c
#define BCE_EMAC_RX_STAT_AC8 0x000015a0
#define BCE_EMAC_RX_STAT_AC9 0x000015a4
#define BCE_EMAC_RX_STAT_AC10 0x000015a8
#define BCE_EMAC_RX_STAT_AC11 0x000015ac
#define BCE_EMAC_RX_STAT_AC12 0x000015b0
#define BCE_EMAC_RX_STAT_AC13 0x000015b4
#define BCE_EMAC_RX_STAT_AC14 0x000015b8
#define BCE_EMAC_RX_STAT_AC15 0x000015bc
#define BCE_EMAC_RX_STAT_AC16 0x000015c0
#define BCE_EMAC_RX_STAT_AC17 0x000015c4
#define BCE_EMAC_RX_STAT_AC18 0x000015c8
#define BCE_EMAC_RX_STAT_AC19 0x000015cc
#define BCE_EMAC_RX_STAT_AC20 0x000015d0
#define BCE_EMAC_RX_STAT_AC21 0x000015d4
#define BCE_EMAC_RX_STAT_AC22 0x000015d8
#define BCE_EMAC_RXMAC_SUC_DBG_OVERRUNVEC 0x000015dc
#define BCE_EMAC_TX_STAT_IFHCOUTOCTETS 0x00001600
#define BCE_EMAC_TX_STAT_IFHCOUTBADOCTETS 0x00001604
#define BCE_EMAC_TX_STAT_ETHERSTATSCOLLISIONS 0x00001608
#define BCE_EMAC_TX_STAT_OUTXONSENT 0x0000160c
#define BCE_EMAC_TX_STAT_OUTXOFFSENT 0x00001610
#define BCE_EMAC_TX_STAT_FLOWCONTROLDONE 0x00001614
#define BCE_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES 0x00001618
#define BCE_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES 0x0000161c
#define BCE_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS 0x00001620
#define BCE_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS 0x00001624
#define BCE_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS 0x00001628
#define BCE_EMAC_TX_STAT_IFHCOUTUCASTPKTS 0x0000162c
#define BCE_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS 0x00001630
#define BCE_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS 0x00001634
#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS 0x00001638
#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x0000163c
#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS 0x00001640
#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS 0x00001644
#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS 0x00001648
#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS 0x0000164c
#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS 0x00001650
#define BCE_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS 0x00001654
#define BCE_EMAC_TXMAC_DEBUG0 0x00001658
#define BCE_EMAC_TXMAC_DEBUG1 0x0000165c
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE (0xfL<<0)
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE (0x0L<<0)
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_START0 (0x1L<<0)
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0 (0x4L<<0)
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1 (0x5L<<0)
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2 (0x6L<<0)
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3 (0x7L<<0)
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0 (0x8L<<0)
#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1 (0x9L<<0)
#define BCE_EMAC_TXMAC_DEBUG1_CRS_ENABLE (1L<<4)
#define BCE_EMAC_TXMAC_DEBUG1_BAD_CRC (1L<<5)
#define BCE_EMAC_TXMAC_DEBUG1_SE_COUNTER (0xfL<<6)
#define BCE_EMAC_TXMAC_DEBUG1_SEND_PAUSE (1L<<10)
#define BCE_EMAC_TXMAC_DEBUG1_LATE_COLLISION (1L<<11)
#define BCE_EMAC_TXMAC_DEBUG1_MAX_DEFER (1L<<12)
#define BCE_EMAC_TXMAC_DEBUG1_DEFERRED (1L<<13)
#define BCE_EMAC_TXMAC_DEBUG1_ONE_BYTE (1L<<14)
#define BCE_EMAC_TXMAC_DEBUG1_IPG_TIME (0xfL<<15)
#define BCE_EMAC_TXMAC_DEBUG1_SLOT_TIME (0xffL<<19)
#define BCE_EMAC_TXMAC_DEBUG2 0x00001660
#define BCE_EMAC_TXMAC_DEBUG2_BACK_OFF (0x3ffL<<0)
#define BCE_EMAC_TXMAC_DEBUG2_BYTE_COUNT (0xffffL<<10)
#define BCE_EMAC_TXMAC_DEBUG2_COL_COUNT (0x1fL<<26)
#define BCE_EMAC_TXMAC_DEBUG2_COL_BIT (1L<<31)
#define BCE_EMAC_TXMAC_DEBUG3 0x00001664
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE (0xfL<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE (0x0L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1 (0x1L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2 (0x2L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_SFD (0x3L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_DATA (0x4L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1 (0x5L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2 (0x6L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_EXT (0x7L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_STATB (0x8L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_STATG (0x9L<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_JAM (0xaL<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM (0xbL<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM (0xcL<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT (0xdL<<0)
#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF (0xeL<<0)
#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE (0x7L<<4)
#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE (0x0L<<4)
#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT (0x1L<<4)
#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI (0x2L<<4)
#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_MC (0x3L<<4)
#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2 (0x4L<<4)
#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3 (0x5L<<4)
#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC (0x6L<<4)
#define BCE_EMAC_TXMAC_DEBUG3_CRS_DONE (1L<<7)
#define BCE_EMAC_TXMAC_DEBUG3_XOFF (1L<<8)
#define BCE_EMAC_TXMAC_DEBUG3_SE_COUNTER (0xfL<<9)
#define BCE_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER (0x1fL<<13)
#define BCE_EMAC_TXMAC_DEBUG4 0x00001668
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER (0xffffL<<0)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE (0xfL<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE (0x0L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1 (0x2L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2 (0x3L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3 (0x6L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1 (0x7L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2 (0x5L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3 (0x4L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE (0xcL<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD (0xeL<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME (0xaL<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1 (0x8L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2 (0x9L<<16)
#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT (0xdL<<16)
#define BCE_EMAC_TXMAC_DEBUG4_STATS0_VALID (1L<<20)
#define BCE_EMAC_TXMAC_DEBUG4_APPEND_CRC (1L<<21)
#define BCE_EMAC_TXMAC_DEBUG4_SLOT_FILLED (1L<<22)
#define BCE_EMAC_TXMAC_DEBUG4_MAX_DEFER (1L<<23)
#define BCE_EMAC_TXMAC_DEBUG4_SEND_EXTEND (1L<<24)
#define BCE_EMAC_TXMAC_DEBUG4_SEND_PADDING (1L<<25)
#define BCE_EMAC_TXMAC_DEBUG4_EOF_LOC (1L<<26)
#define BCE_EMAC_TXMAC_DEBUG4_COLLIDING (1L<<27)
#define BCE_EMAC_TXMAC_DEBUG4_COL_IN (1L<<28)
#define BCE_EMAC_TXMAC_DEBUG4_BURSTING (1L<<29)
#define BCE_EMAC_TXMAC_DEBUG4_ADVANCE (1L<<30)
#define BCE_EMAC_TXMAC_DEBUG4_GO (1L<<31)
#define BCE_EMAC_TX_STAT_AC0 0x00001680
#define BCE_EMAC_TX_STAT_AC1 0x00001684
#define BCE_EMAC_TX_STAT_AC2 0x00001688
#define BCE_EMAC_TX_STAT_AC3 0x0000168c
#define BCE_EMAC_TX_STAT_AC4 0x00001690
#define BCE_EMAC_TX_STAT_AC5 0x00001694
#define BCE_EMAC_TX_STAT_AC6 0x00001698
#define BCE_EMAC_TX_STAT_AC7 0x0000169c
#define BCE_EMAC_TX_STAT_AC8 0x000016a0
#define BCE_EMAC_TX_STAT_AC9 0x000016a4
#define BCE_EMAC_TX_STAT_AC10 0x000016a8
#define BCE_EMAC_TX_STAT_AC11 0x000016ac
#define BCE_EMAC_TX_STAT_AC12 0x000016b0
#define BCE_EMAC_TX_STAT_AC13 0x000016b4
#define BCE_EMAC_TX_STAT_AC14 0x000016b8
#define BCE_EMAC_TX_STAT_AC15 0x000016bc
#define BCE_EMAC_TX_STAT_AC16 0x000016c0
#define BCE_EMAC_TX_STAT_AC17 0x000016c4
#define BCE_EMAC_TX_STAT_AC18 0x000016c8
#define BCE_EMAC_TX_STAT_AC19 0x000016cc
#define BCE_EMAC_TX_STAT_AC20 0x000016d0
#define BCE_EMAC_TX_STAT_AC21 0x000016d4
#define BCE_EMAC_TXMAC_SUC_DBG_OVERRUNVEC 0x000016d8
/*
* rpm_reg definition
* offset: 0x1800
*/
#define BCE_RPM_COMMAND 0x00001800
#define BCE_RPM_COMMAND_ENABLED (1L<<0)
#define BCE_RPM_COMMAND_OVERRUN_ABORT (1L<<4)
#define BCE_RPM_STATUS 0x00001804
#define BCE_RPM_STATUS_MBUF_WAIT (1L<<0)
#define BCE_RPM_STATUS_FREE_WAIT (1L<<1)
#define BCE_RPM_CONFIG 0x00001808
#define BCE_RPM_CONFIG_NO_PSD_HDR_CKSUM (1L<<0)
#define BCE_RPM_CONFIG_ACPI_ENA (1L<<1)
#define BCE_RPM_CONFIG_ACPI_KEEP (1L<<2)
#define BCE_RPM_CONFIG_MP_KEEP (1L<<3)
#define BCE_RPM_CONFIG_SORT_VECT_VAL (0xfL<<4)
#define BCE_RPM_CONFIG_IGNORE_VLAN (1L<<31)
#define BCE_RPM_VLAN_MATCH0 0x00001810
#define BCE_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE (0xfffL<<0)
#define BCE_RPM_VLAN_MATCH1 0x00001814
#define BCE_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE (0xfffL<<0)
#define BCE_RPM_VLAN_MATCH2 0x00001818
#define BCE_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE (0xfffL<<0)
#define BCE_RPM_VLAN_MATCH3 0x0000181c
#define BCE_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE (0xfffL<<0)
#define BCE_RPM_SORT_USER0 0x00001820
#define BCE_RPM_SORT_USER0_PM_EN (0xffffL<<0)
#define BCE_RPM_SORT_USER0_BC_EN (1L<<16)
#define BCE_RPM_SORT_USER0_MC_EN (1L<<17)
#define BCE_RPM_SORT_USER0_MC_HSH_EN (1L<<18)
#define BCE_RPM_SORT_USER0_PROM_EN (1L<<19)
#define BCE_RPM_SORT_USER0_VLAN_EN (0xfL<<20)
#define BCE_RPM_SORT_USER0_PROM_VLAN (1L<<24)
#define BCE_RPM_SORT_USER0_ENA (1L<<31)
#define BCE_RPM_SORT_USER1 0x00001824
#define BCE_RPM_SORT_USER1_PM_EN (0xffffL<<0)
#define BCE_RPM_SORT_USER1_BC_EN (1L<<16)
#define BCE_RPM_SORT_USER1_MC_EN (1L<<17)
#define BCE_RPM_SORT_USER1_MC_HSH_EN (1L<<18)
#define BCE_RPM_SORT_USER1_PROM_EN (1L<<19)
#define BCE_RPM_SORT_USER1_VLAN_EN (0xfL<<20)
#define BCE_RPM_SORT_USER1_PROM_VLAN (1L<<24)
#define BCE_RPM_SORT_USER1_ENA (1L<<31)
#define BCE_RPM_SORT_USER2 0x00001828
#define BCE_RPM_SORT_USER2_PM_EN (0xffffL<<0)
#define BCE_RPM_SORT_USER2_BC_EN (1L<<16)
#define BCE_RPM_SORT_USER2_MC_EN (1L<<17)
#define BCE_RPM_SORT_USER2_MC_HSH_EN (1L<<18)
#define BCE_RPM_SORT_USER2_PROM_EN (1L<<19)
#define BCE_RPM_SORT_USER2_VLAN_EN (0xfL<<20)
#define BCE_RPM_SORT_USER2_PROM_VLAN (1L<<24)
#define BCE_RPM_SORT_USER2_ENA (1L<<31)
#define BCE_RPM_SORT_USER3 0x0000182c
#define BCE_RPM_SORT_USER3_PM_EN (0xffffL<<0)
#define BCE_RPM_SORT_USER3_BC_EN (1L<<16)
#define BCE_RPM_SORT_USER3_MC_EN (1L<<17)
#define BCE_RPM_SORT_USER3_MC_HSH_EN (1L<<18)
#define BCE_RPM_SORT_USER3_PROM_EN (1L<<19)
#define BCE_RPM_SORT_USER3_VLAN_EN (0xfL<<20)
#define BCE_RPM_SORT_USER3_PROM_VLAN (1L<<24)
#define BCE_RPM_SORT_USER3_ENA (1L<<31)
#define BCE_RPM_STAT_L2_FILTER_DISCARDS 0x00001840
#define BCE_RPM_STAT_RULE_CHECKER_DISCARDS 0x00001844
#define BCE_RPM_STAT_IFINFTQDISCARDS 0x00001848
#define BCE_RPM_STAT_IFINMBUFDISCARD 0x0000184c
#define BCE_RPM_STAT_RULE_CHECKER_P4_HIT 0x00001850
#define BCE_RPM_STAT_AC0 0x00001880
#define BCE_RPM_STAT_AC1 0x00001884
#define BCE_RPM_STAT_AC2 0x00001888
#define BCE_RPM_STAT_AC3 0x0000188c
#define BCE_RPM_STAT_AC4 0x00001890
#define BCE_RPM_RC_CNTL_0 0x00001900
#define BCE_RPM_RC_CNTL_0_OFFSET (0xffL<<0)
#define BCE_RPM_RC_CNTL_0_CLASS (0x7L<<8)
#define BCE_RPM_RC_CNTL_0_PRIORITY (1L<<11)
#define BCE_RPM_RC_CNTL_0_P4 (1L<<12)
#define BCE_RPM_RC_CNTL_0_HDR_TYPE (0x7L<<13)
#define BCE_RPM_RC_CNTL_0_HDR_TYPE_START (0L<<13)
#define BCE_RPM_RC_CNTL_0_HDR_TYPE_IP (1L<<13)
#define BCE_RPM_RC_CNTL_0_HDR_TYPE_TCP (2L<<13)
#define BCE_RPM_RC_CNTL_0_HDR_TYPE_UDP (3L<<13)
#define BCE_RPM_RC_CNTL_0_HDR_TYPE_DATA (4L<<13)
#define BCE_RPM_RC_CNTL_0_COMP (0x3L<<16)
#define BCE_RPM_RC_CNTL_0_COMP_EQUAL (0L<<16)
#define BCE_RPM_RC_CNTL_0_COMP_NEQUAL (1L<<16)
#define BCE_RPM_RC_CNTL_0_COMP_GREATER (2L<<16)
#define BCE_RPM_RC_CNTL_0_COMP_LESS (3L<<16)
#define BCE_RPM_RC_CNTL_0_SBIT (1L<<19)
#define BCE_RPM_RC_CNTL_0_CMDSEL (0xfL<<20)
#define BCE_RPM_RC_CNTL_0_MAP (1L<<24)
#define BCE_RPM_RC_CNTL_0_DISCARD (1L<<25)
#define BCE_RPM_RC_CNTL_0_MASK (1L<<26)
#define BCE_RPM_RC_CNTL_0_P1 (1L<<27)
#define BCE_RPM_RC_CNTL_0_P2 (1L<<28)
#define BCE_RPM_RC_CNTL_0_P3 (1L<<29)
#define BCE_RPM_RC_CNTL_0_NBIT (1L<<30)
#define BCE_RPM_RC_VALUE_MASK_0 0x00001904
#define BCE_RPM_RC_VALUE_MASK_0_VALUE (0xffffL<<0)
#define BCE_RPM_RC_VALUE_MASK_0_MASK (0xffffL<<16)
#define BCE_RPM_RC_CNTL_1 0x00001908
#define BCE_RPM_RC_CNTL_1_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_1_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_1 0x0000190c
#define BCE_RPM_RC_CNTL_2 0x00001910
#define BCE_RPM_RC_CNTL_2_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_2_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_2 0x00001914
#define BCE_RPM_RC_CNTL_3 0x00001918
#define BCE_RPM_RC_CNTL_3_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_3_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_3 0x0000191c
#define BCE_RPM_RC_CNTL_4 0x00001920
#define BCE_RPM_RC_CNTL_4_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_4_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_4 0x00001924
#define BCE_RPM_RC_CNTL_5 0x00001928
#define BCE_RPM_RC_CNTL_5_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_5_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_5 0x0000192c
#define BCE_RPM_RC_CNTL_6 0x00001930
#define BCE_RPM_RC_CNTL_6_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_6_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_6 0x00001934
#define BCE_RPM_RC_CNTL_7 0x00001938
#define BCE_RPM_RC_CNTL_7_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_7_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_7 0x0000193c
#define BCE_RPM_RC_CNTL_8 0x00001940
#define BCE_RPM_RC_CNTL_8_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_8_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_8 0x00001944
#define BCE_RPM_RC_CNTL_9 0x00001948
#define BCE_RPM_RC_CNTL_9_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_9_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_9 0x0000194c
#define BCE_RPM_RC_CNTL_10 0x00001950
#define BCE_RPM_RC_CNTL_10_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_10_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_10 0x00001954
#define BCE_RPM_RC_CNTL_11 0x00001958
#define BCE_RPM_RC_CNTL_11_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_11_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_11 0x0000195c
#define BCE_RPM_RC_CNTL_12 0x00001960
#define BCE_RPM_RC_CNTL_12_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_12_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_12 0x00001964
#define BCE_RPM_RC_CNTL_13 0x00001968
#define BCE_RPM_RC_CNTL_13_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_13_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_13 0x0000196c
#define BCE_RPM_RC_CNTL_14 0x00001970
#define BCE_RPM_RC_CNTL_14_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_14_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_14 0x00001974
#define BCE_RPM_RC_CNTL_15 0x00001978
#define BCE_RPM_RC_CNTL_15_A (0x3ffffL<<0)
#define BCE_RPM_RC_CNTL_15_B (0xfffL<<19)
#define BCE_RPM_RC_VALUE_MASK_15 0x0000197c
#define BCE_RPM_RC_CONFIG 0x00001980
#define BCE_RPM_RC_CONFIG_RULE_ENABLE (0xffffL<<0)
#define BCE_RPM_RC_CONFIG_DEF_CLASS (0x7L<<24)
#define BCE_RPM_DEBUG0 0x00001984
#define BCE_RPM_DEBUG0_FM_BCNT (0xffffL<<0)
#define BCE_RPM_DEBUG0_T_DATA_OFST_VLD (1L<<16)
#define BCE_RPM_DEBUG0_T_UDP_OFST_VLD (1L<<17)
#define BCE_RPM_DEBUG0_T_TCP_OFST_VLD (1L<<18)
#define BCE_RPM_DEBUG0_T_IP_OFST_VLD (1L<<19)
#define BCE_RPM_DEBUG0_IP_MORE_FRGMT (1L<<20)
#define BCE_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR (1L<<21)
#define BCE_RPM_DEBUG0_LLC_SNAP (1L<<22)
#define BCE_RPM_DEBUG0_FM_STARTED (1L<<23)
#define BCE_RPM_DEBUG0_DONE (1L<<24)
#define BCE_RPM_DEBUG0_WAIT_4_DONE (1L<<25)
#define BCE_RPM_DEBUG0_USE_TPBUF_CKSUM (1L<<26)
#define BCE_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM (1L<<27)
#define BCE_RPM_DEBUG0_IGNORE_VLAN (1L<<28)
#define BCE_RPM_DEBUG0_RP_ENA_ACTIVE (1L<<31)
#define BCE_RPM_DEBUG1 0x00001988
#define BCE_RPM_DEBUG1_FSM_CUR_ST (0xffffL<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_IDLE (0L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL (1L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC (2L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP (4L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP (8L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_IP_START (16L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_IP (32L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_TCP (64L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_UDP (128L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_AH (256L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_ESP (512L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD (1024L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_DATA (2048L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY (0x2000L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT (0x4000L<<0)
#define BCE_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT (0x8000L<<0)
#define BCE_RPM_DEBUG1_HDR_BCNT (0x7ffL<<16)
#define BCE_RPM_DEBUG1_UNKNOWN_ETYPE_D (1L<<28)
#define BCE_RPM_DEBUG1_VLAN_REMOVED_D2 (1L<<29)
#define BCE_RPM_DEBUG1_VLAN_REMOVED_D1 (1L<<30)
#define BCE_RPM_DEBUG1_EOF_0XTRA_WD (1L<<31)
#define BCE_RPM_DEBUG2 0x0000198c
#define BCE_RPM_DEBUG2_CMD_HIT_VEC (0xffffL<<0)
#define BCE_RPM_DEBUG2_IP_BCNT (0xffL<<16)
#define BCE_RPM_DEBUG2_THIS_CMD_M4 (1L<<24)
#define BCE_RPM_DEBUG2_THIS_CMD_M3 (1L<<25)
#define BCE_RPM_DEBUG2_THIS_CMD_M2 (1L<<26)
#define BCE_RPM_DEBUG2_THIS_CMD_M1 (1L<<27)
#define BCE_RPM_DEBUG2_IPIPE_EMPTY (1L<<28)
#define BCE_RPM_DEBUG2_FM_DISCARD (1L<<29)
#define BCE_RPM_DEBUG2_LAST_RULE_IN_FM_D2 (1L<<30)
#define BCE_RPM_DEBUG2_LAST_RULE_IN_FM_D1 (1L<<31)
#define BCE_RPM_DEBUG3 0x00001990
#define BCE_RPM_DEBUG3_AVAIL_MBUF_PTR (0x1ffL<<0)
#define BCE_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT (1L<<9)
#define BCE_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT (1L<<10)
#define BCE_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT (1L<<11)
#define BCE_RPM_DEBUG3_RDE_RBUF_FREE_REQ (1L<<12)
#define BCE_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ (1L<<13)
#define BCE_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL (1L<<14)
#define BCE_RPM_DEBUG3_RBUF_RDE_SOF_DROP (1L<<15)
#define BCE_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT (0xfL<<16)
#define BCE_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL (1L<<21)
#define BCE_RPM_DEBUG3_DROP_NXT_VLD (1L<<22)
#define BCE_RPM_DEBUG3_DROP_NXT (1L<<23)
#define BCE_RPM_DEBUG3_FTQ_FSM (0x3L<<24)
#define BCE_RPM_DEBUG3_FTQ_FSM_IDLE (0x0L<<24)
#define BCE_RPM_DEBUG3_FTQ_FSM_WAIT_ACK (0x1L<<24)
#define BCE_RPM_DEBUG3_FTQ_FSM_WAIT_FREE (0x2L<<24)
#define BCE_RPM_DEBUG3_MBWRITE_FSM (0x3L<<26)
#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF (0x0L<<26)
#define BCE_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF (0x1L<<26)
#define BCE_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA (0x2L<<26)
#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA (0x3L<<26)
#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF (0x4L<<26)
#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK (0x5L<<26)
#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD (0x6L<<26)
#define BCE_RPM_DEBUG3_MBWRITE_FSM_DONE (0x7L<<26)
#define BCE_RPM_DEBUG3_MBFREE_FSM (1L<<29)
#define BCE_RPM_DEBUG3_MBFREE_FSM_IDLE (0L<<29)
#define BCE_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK (1L<<29)
#define BCE_RPM_DEBUG3_MBALLOC_FSM (1L<<30)
#define BCE_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF (0x0L<<30)
#define BCE_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF (0x1L<<30)
#define BCE_RPM_DEBUG3_CCODE_EOF_ERROR (1L<<31)
#define BCE_RPM_DEBUG4 0x00001994
#define BCE_RPM_DEBUG4_DFSM_MBUF_CLUSTER (0x1ffffffL<<0)
#define BCE_RPM_DEBUG4_DFIFO_CUR_CCODE (0x7L<<25)
#define BCE_RPM_DEBUG4_MBWRITE_FSM (0x7L<<28)
#define BCE_RPM_DEBUG4_DFIFO_EMPTY (1L<<31)
#define BCE_RPM_DEBUG5 0x00001998
#define BCE_RPM_DEBUG5_RDROP_WPTR (0x1fL<<0)
#define BCE_RPM_DEBUG5_RDROP_ACPI_RPTR (0x1fL<<5)
#define BCE_RPM_DEBUG5_RDROP_MC_RPTR (0x1fL<<10)
#define BCE_RPM_DEBUG5_RDROP_RC_RPTR (0x1fL<<15)
#define BCE_RPM_DEBUG5_RDROP_ACPI_EMPTY (1L<<20)
#define BCE_RPM_DEBUG5_RDROP_MC_EMPTY (1L<<21)
#define BCE_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR (1L<<22)
#define BCE_RPM_DEBUG5_HOLDREG_WOL_DROP_INT (1L<<23)
#define BCE_RPM_DEBUG5_HOLDREG_DISCARD (1L<<24)
#define BCE_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL (1L<<25)
#define BCE_RPM_DEBUG5_HOLDREG_MC_EMPTY (1L<<26)
#define BCE_RPM_DEBUG5_HOLDREG_RC_EMPTY (1L<<27)
#define BCE_RPM_DEBUG5_HOLDREG_FC_EMPTY (1L<<28)
#define BCE_RPM_DEBUG5_HOLDREG_ACPI_EMPTY (1L<<29)
#define BCE_RPM_DEBUG5_HOLDREG_FULL_T (1L<<30)
#define BCE_RPM_DEBUG5_HOLDREG_RD (1L<<31)
#define BCE_RPM_DEBUG6 0x0000199c
#define BCE_RPM_DEBUG6_ACPI_VEC (0xffffL<<0)
#define BCE_RPM_DEBUG6_VEC (0xffffL<<16)
#define BCE_RPM_DEBUG7 0x000019a0
#define BCE_RPM_DEBUG7_RPM_DBG7_LAST_CRC (0xffffffffL<<0)
#define BCE_RPM_DEBUG8 0x000019a4
#define BCE_RPM_DEBUG8_PS_ACPI_FSM (0xfL<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_IDLE (0L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR (1L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR (2L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR (3L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF (4L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA (5L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR (6L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR (7L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR (8L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR (9L<<0)
#define BCE_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF (10L<<0)
#define BCE_RPM_DEBUG8_COMPARE_AT_W0 (1L<<4)
#define BCE_RPM_DEBUG8_COMPARE_AT_W3_DATA (1L<<5)
#define BCE_RPM_DEBUG8_COMPARE_AT_SOF_WAIT (1L<<6)
#define BCE_RPM_DEBUG8_COMPARE_AT_SOF_W3 (1L<<7)
#define BCE_RPM_DEBUG8_COMPARE_AT_SOF_W2 (1L<<8)
#define BCE_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES (1L<<9)
#define BCE_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES (1L<<10)
#define BCE_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES (1L<<11)
#define BCE_RPM_DEBUG8_EOF_DET (1L<<12)
#define BCE_RPM_DEBUG8_SOF_DET (1L<<13)
#define BCE_RPM_DEBUG8_WAIT_4_SOF (1L<<14)
#define BCE_RPM_DEBUG8_ALL_DONE (1L<<15)
#define BCE_RPM_DEBUG8_THBUF_ADDR (0x7fL<<16)
#define BCE_RPM_DEBUG8_BYTE_CTR (0xffL<<24)
#define BCE_RPM_DEBUG9 0x000019a8
#define BCE_RPM_DEBUG9_OUTFIFO_COUNT (0x7L<<0)
#define BCE_RPM_DEBUG9_RDE_ACPI_RDY (1L<<3)
#define BCE_RPM_DEBUG9_VLD_RD_ENTRY_CT (0x7L<<4)
#define BCE_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED (1L<<28)
#define BCE_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED (1L<<29)
#define BCE_RPM_DEBUG9_ACPI_MATCH_INT (1L<<30)
#define BCE_RPM_DEBUG9_ACPI_ENABLE_SYN (1L<<31)
#define BCE_RPM_ACPI_DBG_BUF_W00 0x000019c0
#define BCE_RPM_ACPI_DBG_BUF_W01 0x000019c4
#define BCE_RPM_ACPI_DBG_BUF_W02 0x000019c8
#define BCE_RPM_ACPI_DBG_BUF_W03 0x000019cc
#define BCE_RPM_ACPI_DBG_BUF_W10 0x000019d0
#define BCE_RPM_ACPI_DBG_BUF_W11 0x000019d4
#define BCE_RPM_ACPI_DBG_BUF_W12 0x000019d8
#define BCE_RPM_ACPI_DBG_BUF_W13 0x000019dc
#define BCE_RPM_ACPI_DBG_BUF_W20 0x000019e0
#define BCE_RPM_ACPI_DBG_BUF_W21 0x000019e4
#define BCE_RPM_ACPI_DBG_BUF_W22 0x000019e8
#define BCE_RPM_ACPI_DBG_BUF_W23 0x000019ec
#define BCE_RPM_ACPI_DBG_BUF_W30 0x000019f0
#define BCE_RPM_ACPI_DBG_BUF_W31 0x000019f4
#define BCE_RPM_ACPI_DBG_BUF_W32 0x000019f8
#define BCE_RPM_ACPI_DBG_BUF_W33 0x000019fc
/*
* rbuf_reg definition
* offset: 0x200000
*/
#define BCE_RBUF_COMMAND 0x00200000
#define BCE_RBUF_COMMAND_ENABLED (1L<<0)
#define BCE_RBUF_COMMAND_FREE_INIT (1L<<1)
#define BCE_RBUF_COMMAND_RAM_INIT (1L<<2)
#define BCE_RBUF_COMMAND_OVER_FREE (1L<<4)
#define BCE_RBUF_COMMAND_ALLOC_REQ (1L<<5)
#define BCE_RBUF_STATUS1 0x00200004
#define BCE_RBUF_STATUS1_FREE_COUNT (0x3ffL<<0)
#define BCE_RBUF_STATUS2 0x00200008
#define BCE_RBUF_STATUS2_FREE_TAIL (0x3ffL<<0)
#define BCE_RBUF_STATUS2_FREE_HEAD (0x3ffL<<16)
#define BCE_RBUF_CONFIG 0x0020000c
#define BCE_RBUF_CONFIG_XOFF_TRIP (0x3ffL<<0)
#define BCE_RBUF_CONFIG_XON_TRIP (0x3ffL<<16)
#define BCE_RBUF_FW_BUF_ALLOC 0x00200010
#define BCE_RBUF_FW_BUF_ALLOC_VALUE (0x1ffL<<7)
#define BCE_RBUF_FW_BUF_FREE 0x00200014
#define BCE_RBUF_FW_BUF_FREE_COUNT (0x7fL<<0)
#define BCE_RBUF_FW_BUF_FREE_TAIL (0x1ffL<<7)
#define BCE_RBUF_FW_BUF_FREE_HEAD (0x1ffL<<16)
#define BCE_RBUF_FW_BUF_SEL 0x00200018
#define BCE_RBUF_FW_BUF_SEL_COUNT (0x7fL<<0)
#define BCE_RBUF_FW_BUF_SEL_TAIL (0x1ffL<<7)
#define BCE_RBUF_FW_BUF_SEL_HEAD (0x1ffL<<16)
#define BCE_RBUF_CONFIG2 0x0020001c
#define BCE_RBUF_CONFIG2_MAC_DROP_TRIP (0x3ffL<<0)
#define BCE_RBUF_CONFIG2_MAC_KEEP_TRIP (0x3ffL<<16)
#define BCE_RBUF_CONFIG3 0x00200020
#define BCE_RBUF_CONFIG3_CU_DROP_TRIP (0x3ffL<<0)
#define BCE_RBUF_CONFIG3_CU_KEEP_TRIP (0x3ffL<<16)
#define BCE_RBUF_PKT_DATA 0x00208000
#define BCE_RBUF_CLIST_DATA 0x00210000
#define BCE_RBUF_BUF_DATA 0x00220000
/*
* rv2p_reg definition
* offset: 0x2800
*/
#define BCE_RV2P_COMMAND 0x00002800
#define BCE_RV2P_COMMAND_ENABLED (1L<<0)
#define BCE_RV2P_COMMAND_PROC1_INTRPT (1L<<1)
#define BCE_RV2P_COMMAND_PROC2_INTRPT (1L<<2)
#define BCE_RV2P_COMMAND_ABORT0 (1L<<4)
#define BCE_RV2P_COMMAND_ABORT1 (1L<<5)
#define BCE_RV2P_COMMAND_ABORT2 (1L<<6)
#define BCE_RV2P_COMMAND_ABORT3 (1L<<7)
#define BCE_RV2P_COMMAND_ABORT4 (1L<<8)
#define BCE_RV2P_COMMAND_ABORT5 (1L<<9)
#define BCE_RV2P_COMMAND_PROC1_RESET (1L<<16)
#define BCE_RV2P_COMMAND_PROC2_RESET (1L<<17)
#define BCE_RV2P_COMMAND_CTXIF_RESET (1L<<18)
#define BCE_RV2P_STATUS 0x00002804
#define BCE_RV2P_STATUS_ALWAYS_0 (1L<<0)
#define BCE_RV2P_STATUS_RV2P_GEN_STAT0_CNT (1L<<8)
#define BCE_RV2P_STATUS_RV2P_GEN_STAT1_CNT (1L<<9)
#define BCE_RV2P_STATUS_RV2P_GEN_STAT2_CNT (1L<<10)
#define BCE_RV2P_STATUS_RV2P_GEN_STAT3_CNT (1L<<11)
#define BCE_RV2P_STATUS_RV2P_GEN_STAT4_CNT (1L<<12)
#define BCE_RV2P_STATUS_RV2P_GEN_STAT5_CNT (1L<<13)
#define BCE_RV2P_CONFIG 0x00002808
#define BCE_RV2P_CONFIG_STALL_PROC1 (1L<<0)
#define BCE_RV2P_CONFIG_STALL_PROC2 (1L<<1)
#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT0 (1L<<8)
#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT1 (1L<<9)
#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT2 (1L<<10)
#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT3 (1L<<11)
#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT4 (1L<<12)
#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT5 (1L<<13)
#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT0 (1L<<16)
#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT1 (1L<<17)
#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT2 (1L<<18)
#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT3 (1L<<19)
#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT4 (1L<<20)
#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT5 (1L<<21)
#define BCE_RV2P_CONFIG_PAGE_SIZE (0xfL<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_256 (0L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_512 (1L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_1K (2L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_2K (3L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_4K (4L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_8K (5L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_16K (6L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_32K (7L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_64K (8L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_128K (9L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_256K (10L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_512K (11L<<24)
#define BCE_RV2P_CONFIG_PAGE_SIZE_1M (12L<<24)
#define BCE_RV2P_GEN_BFR_ADDR_0 0x00002810
#define BCE_RV2P_GEN_BFR_ADDR_0_VALUE (0xffffL<<16)
#define BCE_RV2P_GEN_BFR_ADDR_1 0x00002814
#define BCE_RV2P_GEN_BFR_ADDR_1_VALUE (0xffffL<<16)
#define BCE_RV2P_GEN_BFR_ADDR_2 0x00002818
#define BCE_RV2P_GEN_BFR_ADDR_2_VALUE (0xffffL<<16)
#define BCE_RV2P_GEN_BFR_ADDR_3 0x0000281c
#define BCE_RV2P_GEN_BFR_ADDR_3_VALUE (0xffffL<<16)
#define BCE_RV2P_INSTR_HIGH 0x00002830
#define BCE_RV2P_INSTR_HIGH_HIGH (0x1fL<<0)
#define BCE_RV2P_INSTR_LOW 0x00002834
#define BCE_RV2P_PROC1_ADDR_CMD 0x00002838
#define BCE_RV2P_PROC1_ADDR_CMD_ADD (0x3ffL<<0)
#define BCE_RV2P_PROC1_ADDR_CMD_RDWR (1L<<31)
#define BCE_RV2P_PROC2_ADDR_CMD 0x0000283c
#define BCE_RV2P_PROC2_ADDR_CMD_ADD (0x3ffL<<0)
#define BCE_RV2P_PROC2_ADDR_CMD_RDWR (1L<<31)
#define BCE_RV2P_PROC1_GRC_DEBUG 0x00002840
#define BCE_RV2P_PROC2_GRC_DEBUG 0x00002844
#define BCE_RV2P_GRC_PROC_DEBUG 0x00002848
#define BCE_RV2P_DEBUG_VECT_PEEK 0x0000284c
#define BCE_RV2P_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_RV2P_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_RV2P_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_RV2P_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
#define BCE_RV2P_PFTQ_DATA 0x00002b40
#define BCE_RV2P_PFTQ_CMD 0x00002b78
#define BCE_RV2P_PFTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_RV2P_PFTQ_CMD_WR_TOP (1L<<10)
#define BCE_RV2P_PFTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_RV2P_PFTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_RV2P_PFTQ_CMD_SFT_RESET (1L<<25)
#define BCE_RV2P_PFTQ_CMD_RD_DATA (1L<<26)
#define BCE_RV2P_PFTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_RV2P_PFTQ_CMD_ADD_DATA (1L<<28)
#define BCE_RV2P_PFTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_RV2P_PFTQ_CMD_POP (1L<<30)
#define BCE_RV2P_PFTQ_CMD_BUSY (1L<<31)
#define BCE_RV2P_PFTQ_CTL 0x00002b7c
#define BCE_RV2P_PFTQ_CTL_INTERVENE (1L<<0)
#define BCE_RV2P_PFTQ_CTL_OVERFLOW (1L<<1)
#define BCE_RV2P_PFTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_RV2P_PFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_RV2P_PFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_RV2P_TFTQ_DATA 0x00002b80
#define BCE_RV2P_TFTQ_CMD 0x00002bb8
#define BCE_RV2P_TFTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_RV2P_TFTQ_CMD_WR_TOP (1L<<10)
#define BCE_RV2P_TFTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_RV2P_TFTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_RV2P_TFTQ_CMD_SFT_RESET (1L<<25)
#define BCE_RV2P_TFTQ_CMD_RD_DATA (1L<<26)
#define BCE_RV2P_TFTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_RV2P_TFTQ_CMD_ADD_DATA (1L<<28)
#define BCE_RV2P_TFTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_RV2P_TFTQ_CMD_POP (1L<<30)
#define BCE_RV2P_TFTQ_CMD_BUSY (1L<<31)
#define BCE_RV2P_TFTQ_CTL 0x00002bbc
#define BCE_RV2P_TFTQ_CTL_INTERVENE (1L<<0)
#define BCE_RV2P_TFTQ_CTL_OVERFLOW (1L<<1)
#define BCE_RV2P_TFTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_RV2P_TFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_RV2P_TFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_RV2P_MFTQ_DATA 0x00002bc0
#define BCE_RV2P_MFTQ_CMD 0x00002bf8
#define BCE_RV2P_MFTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_RV2P_MFTQ_CMD_WR_TOP (1L<<10)
#define BCE_RV2P_MFTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_RV2P_MFTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_RV2P_MFTQ_CMD_SFT_RESET (1L<<25)
#define BCE_RV2P_MFTQ_CMD_RD_DATA (1L<<26)
#define BCE_RV2P_MFTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_RV2P_MFTQ_CMD_ADD_DATA (1L<<28)
#define BCE_RV2P_MFTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_RV2P_MFTQ_CMD_POP (1L<<30)
#define BCE_RV2P_MFTQ_CMD_BUSY (1L<<31)
#define BCE_RV2P_MFTQ_CTL 0x00002bfc
#define BCE_RV2P_MFTQ_CTL_INTERVENE (1L<<0)
#define BCE_RV2P_MFTQ_CTL_OVERFLOW (1L<<1)
#define BCE_RV2P_MFTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_RV2P_MFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_RV2P_MFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
/*
* mq_reg definition
* offset: 0x3c00
*/
#define BCE_MQ_COMMAND 0x00003c00
#define BCE_MQ_COMMAND_ENABLED (1L<<0)
#define BCE_MQ_COMMAND_OVERFLOW (1L<<4)
#define BCE_MQ_COMMAND_WR_ERROR (1L<<5)
#define BCE_MQ_COMMAND_RD_ERROR (1L<<6)
#define BCE_MQ_STATUS 0x00003c04
#define BCE_MQ_STATUS_CTX_ACCESS_STAT (1L<<16)
#define BCE_MQ_STATUS_CTX_ACCESS64_STAT (1L<<17)
#define BCE_MQ_STATUS_PCI_STALL_STAT (1L<<18)
#define BCE_MQ_CONFIG 0x00003c08
#define BCE_MQ_CONFIG_TX_HIGH_PRI (1L<<0)
#define BCE_MQ_CONFIG_HALT_DIS (1L<<1)
#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE (0x7L<<4)
#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_256 (0L<<4)
#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_512 (1L<<4)
#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K (2L<<4)
#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K (3L<<4)
#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K (4L<<4)
#define BCE_MQ_CONFIG_MAX_DEPTH (0x7fL<<8)
#define BCE_MQ_CONFIG_CUR_DEPTH (0x7fL<<20)
#define BCE_MQ_ENQUEUE1 0x00003c0c
#define BCE_MQ_ENQUEUE1_OFFSET (0x3fL<<2)
#define BCE_MQ_ENQUEUE1_CID (0x3fffL<<8)
#define BCE_MQ_ENQUEUE1_BYTE_MASK (0xfL<<24)
#define BCE_MQ_ENQUEUE1_KNL_MODE (1L<<28)
#define BCE_MQ_ENQUEUE2 0x00003c10
#define BCE_MQ_BAD_WR_ADDR 0x00003c14
#define BCE_MQ_BAD_RD_ADDR 0x00003c18
#define BCE_MQ_KNL_BYP_WIND_START 0x00003c1c
#define BCE_MQ_KNL_BYP_WIND_START_VALUE (0xfffffL<<12)
#define BCE_MQ_KNL_WIND_END 0x00003c20
#define BCE_MQ_KNL_WIND_END_VALUE (0xffffffL<<8)
#define BCE_MQ_KNL_WRITE_MASK1 0x00003c24
#define BCE_MQ_KNL_TX_MASK1 0x00003c28
#define BCE_MQ_KNL_CMD_MASK1 0x00003c2c
#define BCE_MQ_KNL_COND_ENQUEUE_MASK1 0x00003c30
#define BCE_MQ_KNL_RX_V2P_MASK1 0x00003c34
#define BCE_MQ_KNL_WRITE_MASK2 0x00003c38
#define BCE_MQ_KNL_TX_MASK2 0x00003c3c
#define BCE_MQ_KNL_CMD_MASK2 0x00003c40
#define BCE_MQ_KNL_COND_ENQUEUE_MASK2 0x00003c44
#define BCE_MQ_KNL_RX_V2P_MASK2 0x00003c48
#define BCE_MQ_KNL_BYP_WRITE_MASK1 0x00003c4c
#define BCE_MQ_KNL_BYP_TX_MASK1 0x00003c50
#define BCE_MQ_KNL_BYP_CMD_MASK1 0x00003c54
#define BCE_MQ_KNL_BYP_COND_ENQUEUE_MASK1 0x00003c58
#define BCE_MQ_KNL_BYP_RX_V2P_MASK1 0x00003c5c
#define BCE_MQ_KNL_BYP_WRITE_MASK2 0x00003c60
#define BCE_MQ_KNL_BYP_TX_MASK2 0x00003c64
#define BCE_MQ_KNL_BYP_CMD_MASK2 0x00003c68
#define BCE_MQ_KNL_BYP_COND_ENQUEUE_MASK2 0x00003c6c
#define BCE_MQ_KNL_BYP_RX_V2P_MASK2 0x00003c70
#define BCE_MQ_MEM_WR_ADDR 0x00003c74
#define BCE_MQ_MEM_WR_ADDR_VALUE (0x3fL<<0)
#define BCE_MQ_MEM_WR_DATA0 0x00003c78
#define BCE_MQ_MEM_WR_DATA0_VALUE (0xffffffffL<<0)
#define BCE_MQ_MEM_WR_DATA1 0x00003c7c
#define BCE_MQ_MEM_WR_DATA1_VALUE (0xffffffffL<<0)
#define BCE_MQ_MEM_WR_DATA2 0x00003c80
#define BCE_MQ_MEM_WR_DATA2_VALUE (0x3fffffffL<<0)
#define BCE_MQ_MEM_RD_ADDR 0x00003c84
#define BCE_MQ_MEM_RD_ADDR_VALUE (0x3fL<<0)
#define BCE_MQ_MEM_RD_DATA0 0x00003c88
#define BCE_MQ_MEM_RD_DATA0_VALUE (0xffffffffL<<0)
#define BCE_MQ_MEM_RD_DATA1 0x00003c8c
#define BCE_MQ_MEM_RD_DATA1_VALUE (0xffffffffL<<0)
#define BCE_MQ_MEM_RD_DATA2 0x00003c90
#define BCE_MQ_MEM_RD_DATA2_VALUE (0x3fffffffL<<0)
/*
* tbdr_reg definition
* offset: 0x5000
*/
#define BCE_TBDR_COMMAND 0x00005000
#define BCE_TBDR_COMMAND_ENABLE (1L<<0)
#define BCE_TBDR_COMMAND_SOFT_RST (1L<<1)
#define BCE_TBDR_COMMAND_MSTR_ABORT (1L<<4)
#define BCE_TBDR_STATUS 0x00005004
#define BCE_TBDR_STATUS_DMA_WAIT (1L<<0)
#define BCE_TBDR_STATUS_FTQ_WAIT (1L<<1)
#define BCE_TBDR_STATUS_FIFO_OVERFLOW (1L<<2)
#define BCE_TBDR_STATUS_FIFO_UNDERFLOW (1L<<3)
#define BCE_TBDR_STATUS_SEARCHMISS_ERROR (1L<<4)
#define BCE_TBDR_STATUS_FTQ_ENTRY_CNT (1L<<5)
#define BCE_TBDR_STATUS_BURST_CNT (1L<<6)
#define BCE_TBDR_CONFIG 0x00005008
#define BCE_TBDR_CONFIG_MAX_BDS (0xffL<<0)
#define BCE_TBDR_CONFIG_SWAP_MODE (1L<<8)
#define BCE_TBDR_CONFIG_PRIORITY (1L<<9)
#define BCE_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS (1L<<10)
#define BCE_TBDR_CONFIG_PAGE_SIZE (0xfL<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_256 (0L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_512 (1L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_1K (2L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_2K (3L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_4K (4L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_8K (5L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_16K (6L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_32K (7L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_64K (8L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_128K (9L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_256K (10L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_512K (11L<<24)
#define BCE_TBDR_CONFIG_PAGE_SIZE_1M (12L<<24)
#define BCE_TBDR_DEBUG_VECT_PEEK 0x0000500c
#define BCE_TBDR_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_TBDR_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_TBDR_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_TBDR_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
#define BCE_TBDR_FTQ_DATA 0x000053c0
#define BCE_TBDR_FTQ_CMD 0x000053f8
#define BCE_TBDR_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_TBDR_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_TBDR_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_TBDR_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_TBDR_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_TBDR_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_TBDR_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_TBDR_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_TBDR_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_TBDR_FTQ_CMD_POP (1L<<30)
#define BCE_TBDR_FTQ_CMD_BUSY (1L<<31)
#define BCE_TBDR_FTQ_CTL 0x000053fc
#define BCE_TBDR_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_TBDR_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_TBDR_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_TBDR_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_TBDR_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
/*
* tdma_reg definition
* offset: 0x5c00
*/
#define BCE_TDMA_COMMAND 0x00005c00
#define BCE_TDMA_COMMAND_ENABLED (1L<<0)
#define BCE_TDMA_COMMAND_MASTER_ABORT (1L<<4)
#define BCE_TDMA_COMMAND_BAD_L2_LENGTH_ABORT (1L<<7)
#define BCE_TDMA_STATUS 0x00005c04
#define BCE_TDMA_STATUS_DMA_WAIT (1L<<0)
#define BCE_TDMA_STATUS_PAYLOAD_WAIT (1L<<1)
#define BCE_TDMA_STATUS_PATCH_FTQ_WAIT (1L<<2)
#define BCE_TDMA_STATUS_LOCK_WAIT (1L<<3)
#define BCE_TDMA_STATUS_FTQ_ENTRY_CNT (1L<<16)
#define BCE_TDMA_STATUS_BURST_CNT (1L<<17)
#define BCE_TDMA_CONFIG 0x00005c08
#define BCE_TDMA_CONFIG_ONE_DMA (1L<<0)
#define BCE_TDMA_CONFIG_ONE_RECORD (1L<<1)
#define BCE_TDMA_CONFIG_LIMIT_SZ (0xfL<<4)
#define BCE_TDMA_CONFIG_LIMIT_SZ_64 (0L<<4)
#define BCE_TDMA_CONFIG_LIMIT_SZ_128 (0x4L<<4)
#define BCE_TDMA_CONFIG_LIMIT_SZ_256 (0x6L<<4)
#define BCE_TDMA_CONFIG_LIMIT_SZ_512 (0x8L<<4)
#define BCE_TDMA_CONFIG_LINE_SZ (0xfL<<8)
#define BCE_TDMA_CONFIG_LINE_SZ_64 (0L<<8)
#define BCE_TDMA_CONFIG_LINE_SZ_128 (4L<<8)
#define BCE_TDMA_CONFIG_LINE_SZ_256 (6L<<8)
#define BCE_TDMA_CONFIG_LINE_SZ_512 (8L<<8)
#define BCE_TDMA_CONFIG_ALIGN_ENA (1L<<15)
#define BCE_TDMA_CONFIG_CHK_L2_BD (1L<<16)
#define BCE_TDMA_CONFIG_FIFO_CMP (0xfL<<20)
#define BCE_TDMA_PAYLOAD_PROD 0x00005c0c
#define BCE_TDMA_PAYLOAD_PROD_VALUE (0x1fffL<<3)
#define BCE_TDMA_DBG_WATCHDOG 0x00005c10
#define BCE_TDMA_DBG_TRIGGER 0x00005c14
#define BCE_TDMA_DMAD_FSM 0x00005c80
#define BCE_TDMA_DMAD_FSM_BD_INVLD (1L<<0)
#define BCE_TDMA_DMAD_FSM_PUSH (0xfL<<4)
#define BCE_TDMA_DMAD_FSM_ARB_TBDC (0x3L<<8)
#define BCE_TDMA_DMAD_FSM_ARB_CTX (1L<<12)
#define BCE_TDMA_DMAD_FSM_DR_INTF (1L<<16)
#define BCE_TDMA_DMAD_FSM_DMAD (0x7L<<20)
#define BCE_TDMA_DMAD_FSM_BD (0xfL<<24)
#define BCE_TDMA_DMAD_STATUS 0x00005c84
#define BCE_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY (0x3L<<0)
#define BCE_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY (0x3L<<4)
#define BCE_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY (0x3L<<8)
#define BCE_TDMA_DMAD_STATUS_IFTQ_ENUM (0xfL<<12)
#define BCE_TDMA_DR_INTF_FSM 0x00005c88
#define BCE_TDMA_DR_INTF_FSM_L2_COMP (0x3L<<0)
#define BCE_TDMA_DR_INTF_FSM_TPATQ (0x7L<<4)
#define BCE_TDMA_DR_INTF_FSM_TPBUF (0x3L<<8)
#define BCE_TDMA_DR_INTF_FSM_DR_BUF (0x7L<<12)
#define BCE_TDMA_DR_INTF_FSM_DMAD (0x7L<<16)
#define BCE_TDMA_DR_INTF_STATUS 0x00005c8c
#define BCE_TDMA_DR_INTF_STATUS_HOLE_PHASE (0x7L<<0)
#define BCE_TDMA_DR_INTF_STATUS_DATA_AVAIL (0x3L<<4)
#define BCE_TDMA_DR_INTF_STATUS_SHIFT_ADDR (0x7L<<8)
#define BCE_TDMA_DR_INTF_STATUS_NXT_PNTR (0xfL<<12)
#define BCE_TDMA_DR_INTF_STATUS_BYTE_COUNT (0x7L<<16)
#define BCE_TDMA_FTQ_DATA 0x00005fc0
#define BCE_TDMA_FTQ_CMD 0x00005ff8
#define BCE_TDMA_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_TDMA_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_TDMA_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_TDMA_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_TDMA_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_TDMA_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_TDMA_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_TDMA_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_TDMA_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_TDMA_FTQ_CMD_POP (1L<<30)
#define BCE_TDMA_FTQ_CMD_BUSY (1L<<31)
#define BCE_TDMA_FTQ_CTL 0x00005ffc
#define BCE_TDMA_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_TDMA_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_TDMA_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_TDMA_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_TDMA_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
/*
* hc_reg definition
* offset: 0x6800
*/
#define BCE_HC_COMMAND 0x00006800
#define BCE_HC_COMMAND_ENABLE (1L<<0)
#define BCE_HC_COMMAND_SKIP_ABORT (1L<<4)
#define BCE_HC_COMMAND_COAL_NOW (1L<<16)
#define BCE_HC_COMMAND_COAL_NOW_WO_INT (1L<<17)
#define BCE_HC_COMMAND_STATS_NOW (1L<<18)
#define BCE_HC_COMMAND_FORCE_INT (0x3L<<19)
#define BCE_HC_COMMAND_FORCE_INT_NULL (0L<<19)
#define BCE_HC_COMMAND_FORCE_INT_HIGH (1L<<19)
#define BCE_HC_COMMAND_FORCE_INT_LOW (2L<<19)
#define BCE_HC_COMMAND_FORCE_INT_FREE (3L<<19)
#define BCE_HC_COMMAND_CLR_STAT_NOW (1L<<21)
#define BCE_HC_STATUS 0x00006804
#define BCE_HC_STATUS_MASTER_ABORT (1L<<0)
#define BCE_HC_STATUS_PARITY_ERROR_STATE (1L<<1)
#define BCE_HC_STATUS_PCI_CLK_CNT_STAT (1L<<16)
#define BCE_HC_STATUS_CORE_CLK_CNT_STAT (1L<<17)
#define BCE_HC_STATUS_NUM_STATUS_BLOCKS_STAT (1L<<18)
#define BCE_HC_STATUS_NUM_INT_GEN_STAT (1L<<19)
#define BCE_HC_STATUS_NUM_INT_MBOX_WR_STAT (1L<<20)
#define BCE_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT (1L<<23)
#define BCE_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT (1L<<24)
#define BCE_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT (1L<<25)
#define BCE_HC_CONFIG 0x00006808
#define BCE_HC_CONFIG_COLLECT_STATS (1L<<0)
#define BCE_HC_CONFIG_RX_TMR_MODE (1L<<1)
#define BCE_HC_CONFIG_TX_TMR_MODE (1L<<2)
#define BCE_HC_CONFIG_COM_TMR_MODE (1L<<3)
#define BCE_HC_CONFIG_CMD_TMR_MODE (1L<<4)
#define BCE_HC_CONFIG_STATISTIC_PRIORITY (1L<<5)
#define BCE_HC_CONFIG_STATUS_PRIORITY (1L<<6)
#define BCE_HC_CONFIG_STAT_MEM_ADDR (0xffL<<8)
#define BCE_HC_ATTN_BITS_ENABLE 0x0000680c
#define BCE_HC_STATUS_ADDR_L 0x00006810
#define BCE_HC_STATUS_ADDR_H 0x00006814
#define BCE_HC_STATISTICS_ADDR_L 0x00006818
#define BCE_HC_STATISTICS_ADDR_H 0x0000681c
#define BCE_HC_TX_QUICK_CONS_TRIP 0x00006820
#define BCE_HC_TX_QUICK_CONS_TRIP_VALUE (0xffL<<0)
#define BCE_HC_TX_QUICK_CONS_TRIP_INT (0xffL<<16)
#define BCE_HC_COMP_PROD_TRIP 0x00006824
#define BCE_HC_COMP_PROD_TRIP_VALUE (0xffL<<0)
#define BCE_HC_COMP_PROD_TRIP_INT (0xffL<<16)
#define BCE_HC_RX_QUICK_CONS_TRIP 0x00006828
#define BCE_HC_RX_QUICK_CONS_TRIP_VALUE (0xffL<<0)
#define BCE_HC_RX_QUICK_CONS_TRIP_INT (0xffL<<16)
#define BCE_HC_RX_TICKS 0x0000682c
#define BCE_HC_RX_TICKS_VALUE (0x3ffL<<0)
#define BCE_HC_RX_TICKS_INT (0x3ffL<<16)
#define BCE_HC_TX_TICKS 0x00006830
#define BCE_HC_TX_TICKS_VALUE (0x3ffL<<0)
#define BCE_HC_TX_TICKS_INT (0x3ffL<<16)
#define BCE_HC_COM_TICKS 0x00006834
#define BCE_HC_COM_TICKS_VALUE (0x3ffL<<0)
#define BCE_HC_COM_TICKS_INT (0x3ffL<<16)
#define BCE_HC_CMD_TICKS 0x00006838
#define BCE_HC_CMD_TICKS_VALUE (0x3ffL<<0)
#define BCE_HC_CMD_TICKS_INT (0x3ffL<<16)
#define BCE_HC_PERIODIC_TICKS 0x0000683c
#define BCE_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS (0xffffL<<0)
#define BCE_HC_STAT_COLLECT_TICKS 0x00006840
#define BCE_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS (0xffL<<4)
#define BCE_HC_STATS_TICKS 0x00006844
#define BCE_HC_STATS_TICKS_HC_STAT_TICKS (0xffffL<<8)
#define BCE_HC_STAT_MEM_DATA 0x0000684c
#define BCE_HC_STAT_GEN_SEL_0 0x00006850
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0 (0x7fL<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0 (0L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1 (1L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2 (2L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3 (3L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4 (4L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5 (5L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6 (6L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7 (7L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8 (8L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9 (9L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10 (10L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11 (11L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0 (12L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1 (13L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2 (14L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3 (15L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4 (16L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5 (17L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6 (18L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7 (19L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0 (20L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1 (21L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2 (22L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3 (23L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4 (24L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5 (25L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6 (26L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7 (27L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8 (28L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9 (29L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10 (30L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11 (31L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0 (32L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1 (33L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2 (34L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3 (35L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0 (36L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1 (37L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2 (38L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3 (39L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4 (40L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5 (41L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6 (42L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7 (43L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0 (44L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1 (45L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2 (46L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3 (47L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4 (48L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5 (49L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6 (50L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7 (51L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT (52L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT (53L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS (54L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN (55L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR (56L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK (59L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK (60L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK (61L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT (62L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT (63L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT (64L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT (65L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT (66L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT (67L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT (68L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT (69L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT (70L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT (71L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT (72L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT (73L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT (74L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT (75L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT (76L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT (77L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT (78L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT (79L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT (80L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT (81L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT (82L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT (83L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT (84L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT (85L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT (86L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT (87L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT (88L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT (89L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT (90L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT (91L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT (92L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT (93L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT (94L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64 (95L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64 (96L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS (97L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS (98L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT (99L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT (100L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT (101L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT (102L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT (103L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT (104L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT (105L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT (106L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT (107L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT (108L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT (109L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT (110L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT (111L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT (112L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT (113L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT (114L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0 (115L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1 (116L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2 (117L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3 (118L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4 (119L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5 (120L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS (121L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS (122L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT (127L<<0)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_1 (0x7fL<<8)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_2 (0x7fL<<16)
#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_3 (0x7fL<<24)
#define BCE_HC_STAT_GEN_SEL_1 0x00006854
#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_4 (0x7fL<<0)
#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_5 (0x7fL<<8)
#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_6 (0x7fL<<16)
#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_7 (0x7fL<<24)
#define BCE_HC_STAT_GEN_SEL_2 0x00006858
#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_8 (0x7fL<<0)
#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_9 (0x7fL<<8)
#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_10 (0x7fL<<16)
#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_11 (0x7fL<<24)
#define BCE_HC_STAT_GEN_SEL_3 0x0000685c
#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_12 (0x7fL<<0)
#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_13 (0x7fL<<8)
#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_14 (0x7fL<<16)
#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_15 (0x7fL<<24)
#define BCE_HC_STAT_GEN_STAT0 0x00006888
#define BCE_HC_STAT_GEN_STAT1 0x0000688c
#define BCE_HC_STAT_GEN_STAT2 0x00006890
#define BCE_HC_STAT_GEN_STAT3 0x00006894
#define BCE_HC_STAT_GEN_STAT4 0x00006898
#define BCE_HC_STAT_GEN_STAT5 0x0000689c
#define BCE_HC_STAT_GEN_STAT6 0x000068a0
#define BCE_HC_STAT_GEN_STAT7 0x000068a4
#define BCE_HC_STAT_GEN_STAT8 0x000068a8
#define BCE_HC_STAT_GEN_STAT9 0x000068ac
#define BCE_HC_STAT_GEN_STAT10 0x000068b0
#define BCE_HC_STAT_GEN_STAT11 0x000068b4
#define BCE_HC_STAT_GEN_STAT12 0x000068b8
#define BCE_HC_STAT_GEN_STAT13 0x000068bc
#define BCE_HC_STAT_GEN_STAT14 0x000068c0
#define BCE_HC_STAT_GEN_STAT15 0x000068c4
#define BCE_HC_STAT_GEN_STAT_AC0 0x000068c8
#define BCE_HC_STAT_GEN_STAT_AC1 0x000068cc
#define BCE_HC_STAT_GEN_STAT_AC2 0x000068d0
#define BCE_HC_STAT_GEN_STAT_AC3 0x000068d4
#define BCE_HC_STAT_GEN_STAT_AC4 0x000068d8
#define BCE_HC_STAT_GEN_STAT_AC5 0x000068dc
#define BCE_HC_STAT_GEN_STAT_AC6 0x000068e0
#define BCE_HC_STAT_GEN_STAT_AC7 0x000068e4
#define BCE_HC_STAT_GEN_STAT_AC8 0x000068e8
#define BCE_HC_STAT_GEN_STAT_AC9 0x000068ec
#define BCE_HC_STAT_GEN_STAT_AC10 0x000068f0
#define BCE_HC_STAT_GEN_STAT_AC11 0x000068f4
#define BCE_HC_STAT_GEN_STAT_AC12 0x000068f8
#define BCE_HC_STAT_GEN_STAT_AC13 0x000068fc
#define BCE_HC_STAT_GEN_STAT_AC14 0x00006900
#define BCE_HC_STAT_GEN_STAT_AC15 0x00006904
#define BCE_HC_VIS 0x00006908
#define BCE_HC_VIS_STAT_BUILD_STATE (0xfL<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_IDLE (0L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_START (1L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_REQUEST (2L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE64 (3L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE32 (4L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE (5L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_DMA (6L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL (7L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_MSI_LOW (8L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_MSI_HIGH (9L<<0)
#define BCE_HC_VIS_STAT_BUILD_STATE_MSI_DATA (10L<<0)
#define BCE_HC_VIS_DMA_STAT_STATE (0xfL<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_IDLE (0L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_STATUS_PARAM (1L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_STATUS_DMA (2L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP (3L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_COMP (4L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM (5L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA (6L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1 (7L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2 (8L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_WAIT (9L<<8)
#define BCE_HC_VIS_DMA_STAT_STATE_ABORT (15L<<8)
#define BCE_HC_VIS_DMA_MSI_STATE (0x7L<<12)
#define BCE_HC_VIS_STATISTIC_DMA_EN_STATE (0x3L<<15)
#define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE (0L<<15)
#define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT (1L<<15)
#define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_START (2L<<15)
#define BCE_HC_VIS_1 0x0000690c
#define BCE_HC_VIS_1_HW_INTACK_STATE (1L<<4)
#define BCE_HC_VIS_1_HW_INTACK_STATE_IDLE (0L<<4)
#define BCE_HC_VIS_1_HW_INTACK_STATE_COUNT (1L<<4)
#define BCE_HC_VIS_1_SW_INTACK_STATE (1L<<5)
#define BCE_HC_VIS_1_SW_INTACK_STATE_IDLE (0L<<5)
#define BCE_HC_VIS_1_SW_INTACK_STATE_COUNT (1L<<5)
#define BCE_HC_VIS_1_DURING_SW_INTACK_STATE (1L<<6)
#define BCE_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE (0L<<6)
#define BCE_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT (1L<<6)
#define BCE_HC_VIS_1_MAILBOX_COUNT_STATE (1L<<7)
#define BCE_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE (0L<<7)
#define BCE_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT (1L<<7)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE (0xfL<<17)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_IDLE (0L<<17)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_DMA (1L<<17)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE (2L<<17)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN (3L<<17)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_WAIT (4L<<17)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE (5L<<17)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN (6L<<17)
#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT (7L<<17)
#define BCE_HC_VIS_1_RAM_WR_ARB_STATE (0x3L<<21)
#define BCE_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL (0L<<21)
#define BCE_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR (1L<<21)
#define BCE_HC_VIS_1_INT_GEN_STATE (1L<<23)
#define BCE_HC_VIS_1_INT_GEN_STATE_DLE (0L<<23)
#define BCE_HC_VIS_1_INT_GEN_STATE_NTERRUPT (1L<<23)
#define BCE_HC_VIS_1_STAT_CHAN_ID (0x7L<<24)
#define BCE_HC_VIS_1_INT_B (1L<<27)
#define BCE_HC_DEBUG_VECT_PEEK 0x00006910
#define BCE_HC_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_HC_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_HC_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_HC_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_HC_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_HC_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
/*
* txp_reg definition
* offset: 0x40000
*/
#define BCE_TXP_CPU_MODE 0x00045000
#define BCE_TXP_CPU_MODE_LOCAL_RST (1L<<0)
#define BCE_TXP_CPU_MODE_STEP_ENA (1L<<1)
#define BCE_TXP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
#define BCE_TXP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
#define BCE_TXP_CPU_MODE_MSG_BIT1 (1L<<6)
#define BCE_TXP_CPU_MODE_INTERRUPT_ENA (1L<<7)
#define BCE_TXP_CPU_MODE_SOFT_HALT (1L<<10)
#define BCE_TXP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
#define BCE_TXP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
#define BCE_TXP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
#define BCE_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
#define BCE_TXP_CPU_STATE 0x00045004
#define BCE_TXP_CPU_STATE_BREAKPOINT (1L<<0)
#define BCE_TXP_CPU_STATE_BAD_INST_HALTED (1L<<2)
#define BCE_TXP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
#define BCE_TXP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
#define BCE_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
#define BCE_TXP_CPU_STATE_BAD_pc_HALTED (1L<<6)
#define BCE_TXP_CPU_STATE_ALIGN_HALTED (1L<<7)
#define BCE_TXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BCE_TXP_CPU_STATE_SOFT_HALTED (1L<<10)
#define BCE_TXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BCE_TXP_CPU_STATE_INTERRRUPT (1L<<12)
#define BCE_TXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BCE_TXP_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BCE_TXP_CPU_STATE_BLOCKED_READ (1L<<31)
#define BCE_TXP_CPU_EVENT_MASK 0x00045008
#define BCE_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
#define BCE_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
#define BCE_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
#define BCE_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
#define BCE_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
#define BCE_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
#define BCE_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
#define BCE_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
#define BCE_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
#define BCE_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
#define BCE_TXP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
#define BCE_TXP_CPU_PROGRAM_COUNTER 0x0004501c
#define BCE_TXP_CPU_INSTRUCTION 0x00045020
#define BCE_TXP_CPU_DATA_ACCESS 0x00045024
#define BCE_TXP_CPU_INTERRUPT_ENABLE 0x00045028
#define BCE_TXP_CPU_INTERRUPT_VECTOR 0x0004502c
#define BCE_TXP_CPU_INTERRUPT_SAVED_PC 0x00045030
#define BCE_TXP_CPU_HW_BREAKPOINT 0x00045034
#define BCE_TXP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
#define BCE_TXP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
#define BCE_TXP_CPU_DEBUG_VECT_PEEK 0x00045038
#define BCE_TXP_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_TXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_TXP_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_TXP_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_TXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_TXP_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
#define BCE_TXP_CPU_LAST_BRANCH_ADDR 0x00045048
#define BCE_TXP_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
#define BCE_TXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
#define BCE_TXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
#define BCE_TXP_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
#define BCE_TXP_CPU_REG_FILE 0x00045200
#define BCE_TXP_FTQ_DATA 0x000453c0
#define BCE_TXP_FTQ_CMD 0x000453f8
#define BCE_TXP_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_TXP_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_TXP_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_TXP_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_TXP_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_TXP_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_TXP_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_TXP_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_TXP_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_TXP_FTQ_CMD_POP (1L<<30)
#define BCE_TXP_FTQ_CMD_BUSY (1L<<31)
#define BCE_TXP_FTQ_CTL 0x000453fc
#define BCE_TXP_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_TXP_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_TXP_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_TXP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_TXP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_TXP_SCRATCH 0x00060000
/*
* tpat_reg definition
* offset: 0x80000
*/
#define BCE_TPAT_CPU_MODE 0x00085000
#define BCE_TPAT_CPU_MODE_LOCAL_RST (1L<<0)
#define BCE_TPAT_CPU_MODE_STEP_ENA (1L<<1)
#define BCE_TPAT_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
#define BCE_TPAT_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
#define BCE_TPAT_CPU_MODE_MSG_BIT1 (1L<<6)
#define BCE_TPAT_CPU_MODE_INTERRUPT_ENA (1L<<7)
#define BCE_TPAT_CPU_MODE_SOFT_HALT (1L<<10)
#define BCE_TPAT_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
#define BCE_TPAT_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
#define BCE_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
#define BCE_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
#define BCE_TPAT_CPU_STATE 0x00085004
#define BCE_TPAT_CPU_STATE_BREAKPOINT (1L<<0)
#define BCE_TPAT_CPU_STATE_BAD_INST_HALTED (1L<<2)
#define BCE_TPAT_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
#define BCE_TPAT_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
#define BCE_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
#define BCE_TPAT_CPU_STATE_BAD_pc_HALTED (1L<<6)
#define BCE_TPAT_CPU_STATE_ALIGN_HALTED (1L<<7)
#define BCE_TPAT_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BCE_TPAT_CPU_STATE_SOFT_HALTED (1L<<10)
#define BCE_TPAT_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BCE_TPAT_CPU_STATE_INTERRRUPT (1L<<12)
#define BCE_TPAT_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BCE_TPAT_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BCE_TPAT_CPU_STATE_BLOCKED_READ (1L<<31)
#define BCE_TPAT_CPU_EVENT_MASK 0x00085008
#define BCE_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
#define BCE_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
#define BCE_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
#define BCE_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
#define BCE_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
#define BCE_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
#define BCE_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
#define BCE_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
#define BCE_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
#define BCE_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
#define BCE_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
#define BCE_TPAT_CPU_PROGRAM_COUNTER 0x0008501c
#define BCE_TPAT_CPU_INSTRUCTION 0x00085020
#define BCE_TPAT_CPU_DATA_ACCESS 0x00085024
#define BCE_TPAT_CPU_INTERRUPT_ENABLE 0x00085028
#define BCE_TPAT_CPU_INTERRUPT_VECTOR 0x0008502c
#define BCE_TPAT_CPU_INTERRUPT_SAVED_PC 0x00085030
#define BCE_TPAT_CPU_HW_BREAKPOINT 0x00085034
#define BCE_TPAT_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
#define BCE_TPAT_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
#define BCE_TPAT_CPU_DEBUG_VECT_PEEK 0x00085038
#define BCE_TPAT_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_TPAT_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_TPAT_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_TPAT_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_TPAT_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_TPAT_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
#define BCE_TPAT_CPU_LAST_BRANCH_ADDR 0x00085048
#define BCE_TPAT_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
#define BCE_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
#define BCE_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
#define BCE_TPAT_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
#define BCE_TPAT_CPU_REG_FILE 0x00085200
#define BCE_TPAT_FTQ_DATA 0x000853c0
#define BCE_TPAT_FTQ_CMD 0x000853f8
#define BCE_TPAT_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_TPAT_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_TPAT_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_TPAT_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_TPAT_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_TPAT_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_TPAT_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_TPAT_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_TPAT_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_TPAT_FTQ_CMD_POP (1L<<30)
#define BCE_TPAT_FTQ_CMD_BUSY (1L<<31)
#define BCE_TPAT_FTQ_CTL 0x000853fc
#define BCE_TPAT_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_TPAT_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_TPAT_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_TPAT_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_TPAT_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_TPAT_SCRATCH 0x000a0000
/*
* rxp_reg definition
* offset: 0xc0000
*/
#define BCE_RXP_CPU_MODE 0x000c5000
#define BCE_RXP_CPU_MODE_LOCAL_RST (1L<<0)
#define BCE_RXP_CPU_MODE_STEP_ENA (1L<<1)
#define BCE_RXP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
#define BCE_RXP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
#define BCE_RXP_CPU_MODE_MSG_BIT1 (1L<<6)
#define BCE_RXP_CPU_MODE_INTERRUPT_ENA (1L<<7)
#define BCE_RXP_CPU_MODE_SOFT_HALT (1L<<10)
#define BCE_RXP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
#define BCE_RXP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
#define BCE_RXP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
#define BCE_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
#define BCE_RXP_CPU_STATE 0x000c5004
#define BCE_RXP_CPU_STATE_BREAKPOINT (1L<<0)
#define BCE_RXP_CPU_STATE_BAD_INST_HALTED (1L<<2)
#define BCE_RXP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
#define BCE_RXP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
#define BCE_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
#define BCE_RXP_CPU_STATE_BAD_pc_HALTED (1L<<6)
#define BCE_RXP_CPU_STATE_ALIGN_HALTED (1L<<7)
#define BCE_RXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BCE_RXP_CPU_STATE_SOFT_HALTED (1L<<10)
#define BCE_RXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BCE_RXP_CPU_STATE_INTERRRUPT (1L<<12)
#define BCE_RXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BCE_RXP_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BCE_RXP_CPU_STATE_BLOCKED_READ (1L<<31)
#define BCE_RXP_CPU_EVENT_MASK 0x000c5008
#define BCE_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
#define BCE_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
#define BCE_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
#define BCE_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
#define BCE_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
#define BCE_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
#define BCE_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
#define BCE_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
#define BCE_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
#define BCE_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
#define BCE_RXP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
#define BCE_RXP_CPU_PROGRAM_COUNTER 0x000c501c
#define BCE_RXP_CPU_INSTRUCTION 0x000c5020
#define BCE_RXP_CPU_DATA_ACCESS 0x000c5024
#define BCE_RXP_CPU_INTERRUPT_ENABLE 0x000c5028
#define BCE_RXP_CPU_INTERRUPT_VECTOR 0x000c502c
#define BCE_RXP_CPU_INTERRUPT_SAVED_PC 0x000c5030
#define BCE_RXP_CPU_HW_BREAKPOINT 0x000c5034
#define BCE_RXP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
#define BCE_RXP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
#define BCE_RXP_CPU_DEBUG_VECT_PEEK 0x000c5038
#define BCE_RXP_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_RXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_RXP_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_RXP_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_RXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_RXP_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
#define BCE_RXP_CPU_LAST_BRANCH_ADDR 0x000c5048
#define BCE_RXP_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
#define BCE_RXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
#define BCE_RXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
#define BCE_RXP_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
#define BCE_RXP_CPU_REG_FILE 0x000c5200
#define BCE_RXP_CFTQ_DATA 0x000c5380
#define BCE_RXP_CFTQ_CMD 0x000c53b8
#define BCE_RXP_CFTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_RXP_CFTQ_CMD_WR_TOP (1L<<10)
#define BCE_RXP_CFTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_RXP_CFTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_RXP_CFTQ_CMD_SFT_RESET (1L<<25)
#define BCE_RXP_CFTQ_CMD_RD_DATA (1L<<26)
#define BCE_RXP_CFTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_RXP_CFTQ_CMD_ADD_DATA (1L<<28)
#define BCE_RXP_CFTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_RXP_CFTQ_CMD_POP (1L<<30)
#define BCE_RXP_CFTQ_CMD_BUSY (1L<<31)
#define BCE_RXP_CFTQ_CTL 0x000c53bc
#define BCE_RXP_CFTQ_CTL_INTERVENE (1L<<0)
#define BCE_RXP_CFTQ_CTL_OVERFLOW (1L<<1)
#define BCE_RXP_CFTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_RXP_CFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_RXP_CFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_RXP_FTQ_DATA 0x000c53c0
#define BCE_RXP_FTQ_CMD 0x000c53f8
#define BCE_RXP_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_RXP_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_RXP_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_RXP_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_RXP_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_RXP_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_RXP_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_RXP_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_RXP_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_RXP_FTQ_CMD_POP (1L<<30)
#define BCE_RXP_FTQ_CMD_BUSY (1L<<31)
#define BCE_RXP_FTQ_CTL 0x000c53fc
#define BCE_RXP_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_RXP_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_RXP_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_RXP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_RXP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_RXP_SCRATCH 0x000e0000
/*
* com_reg definition
* offset: 0x100000
*/
#define BCE_COM_CPU_MODE 0x00105000
#define BCE_COM_CPU_MODE_LOCAL_RST (1L<<0)
#define BCE_COM_CPU_MODE_STEP_ENA (1L<<1)
#define BCE_COM_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
#define BCE_COM_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
#define BCE_COM_CPU_MODE_MSG_BIT1 (1L<<6)
#define BCE_COM_CPU_MODE_INTERRUPT_ENA (1L<<7)
#define BCE_COM_CPU_MODE_SOFT_HALT (1L<<10)
#define BCE_COM_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
#define BCE_COM_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
#define BCE_COM_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
#define BCE_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
#define BCE_COM_CPU_STATE 0x00105004
#define BCE_COM_CPU_STATE_BREAKPOINT (1L<<0)
#define BCE_COM_CPU_STATE_BAD_INST_HALTED (1L<<2)
#define BCE_COM_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
#define BCE_COM_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
#define BCE_COM_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
#define BCE_COM_CPU_STATE_BAD_pc_HALTED (1L<<6)
#define BCE_COM_CPU_STATE_ALIGN_HALTED (1L<<7)
#define BCE_COM_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BCE_COM_CPU_STATE_SOFT_HALTED (1L<<10)
#define BCE_COM_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BCE_COM_CPU_STATE_INTERRRUPT (1L<<12)
#define BCE_COM_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BCE_COM_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BCE_COM_CPU_STATE_BLOCKED_READ (1L<<31)
#define BCE_COM_CPU_EVENT_MASK 0x00105008
#define BCE_COM_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
#define BCE_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
#define BCE_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
#define BCE_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
#define BCE_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
#define BCE_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
#define BCE_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
#define BCE_COM_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
#define BCE_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
#define BCE_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
#define BCE_COM_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
#define BCE_COM_CPU_PROGRAM_COUNTER 0x0010501c
#define BCE_COM_CPU_INSTRUCTION 0x00105020
#define BCE_COM_CPU_DATA_ACCESS 0x00105024
#define BCE_COM_CPU_INTERRUPT_ENABLE 0x00105028
#define BCE_COM_CPU_INTERRUPT_VECTOR 0x0010502c
#define BCE_COM_CPU_INTERRUPT_SAVED_PC 0x00105030
#define BCE_COM_CPU_HW_BREAKPOINT 0x00105034
#define BCE_COM_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
#define BCE_COM_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
#define BCE_COM_CPU_DEBUG_VECT_PEEK 0x00105038
#define BCE_COM_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_COM_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_COM_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_COM_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_COM_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_COM_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
#define BCE_COM_CPU_LAST_BRANCH_ADDR 0x00105048
#define BCE_COM_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
#define BCE_COM_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
#define BCE_COM_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
#define BCE_COM_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
#define BCE_COM_CPU_REG_FILE 0x00105200
#define BCE_COM_COMXQ_FTQ_DATA 0x00105340
#define BCE_COM_COMXQ_FTQ_CMD 0x00105378
#define BCE_COM_COMXQ_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_COM_COMXQ_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_COM_COMXQ_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_COM_COMXQ_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_COM_COMXQ_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_COM_COMXQ_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_COM_COMXQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_COM_COMXQ_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_COM_COMXQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_COM_COMXQ_FTQ_CMD_POP (1L<<30)
#define BCE_COM_COMXQ_FTQ_CMD_BUSY (1L<<31)
#define BCE_COM_COMXQ_FTQ_CTL 0x0010537c
#define BCE_COM_COMXQ_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_COM_COMXQ_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_COM_COMXQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_COM_COMXQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_COM_COMTQ_FTQ_DATA 0x00105380
#define BCE_COM_COMTQ_FTQ_CMD 0x001053b8
#define BCE_COM_COMTQ_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_COM_COMTQ_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_COM_COMTQ_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_COM_COMTQ_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_COM_COMTQ_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_COM_COMTQ_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_COM_COMTQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_COM_COMTQ_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_COM_COMTQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_COM_COMTQ_FTQ_CMD_POP (1L<<30)
#define BCE_COM_COMTQ_FTQ_CMD_BUSY (1L<<31)
#define BCE_COM_COMTQ_FTQ_CTL 0x001053bc
#define BCE_COM_COMTQ_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_COM_COMTQ_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_COM_COMTQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_COM_COMTQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_COM_COMQ_FTQ_DATA 0x001053c0
#define BCE_COM_COMQ_FTQ_CMD 0x001053f8
#define BCE_COM_COMQ_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_COM_COMQ_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_COM_COMQ_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_COM_COMQ_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_COM_COMQ_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_COM_COMQ_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_COM_COMQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_COM_COMQ_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_COM_COMQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_COM_COMQ_FTQ_CMD_POP (1L<<30)
#define BCE_COM_COMQ_FTQ_CMD_BUSY (1L<<31)
#define BCE_COM_COMQ_FTQ_CTL 0x001053fc
#define BCE_COM_COMQ_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_COM_COMQ_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_COM_COMQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_COM_COMQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_COM_COMQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_COM_SCRATCH 0x00120000
/*
* cp_reg definition
* offset: 0x180000
*/
#define BCE_CP_CPU_MODE 0x00185000
#define BCE_CP_CPU_MODE_LOCAL_RST (1L<<0)
#define BCE_CP_CPU_MODE_STEP_ENA (1L<<1)
#define BCE_CP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
#define BCE_CP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
#define BCE_CP_CPU_MODE_MSG_BIT1 (1L<<6)
#define BCE_CP_CPU_MODE_INTERRUPT_ENA (1L<<7)
#define BCE_CP_CPU_MODE_SOFT_HALT (1L<<10)
#define BCE_CP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
#define BCE_CP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
#define BCE_CP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
#define BCE_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
#define BCE_CP_CPU_STATE 0x00185004
#define BCE_CP_CPU_STATE_BREAKPOINT (1L<<0)
#define BCE_CP_CPU_STATE_BAD_INST_HALTED (1L<<2)
#define BCE_CP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
#define BCE_CP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
#define BCE_CP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
#define BCE_CP_CPU_STATE_BAD_pc_HALTED (1L<<6)
#define BCE_CP_CPU_STATE_ALIGN_HALTED (1L<<7)
#define BCE_CP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BCE_CP_CPU_STATE_SOFT_HALTED (1L<<10)
#define BCE_CP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BCE_CP_CPU_STATE_INTERRRUPT (1L<<12)
#define BCE_CP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BCE_CP_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BCE_CP_CPU_STATE_BLOCKED_READ (1L<<31)
#define BCE_CP_CPU_EVENT_MASK 0x00185008
#define BCE_CP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
#define BCE_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
#define BCE_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
#define BCE_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
#define BCE_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
#define BCE_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
#define BCE_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
#define BCE_CP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
#define BCE_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
#define BCE_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
#define BCE_CP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
#define BCE_CP_CPU_PROGRAM_COUNTER 0x0018501c
#define BCE_CP_CPU_INSTRUCTION 0x00185020
#define BCE_CP_CPU_DATA_ACCESS 0x00185024
#define BCE_CP_CPU_INTERRUPT_ENABLE 0x00185028
#define BCE_CP_CPU_INTERRUPT_VECTOR 0x0018502c
#define BCE_CP_CPU_INTERRUPT_SAVED_PC 0x00185030
#define BCE_CP_CPU_HW_BREAKPOINT 0x00185034
#define BCE_CP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
#define BCE_CP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
#define BCE_CP_CPU_DEBUG_VECT_PEEK 0x00185038
#define BCE_CP_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_CP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_CP_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_CP_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_CP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_CP_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
#define BCE_CP_CPU_LAST_BRANCH_ADDR 0x00185048
#define BCE_CP_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
#define BCE_CP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
#define BCE_CP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
#define BCE_CP_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
#define BCE_CP_CPU_REG_FILE 0x00185200
#define BCE_CP_CPQ_FTQ_DATA 0x001853c0
#define BCE_CP_CPQ_FTQ_CMD 0x001853f8
#define BCE_CP_CPQ_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_CP_CPQ_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_CP_CPQ_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_CP_CPQ_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_CP_CPQ_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_CP_CPQ_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_CP_CPQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_CP_CPQ_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_CP_CPQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_CP_CPQ_FTQ_CMD_POP (1L<<30)
#define BCE_CP_CPQ_FTQ_CMD_BUSY (1L<<31)
#define BCE_CP_CPQ_FTQ_CTL 0x001853fc
#define BCE_CP_CPQ_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_CP_CPQ_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_CP_CPQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_CP_CPQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_CP_CPQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_CP_SCRATCH 0x001a0000
/*
* mcp_reg definition
* offset: 0x140000
*/
#define BCE_MCP_CPU_MODE 0x00145000
#define BCE_MCP_CPU_MODE_LOCAL_RST (1L<<0)
#define BCE_MCP_CPU_MODE_STEP_ENA (1L<<1)
#define BCE_MCP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
#define BCE_MCP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
#define BCE_MCP_CPU_MODE_MSG_BIT1 (1L<<6)
#define BCE_MCP_CPU_MODE_INTERRUPT_ENA (1L<<7)
#define BCE_MCP_CPU_MODE_SOFT_HALT (1L<<10)
#define BCE_MCP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
#define BCE_MCP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
#define BCE_MCP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
#define BCE_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
#define BCE_MCP_CPU_STATE 0x00145004
#define BCE_MCP_CPU_STATE_BREAKPOINT (1L<<0)
#define BCE_MCP_CPU_STATE_BAD_INST_HALTED (1L<<2)
#define BCE_MCP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
#define BCE_MCP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
#define BCE_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
#define BCE_MCP_CPU_STATE_BAD_pc_HALTED (1L<<6)
#define BCE_MCP_CPU_STATE_ALIGN_HALTED (1L<<7)
#define BCE_MCP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BCE_MCP_CPU_STATE_SOFT_HALTED (1L<<10)
#define BCE_MCP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BCE_MCP_CPU_STATE_INTERRRUPT (1L<<12)
#define BCE_MCP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BCE_MCP_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BCE_MCP_CPU_STATE_BLOCKED_READ (1L<<31)
#define BCE_MCP_CPU_EVENT_MASK 0x00145008
#define BCE_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
#define BCE_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
#define BCE_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
#define BCE_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
#define BCE_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
#define BCE_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
#define BCE_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
#define BCE_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
#define BCE_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
#define BCE_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
#define BCE_MCP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
#define BCE_MCP_CPU_PROGRAM_COUNTER 0x0014501c
#define BCE_MCP_CPU_INSTRUCTION 0x00145020
#define BCE_MCP_CPU_DATA_ACCESS 0x00145024
#define BCE_MCP_CPU_INTERRUPT_ENABLE 0x00145028
#define BCE_MCP_CPU_INTERRUPT_VECTOR 0x0014502c
#define BCE_MCP_CPU_INTERRUPT_SAVED_PC 0x00145030
#define BCE_MCP_CPU_HW_BREAKPOINT 0x00145034
#define BCE_MCP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
#define BCE_MCP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
#define BCE_MCP_CPU_DEBUG_VECT_PEEK 0x00145038
#define BCE_MCP_CPU_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
#define BCE_MCP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
#define BCE_MCP_CPU_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
#define BCE_MCP_CPU_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
#define BCE_MCP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
#define BCE_MCP_CPU_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
#define BCE_MCP_CPU_LAST_BRANCH_ADDR 0x00145048
#define BCE_MCP_CPU_LAST_BRANCH_ADDR_TYPE (1L<<1)
#define BCE_MCP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP (0L<<1)
#define BCE_MCP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH (1L<<1)
#define BCE_MCP_CPU_LAST_BRANCH_ADDR_LBA (0x3fffffffL<<2)
#define BCE_MCP_CPU_REG_FILE 0x00145200
#define BCE_MCP_MCPQ_FTQ_DATA 0x001453c0
#define BCE_MCP_MCPQ_FTQ_CMD 0x001453f8
#define BCE_MCP_MCPQ_FTQ_CMD_OFFSET (0x3ffL<<0)
#define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP (1L<<10)
#define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP_0 (0L<<10)
#define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP_1 (1L<<10)
#define BCE_MCP_MCPQ_FTQ_CMD_SFT_RESET (1L<<25)
#define BCE_MCP_MCPQ_FTQ_CMD_RD_DATA (1L<<26)
#define BCE_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
#define BCE_MCP_MCPQ_FTQ_CMD_ADD_DATA (1L<<28)
#define BCE_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
#define BCE_MCP_MCPQ_FTQ_CMD_POP (1L<<30)
#define BCE_MCP_MCPQ_FTQ_CMD_BUSY (1L<<31)
#define BCE_MCP_MCPQ_FTQ_CTL 0x001453fc
#define BCE_MCP_MCPQ_FTQ_CTL_INTERVENE (1L<<0)
#define BCE_MCP_MCPQ_FTQ_CTL_OVERFLOW (1L<<1)
#define BCE_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
#define BCE_MCP_MCPQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
#define BCE_MCP_MCPQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
#define BCE_MCP_ROM 0x00150000
#define BCE_MCP_SCRATCH 0x00160000
#define BCE_SHM_HDR_SIGNATURE BCE_MCP_SCRATCH
#define BCE_SHM_HDR_SIGNATURE_SIG_MASK 0xffff0000
#define BCE_SHM_HDR_SIGNATURE_SIG 0x53530000
#define BCE_SHM_HDR_SIGNATURE_VER_MASK 0x000000ff
#define BCE_SHM_HDR_SIGNATURE_VER_ONE 0x00000001
#define BCE_SHM_HDR_ADDR_0 BCE_MCP_SCRATCH + 4
#define BCE_SHM_HDR_ADDR_1 BCE_MCP_SCRATCH + 8
/****************************************************************************/
/* End machine generated definitions. */
/****************************************************************************/
#define NUM_MC_HASH_REGISTERS 8
/* PHY_ID1: bits 31-16; PHY_ID2: bits 15-0. */
#define PHY_BCM5706_PHY_ID 0x00206160
#define PHY_ID(id) ((id) & 0xfffffff0)
#define PHY_REV_ID(id) ((id) & 0xf)
/* 5708 Serdes PHY registers */
#define BCM5708S_UP1 0xb
#define BCM5708S_UP1_2G5 0x1
#define BCM5708S_BLK_ADDR 0x1f
#define BCM5708S_BLK_ADDR_DIG 0x0000
#define BCM5708S_BLK_ADDR_DIG3 0x0002
#define BCM5708S_BLK_ADDR_TX_MISC 0x0005
/* Digital Block */
#define BCM5708S_1000X_CTL1 0x10
#define BCM5708S_1000X_CTL1_FIBER_MODE 0x0001
#define BCM5708S_1000X_CTL1_AUTODET_EN 0x0010
#define BCM5708S_1000X_CTL2 0x11
#define BCM5708S_1000X_CTL2_PLLEL_DET_EN 0x0001
#define BCM5708S_1000X_STAT1 0x14
#define BCM5708S_1000X_STAT1_SGMII 0x0001
#define BCM5708S_1000X_STAT1_LINK 0x0002
#define BCM5708S_1000X_STAT1_FD 0x0004
#define BCM5708S_1000X_STAT1_SPEED_MASK 0x0018
#define BCM5708S_1000X_STAT1_SPEED_10 0x0000
#define BCM5708S_1000X_STAT1_SPEED_100 0x0008
#define BCM5708S_1000X_STAT1_SPEED_1G 0x0010
#define BCM5708S_1000X_STAT1_SPEED_2G5 0x0018
#define BCM5708S_1000X_STAT1_TX_PAUSE 0x0020
#define BCM5708S_1000X_STAT1_RX_PAUSE 0x0040
/* Digital3 Block */
#define BCM5708S_DIG_3_0 0x10
#define BCM5708S_DIG_3_0_USE_IEEE 0x0001
/* Tx/Misc Block */
#define BCM5708S_TX_ACTL1 0x15
#define BCM5708S_TX_ACTL1_DRIVER_VCM 0x30
#define BCM5708S_TX_ACTL3 0x17
#define RX_COPY_THRESH 92
#define DMA_READ_CHANS 5
#define DMA_WRITE_CHANS 3
/* Use the natural page size of the host CPU. */
/* XXX: This has only been tested on amd64/i386 systems using 4KB pages. */
#define BCM_PAGE_BITS PAGE_SHIFT
#define BCM_PAGE_SIZE PAGE_SIZE
#define TX_PAGES 2
#define TOTAL_TX_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct tx_bd))
#define USABLE_TX_BD_PER_PAGE (TOTAL_TX_BD_PER_PAGE - 1)
#define TOTAL_TX_BD (TOTAL_TX_BD_PER_PAGE * TX_PAGES)
#define USABLE_TX_BD (USABLE_TX_BD_PER_PAGE * TX_PAGES)
#define MAX_TX_BD (TOTAL_TX_BD - 1)
#define RX_PAGES 2
#define TOTAL_RX_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct rx_bd))
#define USABLE_RX_BD_PER_PAGE (TOTAL_RX_BD_PER_PAGE - 1)
#define TOTAL_RX_BD (TOTAL_RX_BD_PER_PAGE * RX_PAGES)
#define USABLE_RX_BD (USABLE_RX_BD_PER_PAGE * RX_PAGES)
#define MAX_RX_BD (TOTAL_RX_BD - 1)
#define NEXT_TX_BD(x) (((x) & USABLE_TX_BD_PER_PAGE) == \
(USABLE_TX_BD_PER_PAGE - 1)) ? \
(x) + 2 : (x) + 1
#define TX_CHAIN_IDX(x) ((x) & MAX_TX_BD)
#define TX_PAGE(x) (((x) & ~USABLE_TX_BD_PER_PAGE) >> 8)
#define TX_IDX(x) ((x) & USABLE_TX_BD_PER_PAGE)
#define NEXT_RX_BD(x) (((x) & USABLE_RX_BD_PER_PAGE) == \
(USABLE_RX_BD_PER_PAGE - 1)) ? \
(x) + 2 : (x) + 1
#define RX_CHAIN_IDX(x) ((x) & MAX_RX_BD)
#define RX_PAGE(x) (((x) & ~USABLE_RX_BD_PER_PAGE) >> 8)
#define RX_IDX(x) ((x) & USABLE_RX_BD_PER_PAGE)
/* Context size. */
#define CTX_SHIFT 7
#define CTX_SIZE (1 << CTX_SHIFT)
#define CTX_MASK (CTX_SIZE - 1)
#define GET_CID_ADDR(_cid) ((_cid) << CTX_SHIFT)
#define GET_CID(_cid_addr) ((_cid_addr) >> CTX_SHIFT)
#define PHY_CTX_SHIFT 6
#define PHY_CTX_SIZE (1 << PHY_CTX_SHIFT)
#define PHY_CTX_MASK (PHY_CTX_SIZE - 1)
#define GET_PCID_ADDR(_pcid) ((_pcid) << PHY_CTX_SHIFT)
#define GET_PCID(_pcid_addr) ((_pcid_addr) >> PHY_CTX_SHIFT)
#define MB_KERNEL_CTX_SHIFT 8
#define MB_KERNEL_CTX_SIZE (1 << MB_KERNEL_CTX_SHIFT)
#define MB_KERNEL_CTX_MASK (MB_KERNEL_CTX_SIZE - 1)
#define MB_GET_CID_ADDR(_cid) (0x10000 + ((_cid) << MB_KERNEL_CTX_SHIFT))
#define MAX_CID_CNT 0x4000
#define MAX_CID_ADDR (GET_CID_ADDR(MAX_CID_CNT))
#define INVALID_CID_ADDR 0xffffffff
#define TX_CID 16
#define RX_CID 0
#define MB_TX_CID_ADDR MB_GET_CID_ADDR(TX_CID)
#define MB_RX_CID_ADDR MB_GET_CID_ADDR(RX_CID)
/****************************************************************************/
/* BCE Processor Firmwware Load Definitions */
/****************************************************************************/
struct cpu_reg {
u32 mode;
u32 mode_value_halt;
u32 mode_value_sstep;
u32 state;
u32 state_value_clear;
u32 gpr0;
u32 evmask;
u32 pc;
u32 inst;
u32 bp;
u32 spad_base;
u32 mips_view_base;
};
struct fw_info {
u32 ver_major;
u32 ver_minor;
u32 ver_fix;
u32 start_addr;
/* Text section. */
u32 text_addr;
u32 text_len;
u32 text_index;
u32 *text;
/* Data section. */
u32 data_addr;
u32 data_len;
u32 data_index;
u32 *data;
/* SBSS section. */
u32 sbss_addr;
u32 sbss_len;
u32 sbss_index;
u32 *sbss;
/* BSS section. */
u32 bss_addr;
u32 bss_len;
u32 bss_index;
u32 *bss;
/* Read-only section. */
u32 rodata_addr;
u32 rodata_len;
u32 rodata_index;
u32 *rodata;
};
#define RV2P_PROC1 0
#define RV2P_PROC2 1
#define BCE_MIREG(x) ((x & 0x1F) << 16)
#define BCE_MIPHY(x) ((x & 0x1F) << 21)
#define BCE_PHY_TIMEOUT 50
#define BCE_NVRAM_SIZE 0x200
#define BCE_NVRAM_MAGIC 0x669955aa
#define BCE_CRC32_RESIDUAL 0xdebb20e3
#define BCE_TX_TIMEOUT 5
#define BCE_MAX_SEGMENTS 32
#define BCE_TSO_MAX_SIZE 65536
#define BCE_TSO_MAX_SEG_SIZE 4096
#define BCE_DMA_ALIGN 8
#define BCE_DMA_BOUNDARY 0
/* The BCM5708 has a problem with addresses greater that 40bits. */
/* Handle the sizing issue in an architecture agnostic fashion. */
#if (BUS_SPACE_MAXADDR < 0xFFFFFFFFFF)
#define BCE_BUS_SPACE_MAXADDR BUS_SPACE_MAXADDR
#else
#define BCE_BUS_SPACE_MAXADDR 0xFFFFFFFFFF
#endif
/*
* XXX Checksum offload involving IP fragments seems to cause problems on
* transmit. Disable it for now, hopefully there will be a more elegant
* solution later.
*/
#ifdef BCE_IP_CSUM
#define BCE_IF_HWASSIST (CSUM_IP | CSUM_TCP | CSUM_UDP)
#else
#define BCE_IF_HWASSIST (CSUM_TCP | CSUM_UDP)
#endif
#if __FreeBSD_version < 700000
#define BCE_IF_CAPABILITIES (IFCAP_VLAN_MTU | IFCAP_VLAN_HWTAGGING | \
IFCAP_HWCSUM | IFCAP_JUMBO_MTU)
#else
#define BCE_IF_CAPABILITIES (IFCAP_VLAN_MTU | IFCAP_VLAN_HWTAGGING | \
IFCAP_HWCSUM | IFCAP_JUMBO_MTU | IFCAP_VLAN_HWCSUM)
#endif
#define BCE_MIN_MTU 60
#define BCE_MIN_ETHER_MTU 64
#define BCE_MAX_STD_MTU 1500
#define BCE_MAX_STD_ETHER_MTU 1518
#define BCE_MAX_STD_ETHER_MTU_VLAN 1522
#define BCE_MAX_JUMBO_MTU 9000
#define BCE_MAX_JUMBO_ETHER_MTU 9018
#define BCE_MAX_JUMBO_ETHER_MTU_VLAN 9022
// #define BCE_MAX_MTU ETHER_MAX_LEN_JUMBO + ETHER_VLAN_ENCAP_LEN /* 9022 */
/****************************************************************************/
/* BCE Device State Data Structure */
/****************************************************************************/
#define BCE_STATUS_BLK_SZ sizeof(struct status_block)
#define BCE_STATS_BLK_SZ sizeof(struct statistics_block)
#define BCE_TX_CHAIN_PAGE_SZ BCM_PAGE_SIZE
#define BCE_RX_CHAIN_PAGE_SZ BCM_PAGE_SIZE
struct bce_softc
{
/* MUST start with ifnet pointer (see definition of miibus_statchg()) */
struct ifnet *bce_ifp; /* Interface info */
device_t bce_dev; /* Parent device handle */
u_int8_t bce_unit; /* Interface number */
struct resource *bce_res_mem; /* Device resource handle */
struct ifmedia bce_ifmedia; /* TBI media info */
bus_space_tag_t bce_btag; /* Device bus tag */
bus_space_handle_t bce_bhandle; /* Device bus handle */
vm_offset_t bce_vhandle; /* Device virtual memory handle */
struct resource *bce_res_irq; /* IRQ Resource Handle */
struct mtx bce_mtx; /* Mutex */
void *bce_intrhand; /* Interrupt handler */
/* ASIC Chip ID. */
u32 bce_chipid;
/* General controller flags. */
u32 bce_flags;
#define BCE_PCIX_FLAG 0x00000001
#define BCE_PCI_32BIT_FLAG 0x00000002
#define BCE_ONE_TDMA_FLAG 0x00000004 /* Deprecated */
#define BCE_NO_WOL_FLAG 0x00000008
#define BCE_USING_DAC_FLAG 0x00000010
#define BCE_USING_MSI_FLAG 0x00000020
#define BCE_MFW_ENABLE_FLAG 0x00000040
/* PHY specific flags. */
u32 bce_phy_flags;
#define BCE_PHY_SERDES_FLAG 0x00000001
#define BCE_PHY_CRC_FIX_FLAG 0x00000002
#define BCE_PHY_PARALLEL_DETECT_FLAG 0x00000004
#define BCE_PHY_2_5G_CAPABLE_FLAG 0x00000008
#define BCE_PHY_INT_MODE_MASK_FLAG 0x00000300
#define BCE_PHY_INT_MODE_AUTO_POLLING_FLAG 0x00000100
#define BCE_PHY_INT_MODE_LINK_READY_FLAG 0x00000200
/* Values that need to be shared with the PHY driver. */
u32 bce_shared_hw_cfg;
u32 bce_port_hw_cfg;
bus_addr_t max_bus_addr;
u16 bus_speed_mhz; /* PCI bus speed */
struct flash_spec *bce_flash_info; /* Flash NVRAM settings */
u32 bce_flash_size; /* Flash NVRAM size */
u32 bce_shmem_base; /* Shared Memory base address */
char * bce_name; /* Name string */
/* Tracks the version of bootcode firmware. */
u32 bce_fw_ver;
/* Tracks the state of the firmware. 0 = Running while any */
/* other value indicates that the firmware is not responding. */
u16 bce_fw_timed_out;
/* An incrementing sequence used to coordinate messages passed */
/* from the driver to the firmware. */
u16 bce_fw_wr_seq;
/* An incrementing sequence used to let the firmware know that */
/* the driver is still operating. Without the pulse, management */
/* firmware such as IPMI or UMP will operate in OS absent state. */
u16 bce_fw_drv_pulse_wr_seq;
/* Ethernet MAC address. */
u_char eaddr[6];
/* These setting are used by the host coalescing (HC) block to */
/* to control how often the status block, statistics block and */
/* interrupts are generated. */
u16 bce_tx_quick_cons_trip_int;
u16 bce_tx_quick_cons_trip;
u16 bce_rx_quick_cons_trip_int;
u16 bce_rx_quick_cons_trip;
u16 bce_comp_prod_trip_int;
u16 bce_comp_prod_trip;
u16 bce_tx_ticks_int;
u16 bce_tx_ticks;
u16 bce_rx_ticks_int;
u16 bce_rx_ticks;
u16 bce_com_ticks_int;
u16 bce_com_ticks;
u16 bce_cmd_ticks_int;
u16 bce_cmd_ticks;
u32 bce_stats_ticks;
/* The address of the integrated PHY on the MII bus. */
int bce_phy_addr;
/* The device handle for the MII bus child device. */
device_t bce_miibus;
/* Driver maintained TX chain pointers and byte counter. */
u16 rx_prod;
u16 rx_cons;
u32 rx_prod_bseq; /* Counts the bytes used. */
u16 tx_prod;
u16 tx_cons;
u32 tx_prod_bseq; /* Counts the bytes used. */
int bce_link;
struct callout bce_tick_callout;
struct callout bce_pulse_callout;
int watchdog_timer; /* ticks until chip reset */
/* Frame size and mbuf allocation size for RX frames. */
u32 max_frame_size;
int mbuf_alloc_size;
/* Receive mode settings (i.e promiscuous, multicast, etc.). */
u32 rx_mode;
#ifdef DEVICE_POLLING
int bce_rxcycles; /* Counter for receive polling cycles */
#endif
/* Bus tag for the bce controller. */
bus_dma_tag_t parent_tag;
/* H/W maintained TX buffer descriptor chain structure. */
bus_dma_tag_t tx_bd_chain_tag;
bus_dmamap_t tx_bd_chain_map[TX_PAGES];
struct tx_bd *tx_bd_chain[TX_PAGES];
bus_addr_t tx_bd_chain_paddr[TX_PAGES];
/* H/W maintained RX buffer descriptor chain structure. */
bus_dma_tag_t rx_bd_chain_tag;
bus_dmamap_t rx_bd_chain_map[RX_PAGES];
struct rx_bd *rx_bd_chain[RX_PAGES];
bus_addr_t rx_bd_chain_paddr[RX_PAGES];
/* H/W maintained status block. */
bus_dma_tag_t status_tag;
bus_dmamap_t status_map;
struct status_block *status_block; /* virtual address */
bus_addr_t status_block_paddr; /* Physical address */
/* Driver maintained status block values. */
u16 last_status_idx;
u16 hw_rx_cons;
u16 hw_tx_cons;
/* H/W maintained statistics block. */
bus_dma_tag_t stats_tag;
bus_dmamap_t stats_map;
struct statistics_block *stats_block; /* Virtual address */
bus_addr_t stats_block_paddr; /* Physical address */
/* Bus tag for RX/TX mbufs. */
bus_dma_tag_t rx_mbuf_tag;
bus_dma_tag_t tx_mbuf_tag;
/* S/W maintained mbuf TX chain structure. */
bus_dmamap_t tx_mbuf_map[TOTAL_TX_BD];
struct mbuf *tx_mbuf_ptr[TOTAL_TX_BD];
/* S/W maintained mbuf RX chain structure. */
bus_dmamap_t rx_mbuf_map[TOTAL_RX_BD];
struct mbuf *rx_mbuf_ptr[TOTAL_RX_BD];
/* Track the number of rx_bd and tx_bd's in use. */
u16 free_rx_bd;
u16 max_rx_bd;
u16 used_tx_bd;
u16 max_tx_bd;
/* Provides access to hardware statistics through sysctl. */
u64 stat_IfHCInOctets;
u64 stat_IfHCInBadOctets;
u64 stat_IfHCOutOctets;
u64 stat_IfHCOutBadOctets;
u64 stat_IfHCInUcastPkts;
u64 stat_IfHCInMulticastPkts;
u64 stat_IfHCInBroadcastPkts;
u64 stat_IfHCOutUcastPkts;
u64 stat_IfHCOutMulticastPkts;
u64 stat_IfHCOutBroadcastPkts;
u32 stat_emac_tx_stat_dot3statsinternalmactransmiterrors;
u32 stat_Dot3StatsCarrierSenseErrors;
u32 stat_Dot3StatsFCSErrors;
u32 stat_Dot3StatsAlignmentErrors;
u32 stat_Dot3StatsSingleCollisionFrames;
u32 stat_Dot3StatsMultipleCollisionFrames;
u32 stat_Dot3StatsDeferredTransmissions;
u32 stat_Dot3StatsExcessiveCollisions;
u32 stat_Dot3StatsLateCollisions;
u32 stat_EtherStatsCollisions;
u32 stat_EtherStatsFragments;
u32 stat_EtherStatsJabbers;
u32 stat_EtherStatsUndersizePkts;
u32 stat_EtherStatsOverrsizePkts;
u32 stat_EtherStatsPktsRx64Octets;
u32 stat_EtherStatsPktsRx65Octetsto127Octets;
u32 stat_EtherStatsPktsRx128Octetsto255Octets;
u32 stat_EtherStatsPktsRx256Octetsto511Octets;
u32 stat_EtherStatsPktsRx512Octetsto1023Octets;
u32 stat_EtherStatsPktsRx1024Octetsto1522Octets;
u32 stat_EtherStatsPktsRx1523Octetsto9022Octets;
u32 stat_EtherStatsPktsTx64Octets;
u32 stat_EtherStatsPktsTx65Octetsto127Octets;
u32 stat_EtherStatsPktsTx128Octetsto255Octets;
u32 stat_EtherStatsPktsTx256Octetsto511Octets;
u32 stat_EtherStatsPktsTx512Octetsto1023Octets;
u32 stat_EtherStatsPktsTx1024Octetsto1522Octets;
u32 stat_EtherStatsPktsTx1523Octetsto9022Octets;
u32 stat_XonPauseFramesReceived;
u32 stat_XoffPauseFramesReceived;
u32 stat_OutXonSent;
u32 stat_OutXoffSent;
u32 stat_FlowControlDone;
u32 stat_MacControlFramesReceived;
u32 stat_XoffStateEntered;
u32 stat_IfInFramesL2FilterDiscards;
u32 stat_IfInRuleCheckerDiscards;
u32 stat_IfInFTQDiscards;
u32 stat_IfInMBUFDiscards;
u32 stat_IfInRuleCheckerP4Hit;
u32 stat_CatchupInRuleCheckerDiscards;
u32 stat_CatchupInFTQDiscards;
u32 stat_CatchupInMBUFDiscards;
u32 stat_CatchupInRuleCheckerP4Hit;
/* Provides access to certain firmware statistics. */
u32 com_no_buffers;
/* Mbuf allocation failure counter. */
u32 mbuf_alloc_failed;
/* TX DMA mapping failure counter. */
u32 tx_dma_map_failures;
#ifdef BCE_DEBUG
/* Track the number of enqueued mbufs. */
int tx_mbuf_alloc;
int rx_mbuf_alloc;
/* Track the distribution buffer segments. */
u32 rx_mbuf_segs[BCE_MAX_SEGMENTS+1];
/* Track how many and what type of interrupts are generated. */
u32 interrupts_generated;
u32 interrupts_handled;
u32 rx_interrupts;
u32 tx_interrupts;
u32 rx_low_watermark; /* Lowest number of rx_bd's free. */
u32 rx_empty_count; /* Number of times the RX chain was empty. */
u32 tx_hi_watermark; /* Greatest number of tx_bd's used. */
u32 tx_full_count; /* Number of times the TX chain was full. */
u32 mbuf_sim_alloc_failed; /* Mbuf simulated allocation failure counter. */
u32 l2fhdr_status_errors;
u32 unexpected_attentions;
u32 lost_status_block_updates;
u32 requested_tso_frames; /* Number of TSO frames enqueued. */
#endif
};
#endif /* #ifndef _BCE_H_DEFINED */
|