1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
|
/*
* Copyright (c) 2002-2008 Sam Leffler, Errno Consulting
* Copyright (c) 2002-2008 Atheros Communications, Inc.
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
* $FreeBSD$
*/
#ifndef _ATH_AH_SOC_H_
#define _ATH_AH_SOC_H_
/*
* Atheros System on Chip (SoC) public definitions.
*/
/*
* This is board-specific data that is stored in a "known"
* location in flash. To find the start of this data search
* back from the (aliased) end of flash by 0x1000 bytes at a
* time until you find the string "5311", which marks the
* start of Board Configuration. Typically one gives up if
* more than 500KB is searched.
*/
struct ar531x_boarddata {
uint32_t magic; /* board data is valid */
#define AR531X_BD_MAGIC 0x35333131 /* "5311", for all 531x platforms */
uint16_t cksum; /* checksum (starting with BD_REV 2) */
uint16_t rev; /* revision of this struct */
#define BD_REV 4
char boardName[64]; /* Name of board */
uint16_t major; /* Board major number */
uint16_t minor; /* Board minor number */
uint32_t config; /* Board configuration */
#define BD_ENET0 0x00000001 /* ENET0 is stuffed */
#define BD_ENET1 0x00000002 /* ENET1 is stuffed */
#define BD_UART1 0x00000004 /* UART1 is stuffed */
#define BD_UART0 0x00000008 /* UART0 is stuffed (dma) */
#define BD_RSTFACTORY 0x00000010 /* Reset factory defaults stuffed */
#define BD_SYSLED 0x00000020 /* System LED stuffed */
#define BD_EXTUARTCLK 0x00000040 /* External UART clock */
#define BD_CPUFREQ 0x00000080 /* cpu freq is valid in nvram */
#define BD_SYSFREQ 0x00000100 /* sys freq is set in nvram */
#define BD_WLAN0 0x00000200 /* Enable WLAN0 */
#define BD_MEMCAP 0x00000400 /* CAP SDRAM @ memCap for testing */
#define BD_DISWATCHDOG 0x00000800 /* disable system watchdog */
#define BD_WLAN1 0x00001000 /* Enable WLAN1 (ar5212) */
#define BD_ISCASPER 0x00002000 /* FLAG for AR2312 */
#define BD_WLAN0_2G_EN 0x00004000 /* FLAG for radio0_2G */
#define BD_WLAN0_5G_EN 0x00008000 /* FLAG for radio0_2G */
#define BD_WLAN1_2G_EN 0x00020000 /* FLAG for radio0_2G */
#define BD_WLAN1_5G_EN 0x00040000 /* FLAG for radio0_2G */
uint16_t resetConfigGpio; /* Reset factory GPIO pin */
uint16_t sysLedGpio; /* System LED GPIO pin */
uint32_t cpuFreq; /* CPU core frequency in Hz */
uint32_t sysFreq; /* System frequency in Hz */
uint32_t cntFreq; /* Calculated C0_COUNT frequency */
uint8_t wlan0Mac[6];
uint8_t enet0Mac[6];
uint8_t enet1Mac[6];
uint16_t pciId; /* Pseudo PCIID for common code */
uint16_t memCap; /* cap bank1 in MB */
/* version 3 */
uint8_t wlan1Mac[6]; /* (ar5212) */
};
/*
* Board support data. The driver is required to locate
* and fill-in this information before passing a reference to
* this structure as the HAL_BUS_TAG parameter supplied to
* ath_hal_attach.
*/
struct ar531x_config {
const struct ar531x_boarddata *board; /* board config data */
const char *radio; /* radio config data */
int unit; /* unit number [0, 1] */
void *tag; /* bus space tag */
};
#endif /* _ATH_AH_SOC_H_ */
|
