1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
|
/***********************license start***************
* Copyright (c) 2003-2010 Cavium Networks (support@cavium.com). All rights
* reserved.
*
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met:
*
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* * Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials provided
* with the distribution.
* * Neither the name of Cavium Networks nor the names of
* its contributors may be used to endorse or promote products
* derived from this software without specific prior written
* permission.
* This Software, including technical data, may be subject to U.S. export control
* laws, including the U.S. Export Administration Act and its associated
* regulations, and may be subject to export or import regulations in other
* countries.
* TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
* AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS OR
* WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
* THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
* DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
* SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
* MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
* VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
* CORRESPONDENCE TO DESCRIPTION. THE ENTIRE RISK ARISING OUT OF USE OR
* PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
***********************license end**************************************/
/**
* cvmx-l2d-defs.h
*
* Configuration and status register (CSR) type definitions for
* Octeon l2d.
*
* This file is auto generated. Do not edit.
*
* <hr>$Revision$<hr>
*
*/
#ifndef __CVMX_L2D_TYPEDEFS_H__
#define __CVMX_L2D_TYPEDEFS_H__
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_BST0 CVMX_L2D_BST0_FUNC()
static inline uint64_t CVMX_L2D_BST0_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_BST0 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x0001180080000780ull);
}
#else
#define CVMX_L2D_BST0 (CVMX_ADD_IO_SEG(0x0001180080000780ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_BST1 CVMX_L2D_BST1_FUNC()
static inline uint64_t CVMX_L2D_BST1_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_BST1 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x0001180080000788ull);
}
#else
#define CVMX_L2D_BST1 (CVMX_ADD_IO_SEG(0x0001180080000788ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_BST2 CVMX_L2D_BST2_FUNC()
static inline uint64_t CVMX_L2D_BST2_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_BST2 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x0001180080000790ull);
}
#else
#define CVMX_L2D_BST2 (CVMX_ADD_IO_SEG(0x0001180080000790ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_BST3 CVMX_L2D_BST3_FUNC()
static inline uint64_t CVMX_L2D_BST3_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_BST3 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x0001180080000798ull);
}
#else
#define CVMX_L2D_BST3 (CVMX_ADD_IO_SEG(0x0001180080000798ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_ERR CVMX_L2D_ERR_FUNC()
static inline uint64_t CVMX_L2D_ERR_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_ERR not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x0001180080000010ull);
}
#else
#define CVMX_L2D_ERR (CVMX_ADD_IO_SEG(0x0001180080000010ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_FADR CVMX_L2D_FADR_FUNC()
static inline uint64_t CVMX_L2D_FADR_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_FADR not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x0001180080000018ull);
}
#else
#define CVMX_L2D_FADR (CVMX_ADD_IO_SEG(0x0001180080000018ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_FSYN0 CVMX_L2D_FSYN0_FUNC()
static inline uint64_t CVMX_L2D_FSYN0_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_FSYN0 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x0001180080000020ull);
}
#else
#define CVMX_L2D_FSYN0 (CVMX_ADD_IO_SEG(0x0001180080000020ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_FSYN1 CVMX_L2D_FSYN1_FUNC()
static inline uint64_t CVMX_L2D_FSYN1_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_FSYN1 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x0001180080000028ull);
}
#else
#define CVMX_L2D_FSYN1 (CVMX_ADD_IO_SEG(0x0001180080000028ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_FUS0 CVMX_L2D_FUS0_FUNC()
static inline uint64_t CVMX_L2D_FUS0_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_FUS0 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800800007A0ull);
}
#else
#define CVMX_L2D_FUS0 (CVMX_ADD_IO_SEG(0x00011800800007A0ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_FUS1 CVMX_L2D_FUS1_FUNC()
static inline uint64_t CVMX_L2D_FUS1_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_FUS1 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800800007A8ull);
}
#else
#define CVMX_L2D_FUS1 (CVMX_ADD_IO_SEG(0x00011800800007A8ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_FUS2 CVMX_L2D_FUS2_FUNC()
static inline uint64_t CVMX_L2D_FUS2_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_FUS2 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800800007B0ull);
}
#else
#define CVMX_L2D_FUS2 (CVMX_ADD_IO_SEG(0x00011800800007B0ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_L2D_FUS3 CVMX_L2D_FUS3_FUNC()
static inline uint64_t CVMX_L2D_FUS3_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN3XXX) || OCTEON_IS_MODEL(OCTEON_CN5XXX)))
cvmx_warn("CVMX_L2D_FUS3 not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800800007B8ull);
}
#else
#define CVMX_L2D_FUS3 (CVMX_ADD_IO_SEG(0x00011800800007B8ull))
#endif
/**
* cvmx_l2d_bst0
*
* L2D_BST0 = L2C Data Store QUAD0 BIST Status Register
*
*/
union cvmx_l2d_bst0
{
uint64_t u64;
struct cvmx_l2d_bst0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_35_63 : 29;
uint64_t ftl : 1; /**< L2C Data Store Fatal Defect(across all QUADs)
2 or more columns were detected bad across all
QUADs[0-3]. Please refer to individual quad failures
for bad column = 0x7e to determine which QUAD was in
error. */
uint64_t q0stat : 34; /**< Bist Results for QUAD0
Failure \#1 Status
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Status
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column
NOTES: For bad high/low column reporting:
0x7f: No failure
0x7e: Fatal Defect: 2 or more bad columns
0-0x45: Bad column
NOTE: If there are less than 2 failures then the
bad bank will be 0x7. */
#else
uint64_t q0stat : 34;
uint64_t ftl : 1;
uint64_t reserved_35_63 : 29;
#endif
} s;
struct cvmx_l2d_bst0_s cn30xx;
struct cvmx_l2d_bst0_s cn31xx;
struct cvmx_l2d_bst0_s cn38xx;
struct cvmx_l2d_bst0_s cn38xxp2;
struct cvmx_l2d_bst0_s cn50xx;
struct cvmx_l2d_bst0_s cn52xx;
struct cvmx_l2d_bst0_s cn52xxp1;
struct cvmx_l2d_bst0_s cn56xx;
struct cvmx_l2d_bst0_s cn56xxp1;
struct cvmx_l2d_bst0_s cn58xx;
struct cvmx_l2d_bst0_s cn58xxp1;
};
typedef union cvmx_l2d_bst0 cvmx_l2d_bst0_t;
/**
* cvmx_l2d_bst1
*
* L2D_BST1 = L2C Data Store QUAD1 BIST Status Register
*
*/
union cvmx_l2d_bst1
{
uint64_t u64;
struct cvmx_l2d_bst1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q1stat : 34; /**< Bist Results for QUAD1
Failure \#1 Status
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Status
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column
NOTES: For bad high/low column reporting:
0x7f: No failure
0x7e: Fatal Defect: 2 or more bad columns
0-0x45: Bad column
NOTE: If there are less than 2 failures then the
bad bank will be 0x7. */
#else
uint64_t q1stat : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_bst1_s cn30xx;
struct cvmx_l2d_bst1_s cn31xx;
struct cvmx_l2d_bst1_s cn38xx;
struct cvmx_l2d_bst1_s cn38xxp2;
struct cvmx_l2d_bst1_s cn50xx;
struct cvmx_l2d_bst1_s cn52xx;
struct cvmx_l2d_bst1_s cn52xxp1;
struct cvmx_l2d_bst1_s cn56xx;
struct cvmx_l2d_bst1_s cn56xxp1;
struct cvmx_l2d_bst1_s cn58xx;
struct cvmx_l2d_bst1_s cn58xxp1;
};
typedef union cvmx_l2d_bst1 cvmx_l2d_bst1_t;
/**
* cvmx_l2d_bst2
*
* L2D_BST2 = L2C Data Store QUAD2 BIST Status Register
*
*/
union cvmx_l2d_bst2
{
uint64_t u64;
struct cvmx_l2d_bst2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q2stat : 34; /**< Bist Results for QUAD2
Failure \#1 Status
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Status
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column
NOTES: For bad high/low column reporting:
0x7f: No failure
0x7e: Fatal Defect: 2 or more bad columns
0-0x45: Bad column
NOTE: If there are less than 2 failures then the
bad bank will be 0x7. */
#else
uint64_t q2stat : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_bst2_s cn30xx;
struct cvmx_l2d_bst2_s cn31xx;
struct cvmx_l2d_bst2_s cn38xx;
struct cvmx_l2d_bst2_s cn38xxp2;
struct cvmx_l2d_bst2_s cn50xx;
struct cvmx_l2d_bst2_s cn52xx;
struct cvmx_l2d_bst2_s cn52xxp1;
struct cvmx_l2d_bst2_s cn56xx;
struct cvmx_l2d_bst2_s cn56xxp1;
struct cvmx_l2d_bst2_s cn58xx;
struct cvmx_l2d_bst2_s cn58xxp1;
};
typedef union cvmx_l2d_bst2 cvmx_l2d_bst2_t;
/**
* cvmx_l2d_bst3
*
* L2D_BST3 = L2C Data Store QUAD3 BIST Status Register
*
*/
union cvmx_l2d_bst3
{
uint64_t u64;
struct cvmx_l2d_bst3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q3stat : 34; /**< Bist Results for QUAD3
Failure \#1 Status
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Status
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column
NOTES: For bad high/low column reporting:
0x7f: No failure
0x7e: Fatal Defect: 2 or more bad columns
0-0x45: Bad column
NOTE: If there are less than 2 failures then the
bad bank will be 0x7. */
#else
uint64_t q3stat : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_bst3_s cn30xx;
struct cvmx_l2d_bst3_s cn31xx;
struct cvmx_l2d_bst3_s cn38xx;
struct cvmx_l2d_bst3_s cn38xxp2;
struct cvmx_l2d_bst3_s cn50xx;
struct cvmx_l2d_bst3_s cn52xx;
struct cvmx_l2d_bst3_s cn52xxp1;
struct cvmx_l2d_bst3_s cn56xx;
struct cvmx_l2d_bst3_s cn56xxp1;
struct cvmx_l2d_bst3_s cn58xx;
struct cvmx_l2d_bst3_s cn58xxp1;
};
typedef union cvmx_l2d_bst3 cvmx_l2d_bst3_t;
/**
* cvmx_l2d_err
*
* L2D_ERR = L2 Data Errors
*
* Description: L2 Data ECC SEC/DED Errors and Interrupt Enable
*/
union cvmx_l2d_err
{
uint64_t u64;
struct cvmx_l2d_err_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t bmhclsel : 1; /**< L2 Bit Map Half CacheLine ECC Selector
When L2C_DBG[L2T]=1/L2D_ERR[ECC_ENA]=0, the BMHCLSEL selects
which half cacheline to conditionally latch into
the L2D_FSYN0/L2D_FSYN1 registers when an LDD command
is detected from the diagnostic PP (see L2C_DBG[PPNUM]).
- 0: OW[0-3] ECC (from first 1/2 cacheline) is selected to
be conditionally latched into the L2D_FSYN0/1 CSRs.
- 1: OW[4-7] ECC (from last 1/2 cacheline) is selected to
be conditionally latched into
the L2D_FSYN0/1 CSRs. */
uint64_t ded_err : 1; /**< L2D Double Error detected (DED) */
uint64_t sec_err : 1; /**< L2D Single Error corrected (SEC) */
uint64_t ded_intena : 1; /**< L2 Data ECC Double Error Detect(DED) Interrupt Enable bit
When set, allows interrupts to be reported on double bit
(uncorrectable) errors from the L2 Data Arrays. */
uint64_t sec_intena : 1; /**< L2 Data ECC Single Error Correct(SEC) Interrupt Enable bit
When set, allows interrupts to be reported on single bit
(correctable) errors from the L2 Data Arrays. */
uint64_t ecc_ena : 1; /**< L2 Data ECC Enable
When set, enables 10-bit SEC/DED codeword for 128bit L2
Data Arrays. */
#else
uint64_t ecc_ena : 1;
uint64_t sec_intena : 1;
uint64_t ded_intena : 1;
uint64_t sec_err : 1;
uint64_t ded_err : 1;
uint64_t bmhclsel : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_l2d_err_s cn30xx;
struct cvmx_l2d_err_s cn31xx;
struct cvmx_l2d_err_s cn38xx;
struct cvmx_l2d_err_s cn38xxp2;
struct cvmx_l2d_err_s cn50xx;
struct cvmx_l2d_err_s cn52xx;
struct cvmx_l2d_err_s cn52xxp1;
struct cvmx_l2d_err_s cn56xx;
struct cvmx_l2d_err_s cn56xxp1;
struct cvmx_l2d_err_s cn58xx;
struct cvmx_l2d_err_s cn58xxp1;
};
typedef union cvmx_l2d_err cvmx_l2d_err_t;
/**
* cvmx_l2d_fadr
*
* L2D_FADR = L2 Failing Address
*
* Description: L2 Data ECC SEC/DED Failing Address
*
* Notes:
* When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data store index.
* (A DED Error will always overwrite a SEC Error SYNDROME and FADR).
*/
union cvmx_l2d_fadr
{
uint64_t u64;
struct cvmx_l2d_fadr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t fadru : 1; /**< Failing L2 Data Store Upper Index bit(MSB) */
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t fset : 3; /**< Failing SET# */
uint64_t fadr : 11; /**< Failing L2 Data Store Lower Index bits
(NOTE: L2 Data Store Index is for each 1/2 cacheline)
[FADRU, FADR[10:1]]: cacheline index[17:7]
FADR[0]: 1/2 cacheline index
NOTE: FADR[1] is used to select between upper/lower 1MB
physical L2 Data Store banks. */
#else
uint64_t fadr : 11;
uint64_t fset : 3;
uint64_t fowmsk : 4;
uint64_t fadru : 1;
uint64_t reserved_19_63 : 45;
#endif
} s;
struct cvmx_l2d_fadr_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t reserved_13_13 : 1;
uint64_t fset : 2; /**< Failing SET# */
uint64_t reserved_9_10 : 2;
uint64_t fadr : 9; /**< Failing L2 Data Store Index(1of512 = 1/2 CL address) */
#else
uint64_t fadr : 9;
uint64_t reserved_9_10 : 2;
uint64_t fset : 2;
uint64_t reserved_13_13 : 1;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn30xx;
struct cvmx_l2d_fadr_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t reserved_13_13 : 1;
uint64_t fset : 2; /**< Failing SET# */
uint64_t reserved_10_10 : 1;
uint64_t fadr : 10; /**< Failing L2 Data Store Index
(1 of 1024 = half cacheline indices) */
#else
uint64_t fadr : 10;
uint64_t reserved_10_10 : 1;
uint64_t fset : 2;
uint64_t reserved_13_13 : 1;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn31xx;
struct cvmx_l2d_fadr_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t fset : 3; /**< Failing SET# */
uint64_t fadr : 11; /**< Failing L2 Data Store Index (1of2K = 1/2 CL address) */
#else
uint64_t fadr : 11;
uint64_t fset : 3;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn38xx;
struct cvmx_l2d_fadr_cn38xx cn38xxp2;
struct cvmx_l2d_fadr_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t fset : 3; /**< Failing SET# */
uint64_t reserved_8_10 : 3;
uint64_t fadr : 8; /**< Failing L2 Data Store Lower Index bits
(NOTE: L2 Data Store Index is for each 1/2 cacheline)
FADR[7:1]: cacheline index[13:7]
FADR[0]: 1/2 cacheline index */
#else
uint64_t fadr : 8;
uint64_t reserved_8_10 : 3;
uint64_t fset : 3;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn50xx;
struct cvmx_l2d_fadr_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t fset : 3; /**< Failing SET# */
uint64_t reserved_10_10 : 1;
uint64_t fadr : 10; /**< Failing L2 Data Store Lower Index bits
(NOTE: L2 Data Store Index is for each 1/2 cacheline)
FADR[9:1]: cacheline index[15:7]
FADR[0]: 1/2 cacheline index */
#else
uint64_t fadr : 10;
uint64_t reserved_10_10 : 1;
uint64_t fset : 3;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn52xx;
struct cvmx_l2d_fadr_cn52xx cn52xxp1;
struct cvmx_l2d_fadr_s cn56xx;
struct cvmx_l2d_fadr_s cn56xxp1;
struct cvmx_l2d_fadr_s cn58xx;
struct cvmx_l2d_fadr_s cn58xxp1;
};
typedef union cvmx_l2d_fadr cvmx_l2d_fadr_t;
/**
* cvmx_l2d_fsyn0
*
* L2D_FSYN0 = L2 Failing Syndrome [OW0,4 / OW1,5]
*
* Description: L2 Data ECC SEC/DED Failing Syndrome for lower cache line
*
* Notes:
* When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data ECC 10b syndrome.
* (A DED Error will always overwrite a SEC Error SYNDROME and FADR).
*/
union cvmx_l2d_fsyn0
{
uint64_t u64;
struct cvmx_l2d_fsyn0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t fsyn_ow1 : 10; /**< Failing L2 Data Store SYNDROME OW[1,5]
When L2D_ERR[ECC_ENA]=1 and either L2D_ERR[SEC_ERR]
or L2D_ERR[DED_ERR] are set, this field represents
the failing OWECC syndrome for the half cacheline
indexed by L2D_FADR[FADR].
NOTE: The L2D_FADR[FOWMSK] further qualifies which
OW lane(1of4) detected the error.
When L2C_DBG[L2T]=1 and L2D_ERR[ECC_ENA]=0, an LDD
command from the diagnostic PP will conditionally latch
the raw OWECC for the selected half cacheline.
(see: L2D_ERR[BMHCLSEL] */
uint64_t fsyn_ow0 : 10; /**< Failing L2 Data Store SYNDROME OW[0,4]
When L2D_ERR[ECC_ENA]=1 and either L2D_ERR[SEC_ERR]
or L2D_ERR[DED_ERR] are set, this field represents
the failing OWECC syndrome for the half cacheline
indexed by L2D_FADR[FADR].
NOTE: The L2D_FADR[FOWMSK] further qualifies which
OW lane(1of4) detected the error.
When L2C_DBG[L2T]=1 and L2D_ERR[ECC_ENA]=0, an LDD
(L1 load-miss) from the diagnostic PP will conditionally
latch the raw OWECC for the selected half cacheline.
(see: L2D_ERR[BMHCLSEL] */
#else
uint64_t fsyn_ow0 : 10;
uint64_t fsyn_ow1 : 10;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_l2d_fsyn0_s cn30xx;
struct cvmx_l2d_fsyn0_s cn31xx;
struct cvmx_l2d_fsyn0_s cn38xx;
struct cvmx_l2d_fsyn0_s cn38xxp2;
struct cvmx_l2d_fsyn0_s cn50xx;
struct cvmx_l2d_fsyn0_s cn52xx;
struct cvmx_l2d_fsyn0_s cn52xxp1;
struct cvmx_l2d_fsyn0_s cn56xx;
struct cvmx_l2d_fsyn0_s cn56xxp1;
struct cvmx_l2d_fsyn0_s cn58xx;
struct cvmx_l2d_fsyn0_s cn58xxp1;
};
typedef union cvmx_l2d_fsyn0 cvmx_l2d_fsyn0_t;
/**
* cvmx_l2d_fsyn1
*
* L2D_FSYN1 = L2 Failing Syndrome [OW2,6 / OW3,7]
*
* Description: L2 Data ECC SEC/DED Failing Syndrome for upper cache line
*
* Notes:
* When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data ECC 10b syndrome.
* (A DED Error will always overwrite a SEC Error SYNDROME and FADR).
*/
union cvmx_l2d_fsyn1
{
uint64_t u64;
struct cvmx_l2d_fsyn1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t fsyn_ow3 : 10; /**< Failing L2 Data Store SYNDROME OW[3,7] */
uint64_t fsyn_ow2 : 10; /**< Failing L2 Data Store SYNDROME OW[2,5] */
#else
uint64_t fsyn_ow2 : 10;
uint64_t fsyn_ow3 : 10;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_l2d_fsyn1_s cn30xx;
struct cvmx_l2d_fsyn1_s cn31xx;
struct cvmx_l2d_fsyn1_s cn38xx;
struct cvmx_l2d_fsyn1_s cn38xxp2;
struct cvmx_l2d_fsyn1_s cn50xx;
struct cvmx_l2d_fsyn1_s cn52xx;
struct cvmx_l2d_fsyn1_s cn52xxp1;
struct cvmx_l2d_fsyn1_s cn56xx;
struct cvmx_l2d_fsyn1_s cn56xxp1;
struct cvmx_l2d_fsyn1_s cn58xx;
struct cvmx_l2d_fsyn1_s cn58xxp1;
};
typedef union cvmx_l2d_fsyn1 cvmx_l2d_fsyn1_t;
/**
* cvmx_l2d_fus0
*
* L2D_FUS0 = L2C Data Store QUAD0 Fuse Register
*
*/
union cvmx_l2d_fus0
{
uint64_t u64;
struct cvmx_l2d_fus0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q0fus : 34; /**< Fuse Register for QUAD0
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuse are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q0fus : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_fus0_s cn30xx;
struct cvmx_l2d_fus0_s cn31xx;
struct cvmx_l2d_fus0_s cn38xx;
struct cvmx_l2d_fus0_s cn38xxp2;
struct cvmx_l2d_fus0_s cn50xx;
struct cvmx_l2d_fus0_s cn52xx;
struct cvmx_l2d_fus0_s cn52xxp1;
struct cvmx_l2d_fus0_s cn56xx;
struct cvmx_l2d_fus0_s cn56xxp1;
struct cvmx_l2d_fus0_s cn58xx;
struct cvmx_l2d_fus0_s cn58xxp1;
};
typedef union cvmx_l2d_fus0 cvmx_l2d_fus0_t;
/**
* cvmx_l2d_fus1
*
* L2D_FUS1 = L2C Data Store QUAD1 Fuse Register
*
*/
union cvmx_l2d_fus1
{
uint64_t u64;
struct cvmx_l2d_fus1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q1fus : 34; /**< Fuse Register for QUAD1
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuse are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q1fus : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_fus1_s cn30xx;
struct cvmx_l2d_fus1_s cn31xx;
struct cvmx_l2d_fus1_s cn38xx;
struct cvmx_l2d_fus1_s cn38xxp2;
struct cvmx_l2d_fus1_s cn50xx;
struct cvmx_l2d_fus1_s cn52xx;
struct cvmx_l2d_fus1_s cn52xxp1;
struct cvmx_l2d_fus1_s cn56xx;
struct cvmx_l2d_fus1_s cn56xxp1;
struct cvmx_l2d_fus1_s cn58xx;
struct cvmx_l2d_fus1_s cn58xxp1;
};
typedef union cvmx_l2d_fus1 cvmx_l2d_fus1_t;
/**
* cvmx_l2d_fus2
*
* L2D_FUS2 = L2C Data Store QUAD2 Fuse Register
*
*/
union cvmx_l2d_fus2
{
uint64_t u64;
struct cvmx_l2d_fus2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q2fus : 34; /**< Fuse Register for QUAD2
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuse are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q2fus : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_fus2_s cn30xx;
struct cvmx_l2d_fus2_s cn31xx;
struct cvmx_l2d_fus2_s cn38xx;
struct cvmx_l2d_fus2_s cn38xxp2;
struct cvmx_l2d_fus2_s cn50xx;
struct cvmx_l2d_fus2_s cn52xx;
struct cvmx_l2d_fus2_s cn52xxp1;
struct cvmx_l2d_fus2_s cn56xx;
struct cvmx_l2d_fus2_s cn56xxp1;
struct cvmx_l2d_fus2_s cn58xx;
struct cvmx_l2d_fus2_s cn58xxp1;
};
typedef union cvmx_l2d_fus2 cvmx_l2d_fus2_t;
/**
* cvmx_l2d_fus3
*
* L2D_FUS3 = L2C Data Store QUAD3 Fuse Register
*
*/
union cvmx_l2d_fus3
{
uint64_t u64;
struct cvmx_l2d_fus3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ema_ctl : 3; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[1:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[141:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok). */
uint64_t reserved_34_36 : 3;
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t reserved_34_36 : 3;
uint64_t ema_ctl : 3;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_l2d_fus3_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_35_63 : 29;
uint64_t crip_64k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:15] UNUSED
[14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:32] UNUSED
[31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_64k : 1;
uint64_t reserved_35_63 : 29;
#endif
} cn30xx;
struct cvmx_l2d_fus3_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_35_63 : 29;
uint64_t crip_128k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:15] UNUSED
[14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:32] UNUSED
[31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_128k : 1;
uint64_t reserved_35_63 : 29;
#endif
} cn31xx;
struct cvmx_l2d_fus3_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t crip_256k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t crip_512k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_512k : 1;
uint64_t crip_256k : 1;
uint64_t reserved_36_63 : 28;
#endif
} cn38xx;
struct cvmx_l2d_fus3_cn38xx cn38xxp2;
struct cvmx_l2d_fus3_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ema_ctl : 3; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[2:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok). */
uint64_t reserved_36_36 : 1;
uint64_t crip_32k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t crip_64k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] UNUSED (5020 uses single physical bank per quad)
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] UNUSED (5020 uses single physical bank per quad)
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_64k : 1;
uint64_t crip_32k : 1;
uint64_t reserved_36_36 : 1;
uint64_t ema_ctl : 3;
uint64_t reserved_40_63 : 24;
#endif
} cn50xx;
struct cvmx_l2d_fus3_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ema_ctl : 3; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[2:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok). */
uint64_t reserved_36_36 : 1;
uint64_t crip_128k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t crip_256k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] UNUSED (5020 uses single physical bank per quad)
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] UNUSED (5020 uses single physical bank per quad)
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_256k : 1;
uint64_t crip_128k : 1;
uint64_t reserved_36_36 : 1;
uint64_t ema_ctl : 3;
uint64_t reserved_40_63 : 24;
#endif
} cn52xx;
struct cvmx_l2d_fus3_cn52xx cn52xxp1;
struct cvmx_l2d_fus3_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ema_ctl : 3; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[2:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok). */
uint64_t reserved_36_36 : 1;
uint64_t crip_512k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t crip_1024k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_1024k : 1;
uint64_t crip_512k : 1;
uint64_t reserved_36_36 : 1;
uint64_t ema_ctl : 3;
uint64_t reserved_40_63 : 24;
#endif
} cn56xx;
struct cvmx_l2d_fus3_cn56xx cn56xxp1;
struct cvmx_l2d_fus3_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_39_63 : 25;
uint64_t ema_ctl : 2; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[1:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[141:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok). */
uint64_t reserved_36_36 : 1;
uint64_t crip_512k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t crip_1024k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_1024k : 1;
uint64_t crip_512k : 1;
uint64_t reserved_36_36 : 1;
uint64_t ema_ctl : 2;
uint64_t reserved_39_63 : 25;
#endif
} cn58xx;
struct cvmx_l2d_fus3_cn58xx cn58xxp1;
};
typedef union cvmx_l2d_fus3 cvmx_l2d_fus3_t;
#endif
|