1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
|
/***********************license start***************
* Copyright (c) 2003-2010 Cavium Networks (support@cavium.com). All rights
* reserved.
*
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met:
*
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* * Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials provided
* with the distribution.
* * Neither the name of Cavium Networks nor the names of
* its contributors may be used to endorse or promote products
* derived from this software without specific prior written
* permission.
* This Software, including technical data, may be subject to U.S. export control
* laws, including the U.S. Export Administration Act and its associated
* regulations, and may be subject to export or import regulations in other
* countries.
* TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
* AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS OR
* WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
* THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
* DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
* SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
* MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
* VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
* CORRESPONDENCE TO DESCRIPTION. THE ENTIRE RISK ARISING OUT OF USE OR
* PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
***********************license end**************************************/
/**
* cvmx-iob-defs.h
*
* Configuration and status register (CSR) type definitions for
* Octeon iob.
*
* This file is auto generated. Do not edit.
*
* <hr>$Revision$<hr>
*
*/
#ifndef __CVMX_IOB_TYPEDEFS_H__
#define __CVMX_IOB_TYPEDEFS_H__
#define CVMX_IOB_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800F00007F8ull))
#define CVMX_IOB_CTL_STATUS (CVMX_ADD_IO_SEG(0x00011800F0000050ull))
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_DWB_PRI_CNT CVMX_IOB_DWB_PRI_CNT_FUNC()
static inline uint64_t CVMX_IOB_DWB_PRI_CNT_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_DWB_PRI_CNT not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F0000028ull);
}
#else
#define CVMX_IOB_DWB_PRI_CNT (CVMX_ADD_IO_SEG(0x00011800F0000028ull))
#endif
#define CVMX_IOB_FAU_TIMEOUT (CVMX_ADD_IO_SEG(0x00011800F0000000ull))
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_I2C_PRI_CNT CVMX_IOB_I2C_PRI_CNT_FUNC()
static inline uint64_t CVMX_IOB_I2C_PRI_CNT_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_I2C_PRI_CNT not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F0000010ull);
}
#else
#define CVMX_IOB_I2C_PRI_CNT (CVMX_ADD_IO_SEG(0x00011800F0000010ull))
#endif
#define CVMX_IOB_INB_CONTROL_MATCH (CVMX_ADD_IO_SEG(0x00011800F0000078ull))
#define CVMX_IOB_INB_CONTROL_MATCH_ENB (CVMX_ADD_IO_SEG(0x00011800F0000088ull))
#define CVMX_IOB_INB_DATA_MATCH (CVMX_ADD_IO_SEG(0x00011800F0000070ull))
#define CVMX_IOB_INB_DATA_MATCH_ENB (CVMX_ADD_IO_SEG(0x00011800F0000080ull))
#define CVMX_IOB_INT_ENB (CVMX_ADD_IO_SEG(0x00011800F0000060ull))
#define CVMX_IOB_INT_SUM (CVMX_ADD_IO_SEG(0x00011800F0000058ull))
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_N2C_L2C_PRI_CNT CVMX_IOB_N2C_L2C_PRI_CNT_FUNC()
static inline uint64_t CVMX_IOB_N2C_L2C_PRI_CNT_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_N2C_L2C_PRI_CNT not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F0000020ull);
}
#else
#define CVMX_IOB_N2C_L2C_PRI_CNT (CVMX_ADD_IO_SEG(0x00011800F0000020ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_N2C_RSP_PRI_CNT CVMX_IOB_N2C_RSP_PRI_CNT_FUNC()
static inline uint64_t CVMX_IOB_N2C_RSP_PRI_CNT_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_N2C_RSP_PRI_CNT not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F0000008ull);
}
#else
#define CVMX_IOB_N2C_RSP_PRI_CNT (CVMX_ADD_IO_SEG(0x00011800F0000008ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_OUTB_COM_PRI_CNT CVMX_IOB_OUTB_COM_PRI_CNT_FUNC()
static inline uint64_t CVMX_IOB_OUTB_COM_PRI_CNT_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_OUTB_COM_PRI_CNT not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F0000040ull);
}
#else
#define CVMX_IOB_OUTB_COM_PRI_CNT (CVMX_ADD_IO_SEG(0x00011800F0000040ull))
#endif
#define CVMX_IOB_OUTB_CONTROL_MATCH (CVMX_ADD_IO_SEG(0x00011800F0000098ull))
#define CVMX_IOB_OUTB_CONTROL_MATCH_ENB (CVMX_ADD_IO_SEG(0x00011800F00000A8ull))
#define CVMX_IOB_OUTB_DATA_MATCH (CVMX_ADD_IO_SEG(0x00011800F0000090ull))
#define CVMX_IOB_OUTB_DATA_MATCH_ENB (CVMX_ADD_IO_SEG(0x00011800F00000A0ull))
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_OUTB_FPA_PRI_CNT CVMX_IOB_OUTB_FPA_PRI_CNT_FUNC()
static inline uint64_t CVMX_IOB_OUTB_FPA_PRI_CNT_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_OUTB_FPA_PRI_CNT not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F0000048ull);
}
#else
#define CVMX_IOB_OUTB_FPA_PRI_CNT (CVMX_ADD_IO_SEG(0x00011800F0000048ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_OUTB_REQ_PRI_CNT CVMX_IOB_OUTB_REQ_PRI_CNT_FUNC()
static inline uint64_t CVMX_IOB_OUTB_REQ_PRI_CNT_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_OUTB_REQ_PRI_CNT not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F0000038ull);
}
#else
#define CVMX_IOB_OUTB_REQ_PRI_CNT (CVMX_ADD_IO_SEG(0x00011800F0000038ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_P2C_REQ_PRI_CNT CVMX_IOB_P2C_REQ_PRI_CNT_FUNC()
static inline uint64_t CVMX_IOB_P2C_REQ_PRI_CNT_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_P2C_REQ_PRI_CNT not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F0000018ull);
}
#else
#define CVMX_IOB_P2C_REQ_PRI_CNT (CVMX_ADD_IO_SEG(0x00011800F0000018ull))
#endif
#define CVMX_IOB_PKT_ERR (CVMX_ADD_IO_SEG(0x00011800F0000068ull))
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_IOB_TO_CMB_CREDITS CVMX_IOB_TO_CMB_CREDITS_FUNC()
static inline uint64_t CVMX_IOB_TO_CMB_CREDITS_FUNC(void)
{
if (!(OCTEON_IS_MODEL(OCTEON_CN52XX) || OCTEON_IS_MODEL(OCTEON_CN63XX)))
cvmx_warn("CVMX_IOB_TO_CMB_CREDITS not supported on this chip\n");
return CVMX_ADD_IO_SEG(0x00011800F00000B0ull);
}
#else
#define CVMX_IOB_TO_CMB_CREDITS (CVMX_ADD_IO_SEG(0x00011800F00000B0ull))
#endif
/**
* cvmx_iob_bist_status
*
* IOB_BIST_STATUS = BIST Status of IOB Memories
*
* The result of the BIST run on the IOB memories.
*/
union cvmx_iob_bist_status
{
uint64_t u64;
struct cvmx_iob_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t xmdfif : 1; /**< xmdfif_bist_status */
uint64_t xmcfif : 1; /**< xmcfif_bist_status */
uint64_t iorfif : 1; /**< iorfif_bist_status */
uint64_t rsdfif : 1; /**< rsdfif_bist_status */
uint64_t iocfif : 1; /**< iocfif_bist_status */
uint64_t icnrcb : 1; /**< icnr_cb_reg_fifo_bist_status */
uint64_t icr0 : 1; /**< icr_bist_req_fifo0_status */
uint64_t icr1 : 1; /**< icr_bist_req_fifo1_status */
uint64_t icnr1 : 1; /**< Reserved */
uint64_t icnr0 : 1; /**< icnr_reg_mem0_bist_status */
uint64_t ibdr0 : 1; /**< ibdr_bist_req_fifo0_status */
uint64_t ibdr1 : 1; /**< ibdr_bist_req_fifo1_status */
uint64_t ibr0 : 1; /**< ibr_bist_rsp_fifo0_status */
uint64_t ibr1 : 1; /**< ibr_bist_rsp_fifo1_status */
uint64_t icnrt : 1; /**< icnr_tag_cb_reg_fifo_bist_status */
uint64_t ibrq0 : 1; /**< ibrq_bist_req_fifo0_status */
uint64_t ibrq1 : 1; /**< ibrq_bist_req_fifo1_status */
uint64_t icrn0 : 1; /**< icr_ncb_bist_mem0_status */
uint64_t icrn1 : 1; /**< icr_ncb_bist_mem1_status */
uint64_t icrp0 : 1; /**< icr_pko_bist_mem0_status */
uint64_t icrp1 : 1; /**< icr_pko_bist_mem1_status */
uint64_t ibd : 1; /**< ibd_bist_mem0_status */
uint64_t icd : 1; /**< icd_ncb_fifo_bist_status */
#else
uint64_t icd : 1;
uint64_t ibd : 1;
uint64_t icrp1 : 1;
uint64_t icrp0 : 1;
uint64_t icrn1 : 1;
uint64_t icrn0 : 1;
uint64_t ibrq1 : 1;
uint64_t ibrq0 : 1;
uint64_t icnrt : 1;
uint64_t ibr1 : 1;
uint64_t ibr0 : 1;
uint64_t ibdr1 : 1;
uint64_t ibdr0 : 1;
uint64_t icnr0 : 1;
uint64_t icnr1 : 1;
uint64_t icr1 : 1;
uint64_t icr0 : 1;
uint64_t icnrcb : 1;
uint64_t iocfif : 1;
uint64_t rsdfif : 1;
uint64_t iorfif : 1;
uint64_t xmcfif : 1;
uint64_t xmdfif : 1;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_iob_bist_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t icnrcb : 1; /**< Reserved */
uint64_t icr0 : 1; /**< Reserved */
uint64_t icr1 : 1; /**< Reserved */
uint64_t icnr1 : 1; /**< Reserved */
uint64_t icnr0 : 1; /**< icnr_reg_mem0_bist_status */
uint64_t ibdr0 : 1; /**< ibdr_bist_req_fifo0_status */
uint64_t ibdr1 : 1; /**< ibdr_bist_req_fifo1_status */
uint64_t ibr0 : 1; /**< ibr_bist_rsp_fifo0_status */
uint64_t ibr1 : 1; /**< ibr_bist_rsp_fifo1_status */
uint64_t icnrt : 1; /**< Reserved */
uint64_t ibrq0 : 1; /**< ibrq_bist_req_fifo0_status */
uint64_t ibrq1 : 1; /**< ibrq_bist_req_fifo1_status */
uint64_t icrn0 : 1; /**< icr_ncb_bist_mem0_status */
uint64_t icrn1 : 1; /**< icr_ncb_bist_mem1_status */
uint64_t icrp0 : 1; /**< icr_pko_bist_mem0_status */
uint64_t icrp1 : 1; /**< icr_pko_bist_mem1_status */
uint64_t ibd : 1; /**< ibd_bist_mem0_status */
uint64_t icd : 1; /**< icd_ncb_fifo_bist_status */
#else
uint64_t icd : 1;
uint64_t ibd : 1;
uint64_t icrp1 : 1;
uint64_t icrp0 : 1;
uint64_t icrn1 : 1;
uint64_t icrn0 : 1;
uint64_t ibrq1 : 1;
uint64_t ibrq0 : 1;
uint64_t icnrt : 1;
uint64_t ibr1 : 1;
uint64_t ibr0 : 1;
uint64_t ibdr1 : 1;
uint64_t ibdr0 : 1;
uint64_t icnr0 : 1;
uint64_t icnr1 : 1;
uint64_t icr1 : 1;
uint64_t icr0 : 1;
uint64_t icnrcb : 1;
uint64_t reserved_18_63 : 46;
#endif
} cn30xx;
struct cvmx_iob_bist_status_cn30xx cn31xx;
struct cvmx_iob_bist_status_cn30xx cn38xx;
struct cvmx_iob_bist_status_cn30xx cn38xxp2;
struct cvmx_iob_bist_status_cn30xx cn50xx;
struct cvmx_iob_bist_status_cn30xx cn52xx;
struct cvmx_iob_bist_status_cn30xx cn52xxp1;
struct cvmx_iob_bist_status_cn30xx cn56xx;
struct cvmx_iob_bist_status_cn30xx cn56xxp1;
struct cvmx_iob_bist_status_cn30xx cn58xx;
struct cvmx_iob_bist_status_cn30xx cn58xxp1;
struct cvmx_iob_bist_status_s cn63xx;
struct cvmx_iob_bist_status_s cn63xxp1;
};
typedef union cvmx_iob_bist_status cvmx_iob_bist_status_t;
/**
* cvmx_iob_ctl_status
*
* IOB Control Status = IOB Control and Status Register
*
* Provides control for IOB functions.
*/
union cvmx_iob_ctl_status
{
uint64_t u64;
struct cvmx_iob_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t xmc_per : 4; /**< IBC XMC PUSH EARLY */
uint64_t rr_mode : 1; /**< When set to '1' will enable Round-Robin mode of next
transaction that could arbitrate for the XMB. */
uint64_t outb_mat : 1; /**< Was a match on the outbound bus to the inb pattern
matchers. PASS2 FIELD. */
uint64_t inb_mat : 1; /**< Was a match on the inbound bus to the inb pattern
matchers. PASS2 FIELD. */
uint64_t pko_enb : 1; /**< Toggles the endian style of the FAU for the PKO.
'0' is for big-endian and '1' is for little-endian. */
uint64_t dwb_enb : 1; /**< Enables the DWB function of the IOB. */
uint64_t fau_end : 1; /**< Toggles the endian style of the FAU. '0' is for
big-endian and '1' is for little-endian. */
#else
uint64_t fau_end : 1;
uint64_t dwb_enb : 1;
uint64_t pko_enb : 1;
uint64_t inb_mat : 1;
uint64_t outb_mat : 1;
uint64_t rr_mode : 1;
uint64_t xmc_per : 4;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_iob_ctl_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t outb_mat : 1; /**< Was a match on the outbound bus to the inb pattern
matchers. */
uint64_t inb_mat : 1; /**< Was a match on the inbound bus to the inb pattern
matchers. */
uint64_t pko_enb : 1; /**< Toggles the endian style of the FAU for the PKO.
'0' is for big-endian and '1' is for little-endian. */
uint64_t dwb_enb : 1; /**< Enables the DWB function of the IOB. */
uint64_t fau_end : 1; /**< Toggles the endian style of the FAU. '0' is for
big-endian and '1' is for little-endian. */
#else
uint64_t fau_end : 1;
uint64_t dwb_enb : 1;
uint64_t pko_enb : 1;
uint64_t inb_mat : 1;
uint64_t outb_mat : 1;
uint64_t reserved_5_63 : 59;
#endif
} cn30xx;
struct cvmx_iob_ctl_status_cn30xx cn31xx;
struct cvmx_iob_ctl_status_cn30xx cn38xx;
struct cvmx_iob_ctl_status_cn30xx cn38xxp2;
struct cvmx_iob_ctl_status_cn30xx cn50xx;
struct cvmx_iob_ctl_status_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t rr_mode : 1; /**< When set to '1' will enable Round-Robin mode of next
transaction that could arbitrate for the XMB. */
uint64_t outb_mat : 1; /**< Was a match on the outbound bus to the inb pattern
matchers. PASS2 FIELD. */
uint64_t inb_mat : 1; /**< Was a match on the inbound bus to the inb pattern
matchers. PASS2 FIELD. */
uint64_t pko_enb : 1; /**< Toggles the endian style of the FAU for the PKO.
'0' is for big-endian and '1' is for little-endian. */
uint64_t dwb_enb : 1; /**< Enables the DWB function of the IOB. */
uint64_t fau_end : 1; /**< Toggles the endian style of the FAU. '0' is for
big-endian and '1' is for little-endian. */
#else
uint64_t fau_end : 1;
uint64_t dwb_enb : 1;
uint64_t pko_enb : 1;
uint64_t inb_mat : 1;
uint64_t outb_mat : 1;
uint64_t rr_mode : 1;
uint64_t reserved_6_63 : 58;
#endif
} cn52xx;
struct cvmx_iob_ctl_status_cn30xx cn52xxp1;
struct cvmx_iob_ctl_status_cn30xx cn56xx;
struct cvmx_iob_ctl_status_cn30xx cn56xxp1;
struct cvmx_iob_ctl_status_cn30xx cn58xx;
struct cvmx_iob_ctl_status_cn30xx cn58xxp1;
struct cvmx_iob_ctl_status_s cn63xx;
struct cvmx_iob_ctl_status_s cn63xxp1;
};
typedef union cvmx_iob_ctl_status cvmx_iob_ctl_status_t;
/**
* cvmx_iob_dwb_pri_cnt
*
* DWB To CMB Priority Counter = Don't Write Back to CMB Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of Don't Write Back request to the L2C.
*/
union cvmx_iob_dwb_pri_cnt
{
uint64_t u64;
struct cvmx_iob_dwb_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_dwb_pri_cnt_s cn38xx;
struct cvmx_iob_dwb_pri_cnt_s cn38xxp2;
struct cvmx_iob_dwb_pri_cnt_s cn52xx;
struct cvmx_iob_dwb_pri_cnt_s cn52xxp1;
struct cvmx_iob_dwb_pri_cnt_s cn56xx;
struct cvmx_iob_dwb_pri_cnt_s cn56xxp1;
struct cvmx_iob_dwb_pri_cnt_s cn58xx;
struct cvmx_iob_dwb_pri_cnt_s cn58xxp1;
struct cvmx_iob_dwb_pri_cnt_s cn63xx;
struct cvmx_iob_dwb_pri_cnt_s cn63xxp1;
};
typedef union cvmx_iob_dwb_pri_cnt cvmx_iob_dwb_pri_cnt_t;
/**
* cvmx_iob_fau_timeout
*
* FAU Timeout = Fetch and Add Unit Tag-Switch Timeout
*
* How many clokc ticks the FAU unit will wait for a tag-switch before timeing out.
* for Queue 0.
*/
union cvmx_iob_fau_timeout
{
uint64_t u64;
struct cvmx_iob_fau_timeout_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t tout_enb : 1; /**< The enable for the FAU timeout feature.
'1' will enable the timeout, '0' will disable. */
uint64_t tout_val : 12; /**< When a tag request arrives from the PP a timer is
started associate with that PP. The timer which
increments every 256 eclks is compared to TOUT_VAL.
When the two are equal the IOB will flag the tag
request to complete as a time-out tag operation.
The 256 count timer used to increment the PP
associated timer is always running so the first
increment of the PP associated timer may occur any
where within the first 256 eclks. Note that '0'
is an illegal value. */
#else
uint64_t tout_val : 12;
uint64_t tout_enb : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_iob_fau_timeout_s cn30xx;
struct cvmx_iob_fau_timeout_s cn31xx;
struct cvmx_iob_fau_timeout_s cn38xx;
struct cvmx_iob_fau_timeout_s cn38xxp2;
struct cvmx_iob_fau_timeout_s cn50xx;
struct cvmx_iob_fau_timeout_s cn52xx;
struct cvmx_iob_fau_timeout_s cn52xxp1;
struct cvmx_iob_fau_timeout_s cn56xx;
struct cvmx_iob_fau_timeout_s cn56xxp1;
struct cvmx_iob_fau_timeout_s cn58xx;
struct cvmx_iob_fau_timeout_s cn58xxp1;
struct cvmx_iob_fau_timeout_s cn63xx;
struct cvmx_iob_fau_timeout_s cn63xxp1;
};
typedef union cvmx_iob_fau_timeout cvmx_iob_fau_timeout_t;
/**
* cvmx_iob_i2c_pri_cnt
*
* IPD To CMB Store Priority Counter = IPD to CMB Store Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of IPD Store access to the CMB.
*/
union cvmx_iob_i2c_pri_cnt
{
uint64_t u64;
struct cvmx_iob_i2c_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_i2c_pri_cnt_s cn38xx;
struct cvmx_iob_i2c_pri_cnt_s cn38xxp2;
struct cvmx_iob_i2c_pri_cnt_s cn52xx;
struct cvmx_iob_i2c_pri_cnt_s cn52xxp1;
struct cvmx_iob_i2c_pri_cnt_s cn56xx;
struct cvmx_iob_i2c_pri_cnt_s cn56xxp1;
struct cvmx_iob_i2c_pri_cnt_s cn58xx;
struct cvmx_iob_i2c_pri_cnt_s cn58xxp1;
struct cvmx_iob_i2c_pri_cnt_s cn63xx;
struct cvmx_iob_i2c_pri_cnt_s cn63xxp1;
};
typedef union cvmx_iob_i2c_pri_cnt cvmx_iob_i2c_pri_cnt_t;
/**
* cvmx_iob_inb_control_match
*
* IOB_INB_CONTROL_MATCH = IOB Inbound Control Match
*
* Match pattern for the inbound control to set the INB_MATCH_BIT. PASS-2 Register
*/
union cvmx_iob_inb_control_match
{
uint64_t u64;
struct cvmx_iob_inb_control_match_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t mask : 8; /**< Pattern to match on the inbound NCB. */
uint64_t opc : 4; /**< Pattern to match on the inbound NCB. */
uint64_t dst : 9; /**< Pattern to match on the inbound NCB. */
uint64_t src : 8; /**< Pattern to match on the inbound NCB. */
#else
uint64_t src : 8;
uint64_t dst : 9;
uint64_t opc : 4;
uint64_t mask : 8;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_iob_inb_control_match_s cn30xx;
struct cvmx_iob_inb_control_match_s cn31xx;
struct cvmx_iob_inb_control_match_s cn38xx;
struct cvmx_iob_inb_control_match_s cn38xxp2;
struct cvmx_iob_inb_control_match_s cn50xx;
struct cvmx_iob_inb_control_match_s cn52xx;
struct cvmx_iob_inb_control_match_s cn52xxp1;
struct cvmx_iob_inb_control_match_s cn56xx;
struct cvmx_iob_inb_control_match_s cn56xxp1;
struct cvmx_iob_inb_control_match_s cn58xx;
struct cvmx_iob_inb_control_match_s cn58xxp1;
struct cvmx_iob_inb_control_match_s cn63xx;
struct cvmx_iob_inb_control_match_s cn63xxp1;
};
typedef union cvmx_iob_inb_control_match cvmx_iob_inb_control_match_t;
/**
* cvmx_iob_inb_control_match_enb
*
* IOB_INB_CONTROL_MATCH_ENB = IOB Inbound Control Match Enable
*
* Enables the match of the corresponding bit in the IOB_INB_CONTROL_MATCH reister. PASS-2 Register
*/
union cvmx_iob_inb_control_match_enb
{
uint64_t u64;
struct cvmx_iob_inb_control_match_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t mask : 8; /**< Pattern to match on the inbound NCB. */
uint64_t opc : 4; /**< Pattern to match on the inbound NCB. */
uint64_t dst : 9; /**< Pattern to match on the inbound NCB. */
uint64_t src : 8; /**< Pattern to match on the inbound NCB. */
#else
uint64_t src : 8;
uint64_t dst : 9;
uint64_t opc : 4;
uint64_t mask : 8;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_iob_inb_control_match_enb_s cn30xx;
struct cvmx_iob_inb_control_match_enb_s cn31xx;
struct cvmx_iob_inb_control_match_enb_s cn38xx;
struct cvmx_iob_inb_control_match_enb_s cn38xxp2;
struct cvmx_iob_inb_control_match_enb_s cn50xx;
struct cvmx_iob_inb_control_match_enb_s cn52xx;
struct cvmx_iob_inb_control_match_enb_s cn52xxp1;
struct cvmx_iob_inb_control_match_enb_s cn56xx;
struct cvmx_iob_inb_control_match_enb_s cn56xxp1;
struct cvmx_iob_inb_control_match_enb_s cn58xx;
struct cvmx_iob_inb_control_match_enb_s cn58xxp1;
struct cvmx_iob_inb_control_match_enb_s cn63xx;
struct cvmx_iob_inb_control_match_enb_s cn63xxp1;
};
typedef union cvmx_iob_inb_control_match_enb cvmx_iob_inb_control_match_enb_t;
/**
* cvmx_iob_inb_data_match
*
* IOB_INB_DATA_MATCH = IOB Inbound Data Match
*
* Match pattern for the inbound data to set the INB_MATCH_BIT. PASS-2 Register
*/
union cvmx_iob_inb_data_match
{
uint64_t u64;
struct cvmx_iob_inb_data_match_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Pattern to match on the inbound NCB. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_iob_inb_data_match_s cn30xx;
struct cvmx_iob_inb_data_match_s cn31xx;
struct cvmx_iob_inb_data_match_s cn38xx;
struct cvmx_iob_inb_data_match_s cn38xxp2;
struct cvmx_iob_inb_data_match_s cn50xx;
struct cvmx_iob_inb_data_match_s cn52xx;
struct cvmx_iob_inb_data_match_s cn52xxp1;
struct cvmx_iob_inb_data_match_s cn56xx;
struct cvmx_iob_inb_data_match_s cn56xxp1;
struct cvmx_iob_inb_data_match_s cn58xx;
struct cvmx_iob_inb_data_match_s cn58xxp1;
struct cvmx_iob_inb_data_match_s cn63xx;
struct cvmx_iob_inb_data_match_s cn63xxp1;
};
typedef union cvmx_iob_inb_data_match cvmx_iob_inb_data_match_t;
/**
* cvmx_iob_inb_data_match_enb
*
* IOB_INB_DATA_MATCH_ENB = IOB Inbound Data Match Enable
*
* Enables the match of the corresponding bit in the IOB_INB_DATA_MATCH reister. PASS-2 Register
*/
union cvmx_iob_inb_data_match_enb
{
uint64_t u64;
struct cvmx_iob_inb_data_match_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Bit to enable match of. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_iob_inb_data_match_enb_s cn30xx;
struct cvmx_iob_inb_data_match_enb_s cn31xx;
struct cvmx_iob_inb_data_match_enb_s cn38xx;
struct cvmx_iob_inb_data_match_enb_s cn38xxp2;
struct cvmx_iob_inb_data_match_enb_s cn50xx;
struct cvmx_iob_inb_data_match_enb_s cn52xx;
struct cvmx_iob_inb_data_match_enb_s cn52xxp1;
struct cvmx_iob_inb_data_match_enb_s cn56xx;
struct cvmx_iob_inb_data_match_enb_s cn56xxp1;
struct cvmx_iob_inb_data_match_enb_s cn58xx;
struct cvmx_iob_inb_data_match_enb_s cn58xxp1;
struct cvmx_iob_inb_data_match_enb_s cn63xx;
struct cvmx_iob_inb_data_match_enb_s cn63xxp1;
};
typedef union cvmx_iob_inb_data_match_enb cvmx_iob_inb_data_match_enb_t;
/**
* cvmx_iob_int_enb
*
* IOB_INT_ENB = IOB's Interrupt Enable
*
* The IOB's interrupt enable register. This is a PASS-2 register.
*/
union cvmx_iob_int_enb
{
uint64_t u64;
struct cvmx_iob_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t p_dat : 1; /**< When set (1) and bit 5 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_dat : 1; /**< When set (1) and bit 4 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t p_eop : 1; /**< When set (1) and bit 3 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t p_sop : 1; /**< When set (1) and bit 2 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_eop : 1; /**< When set (1) and bit 1 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_sop : 1; /**< When set (1) and bit 0 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
#else
uint64_t np_sop : 1;
uint64_t np_eop : 1;
uint64_t p_sop : 1;
uint64_t p_eop : 1;
uint64_t np_dat : 1;
uint64_t p_dat : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_iob_int_enb_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t p_eop : 1; /**< When set (1) and bit 3 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t p_sop : 1; /**< When set (1) and bit 2 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_eop : 1; /**< When set (1) and bit 1 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_sop : 1; /**< When set (1) and bit 0 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
#else
uint64_t np_sop : 1;
uint64_t np_eop : 1;
uint64_t p_sop : 1;
uint64_t p_eop : 1;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_iob_int_enb_cn30xx cn31xx;
struct cvmx_iob_int_enb_cn30xx cn38xx;
struct cvmx_iob_int_enb_cn30xx cn38xxp2;
struct cvmx_iob_int_enb_s cn50xx;
struct cvmx_iob_int_enb_s cn52xx;
struct cvmx_iob_int_enb_s cn52xxp1;
struct cvmx_iob_int_enb_s cn56xx;
struct cvmx_iob_int_enb_s cn56xxp1;
struct cvmx_iob_int_enb_s cn58xx;
struct cvmx_iob_int_enb_s cn58xxp1;
struct cvmx_iob_int_enb_s cn63xx;
struct cvmx_iob_int_enb_s cn63xxp1;
};
typedef union cvmx_iob_int_enb cvmx_iob_int_enb_t;
/**
* cvmx_iob_int_sum
*
* IOB_INT_SUM = IOB's Interrupt Summary Register
*
* Contains the diffrent interrupt summary bits of the IOB. This is a PASS-2 register.
*/
union cvmx_iob_int_sum
{
uint64_t u64;
struct cvmx_iob_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t p_dat : 1; /**< Set when a data arrives before a SOP for the same
port for a passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_dat : 1; /**< Set when a data arrives before a SOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t p_eop : 1; /**< Set when a EOP is followed by an EOP for the same
port for a passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t p_sop : 1; /**< Set when a SOP is followed by an SOP for the same
port for a passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_eop : 1; /**< Set when a EOP is followed by an EOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_sop : 1; /**< Set when a SOP is followed by an SOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
#else
uint64_t np_sop : 1;
uint64_t np_eop : 1;
uint64_t p_sop : 1;
uint64_t p_eop : 1;
uint64_t np_dat : 1;
uint64_t p_dat : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_iob_int_sum_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t p_eop : 1; /**< Set when a EOP is followed by an EOP for the same
port for a passthrough packet.
The first detected error associated with bits [3:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t p_sop : 1; /**< Set when a SOP is followed by an SOP for the same
port for a passthrough packet.
The first detected error associated with bits [3:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_eop : 1; /**< Set when a EOP is followed by an EOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [3:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_sop : 1; /**< Set when a SOP is followed by an SOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [3:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
#else
uint64_t np_sop : 1;
uint64_t np_eop : 1;
uint64_t p_sop : 1;
uint64_t p_eop : 1;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_iob_int_sum_cn30xx cn31xx;
struct cvmx_iob_int_sum_cn30xx cn38xx;
struct cvmx_iob_int_sum_cn30xx cn38xxp2;
struct cvmx_iob_int_sum_s cn50xx;
struct cvmx_iob_int_sum_s cn52xx;
struct cvmx_iob_int_sum_s cn52xxp1;
struct cvmx_iob_int_sum_s cn56xx;
struct cvmx_iob_int_sum_s cn56xxp1;
struct cvmx_iob_int_sum_s cn58xx;
struct cvmx_iob_int_sum_s cn58xxp1;
struct cvmx_iob_int_sum_s cn63xx;
struct cvmx_iob_int_sum_s cn63xxp1;
};
typedef union cvmx_iob_int_sum cvmx_iob_int_sum_t;
/**
* cvmx_iob_n2c_l2c_pri_cnt
*
* NCB To CMB L2C Priority Counter = NCB to CMB L2C Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of NCB Store/Load access to the CMB.
*/
union cvmx_iob_n2c_l2c_pri_cnt
{
uint64_t u64;
struct cvmx_iob_n2c_l2c_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn38xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn38xxp2;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn52xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn52xxp1;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn56xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn56xxp1;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn58xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn58xxp1;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn63xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn63xxp1;
};
typedef union cvmx_iob_n2c_l2c_pri_cnt cvmx_iob_n2c_l2c_pri_cnt_t;
/**
* cvmx_iob_n2c_rsp_pri_cnt
*
* NCB To CMB Response Priority Counter = NCB to CMB Response Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of NCB Responses access to the CMB.
*/
union cvmx_iob_n2c_rsp_pri_cnt
{
uint64_t u64;
struct cvmx_iob_n2c_rsp_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn38xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn38xxp2;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn52xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn52xxp1;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn56xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn56xxp1;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn58xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn58xxp1;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn63xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn63xxp1;
};
typedef union cvmx_iob_n2c_rsp_pri_cnt cvmx_iob_n2c_rsp_pri_cnt_t;
/**
* cvmx_iob_outb_com_pri_cnt
*
* Commit To NCB Priority Counter = Commit to NCB Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of Commit request to the Outbound NCB.
*/
union cvmx_iob_outb_com_pri_cnt
{
uint64_t u64;
struct cvmx_iob_outb_com_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of NCB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to NCB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_outb_com_pri_cnt_s cn38xx;
struct cvmx_iob_outb_com_pri_cnt_s cn38xxp2;
struct cvmx_iob_outb_com_pri_cnt_s cn52xx;
struct cvmx_iob_outb_com_pri_cnt_s cn52xxp1;
struct cvmx_iob_outb_com_pri_cnt_s cn56xx;
struct cvmx_iob_outb_com_pri_cnt_s cn56xxp1;
struct cvmx_iob_outb_com_pri_cnt_s cn58xx;
struct cvmx_iob_outb_com_pri_cnt_s cn58xxp1;
struct cvmx_iob_outb_com_pri_cnt_s cn63xx;
struct cvmx_iob_outb_com_pri_cnt_s cn63xxp1;
};
typedef union cvmx_iob_outb_com_pri_cnt cvmx_iob_outb_com_pri_cnt_t;
/**
* cvmx_iob_outb_control_match
*
* IOB_OUTB_CONTROL_MATCH = IOB Outbound Control Match
*
* Match pattern for the outbound control to set the OUTB_MATCH_BIT. PASS-2 Register
*/
union cvmx_iob_outb_control_match
{
uint64_t u64;
struct cvmx_iob_outb_control_match_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_26_63 : 38;
uint64_t mask : 8; /**< Pattern to match on the outbound NCB. */
uint64_t eot : 1; /**< Pattern to match on the outbound NCB. */
uint64_t dst : 8; /**< Pattern to match on the outbound NCB. */
uint64_t src : 9; /**< Pattern to match on the outbound NCB. */
#else
uint64_t src : 9;
uint64_t dst : 8;
uint64_t eot : 1;
uint64_t mask : 8;
uint64_t reserved_26_63 : 38;
#endif
} s;
struct cvmx_iob_outb_control_match_s cn30xx;
struct cvmx_iob_outb_control_match_s cn31xx;
struct cvmx_iob_outb_control_match_s cn38xx;
struct cvmx_iob_outb_control_match_s cn38xxp2;
struct cvmx_iob_outb_control_match_s cn50xx;
struct cvmx_iob_outb_control_match_s cn52xx;
struct cvmx_iob_outb_control_match_s cn52xxp1;
struct cvmx_iob_outb_control_match_s cn56xx;
struct cvmx_iob_outb_control_match_s cn56xxp1;
struct cvmx_iob_outb_control_match_s cn58xx;
struct cvmx_iob_outb_control_match_s cn58xxp1;
struct cvmx_iob_outb_control_match_s cn63xx;
struct cvmx_iob_outb_control_match_s cn63xxp1;
};
typedef union cvmx_iob_outb_control_match cvmx_iob_outb_control_match_t;
/**
* cvmx_iob_outb_control_match_enb
*
* IOB_OUTB_CONTROL_MATCH_ENB = IOB Outbound Control Match Enable
*
* Enables the match of the corresponding bit in the IOB_OUTB_CONTROL_MATCH reister. PASS-2 Register
*/
union cvmx_iob_outb_control_match_enb
{
uint64_t u64;
struct cvmx_iob_outb_control_match_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_26_63 : 38;
uint64_t mask : 8; /**< Pattern to match on the outbound NCB. */
uint64_t eot : 1; /**< Pattern to match on the outbound NCB. */
uint64_t dst : 8; /**< Pattern to match on the outbound NCB. */
uint64_t src : 9; /**< Pattern to match on the outbound NCB. */
#else
uint64_t src : 9;
uint64_t dst : 8;
uint64_t eot : 1;
uint64_t mask : 8;
uint64_t reserved_26_63 : 38;
#endif
} s;
struct cvmx_iob_outb_control_match_enb_s cn30xx;
struct cvmx_iob_outb_control_match_enb_s cn31xx;
struct cvmx_iob_outb_control_match_enb_s cn38xx;
struct cvmx_iob_outb_control_match_enb_s cn38xxp2;
struct cvmx_iob_outb_control_match_enb_s cn50xx;
struct cvmx_iob_outb_control_match_enb_s cn52xx;
struct cvmx_iob_outb_control_match_enb_s cn52xxp1;
struct cvmx_iob_outb_control_match_enb_s cn56xx;
struct cvmx_iob_outb_control_match_enb_s cn56xxp1;
struct cvmx_iob_outb_control_match_enb_s cn58xx;
struct cvmx_iob_outb_control_match_enb_s cn58xxp1;
struct cvmx_iob_outb_control_match_enb_s cn63xx;
struct cvmx_iob_outb_control_match_enb_s cn63xxp1;
};
typedef union cvmx_iob_outb_control_match_enb cvmx_iob_outb_control_match_enb_t;
/**
* cvmx_iob_outb_data_match
*
* IOB_OUTB_DATA_MATCH = IOB Outbound Data Match
*
* Match pattern for the outbound data to set the OUTB_MATCH_BIT. PASS-2 Register
*/
union cvmx_iob_outb_data_match
{
uint64_t u64;
struct cvmx_iob_outb_data_match_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Pattern to match on the outbound NCB. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_iob_outb_data_match_s cn30xx;
struct cvmx_iob_outb_data_match_s cn31xx;
struct cvmx_iob_outb_data_match_s cn38xx;
struct cvmx_iob_outb_data_match_s cn38xxp2;
struct cvmx_iob_outb_data_match_s cn50xx;
struct cvmx_iob_outb_data_match_s cn52xx;
struct cvmx_iob_outb_data_match_s cn52xxp1;
struct cvmx_iob_outb_data_match_s cn56xx;
struct cvmx_iob_outb_data_match_s cn56xxp1;
struct cvmx_iob_outb_data_match_s cn58xx;
struct cvmx_iob_outb_data_match_s cn58xxp1;
struct cvmx_iob_outb_data_match_s cn63xx;
struct cvmx_iob_outb_data_match_s cn63xxp1;
};
typedef union cvmx_iob_outb_data_match cvmx_iob_outb_data_match_t;
/**
* cvmx_iob_outb_data_match_enb
*
* IOB_OUTB_DATA_MATCH_ENB = IOB Outbound Data Match Enable
*
* Enables the match of the corresponding bit in the IOB_OUTB_DATA_MATCH reister. PASS-2 Register
*/
union cvmx_iob_outb_data_match_enb
{
uint64_t u64;
struct cvmx_iob_outb_data_match_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Bit to enable match of. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_iob_outb_data_match_enb_s cn30xx;
struct cvmx_iob_outb_data_match_enb_s cn31xx;
struct cvmx_iob_outb_data_match_enb_s cn38xx;
struct cvmx_iob_outb_data_match_enb_s cn38xxp2;
struct cvmx_iob_outb_data_match_enb_s cn50xx;
struct cvmx_iob_outb_data_match_enb_s cn52xx;
struct cvmx_iob_outb_data_match_enb_s cn52xxp1;
struct cvmx_iob_outb_data_match_enb_s cn56xx;
struct cvmx_iob_outb_data_match_enb_s cn56xxp1;
struct cvmx_iob_outb_data_match_enb_s cn58xx;
struct cvmx_iob_outb_data_match_enb_s cn58xxp1;
struct cvmx_iob_outb_data_match_enb_s cn63xx;
struct cvmx_iob_outb_data_match_enb_s cn63xxp1;
};
typedef union cvmx_iob_outb_data_match_enb cvmx_iob_outb_data_match_enb_t;
/**
* cvmx_iob_outb_fpa_pri_cnt
*
* FPA To NCB Priority Counter = FPA Returns to NCB Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of FPA Rreturn Page request to the Outbound NCB.
*/
union cvmx_iob_outb_fpa_pri_cnt
{
uint64_t u64;
struct cvmx_iob_outb_fpa_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of NCB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to NCB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_outb_fpa_pri_cnt_s cn38xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn38xxp2;
struct cvmx_iob_outb_fpa_pri_cnt_s cn52xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn52xxp1;
struct cvmx_iob_outb_fpa_pri_cnt_s cn56xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn56xxp1;
struct cvmx_iob_outb_fpa_pri_cnt_s cn58xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn58xxp1;
struct cvmx_iob_outb_fpa_pri_cnt_s cn63xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn63xxp1;
};
typedef union cvmx_iob_outb_fpa_pri_cnt cvmx_iob_outb_fpa_pri_cnt_t;
/**
* cvmx_iob_outb_req_pri_cnt
*
* Request To NCB Priority Counter = Request to NCB Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of Request transfers to the Outbound NCB.
*/
union cvmx_iob_outb_req_pri_cnt
{
uint64_t u64;
struct cvmx_iob_outb_req_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of NCB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to NCB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_outb_req_pri_cnt_s cn38xx;
struct cvmx_iob_outb_req_pri_cnt_s cn38xxp2;
struct cvmx_iob_outb_req_pri_cnt_s cn52xx;
struct cvmx_iob_outb_req_pri_cnt_s cn52xxp1;
struct cvmx_iob_outb_req_pri_cnt_s cn56xx;
struct cvmx_iob_outb_req_pri_cnt_s cn56xxp1;
struct cvmx_iob_outb_req_pri_cnt_s cn58xx;
struct cvmx_iob_outb_req_pri_cnt_s cn58xxp1;
struct cvmx_iob_outb_req_pri_cnt_s cn63xx;
struct cvmx_iob_outb_req_pri_cnt_s cn63xxp1;
};
typedef union cvmx_iob_outb_req_pri_cnt cvmx_iob_outb_req_pri_cnt_t;
/**
* cvmx_iob_p2c_req_pri_cnt
*
* PKO To CMB Response Priority Counter = PKO to CMB Response Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of PKO Load access to the CMB.
*/
union cvmx_iob_p2c_req_pri_cnt
{
uint64_t u64;
struct cvmx_iob_p2c_req_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_p2c_req_pri_cnt_s cn38xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn38xxp2;
struct cvmx_iob_p2c_req_pri_cnt_s cn52xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn52xxp1;
struct cvmx_iob_p2c_req_pri_cnt_s cn56xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn56xxp1;
struct cvmx_iob_p2c_req_pri_cnt_s cn58xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn58xxp1;
struct cvmx_iob_p2c_req_pri_cnt_s cn63xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn63xxp1;
};
typedef union cvmx_iob_p2c_req_pri_cnt cvmx_iob_p2c_req_pri_cnt_t;
/**
* cvmx_iob_pkt_err
*
* IOB_PKT_ERR = IOB Packet Error Register
*
* Provides status about the failing packet recevie error. This is a PASS-2 register.
*/
union cvmx_iob_pkt_err
{
uint64_t u64;
struct cvmx_iob_pkt_err_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t vport : 6; /**< When IOB_INT_SUM[3:0] bit is set, this field
latches the failing vport associate with the
IOB_INT_SUM[3:0] bit set. */
uint64_t port : 6; /**< When IOB_INT_SUM[3:0] bit is set, this field
latches the failing port associate with the
IOB_INT_SUM[3:0] bit set. */
#else
uint64_t port : 6;
uint64_t vport : 6;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_iob_pkt_err_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t port : 6; /**< When IOB_INT_SUM[3:0] bit is set, this field
latches the failing port associate with the
IOB_INT_SUM[3:0] bit set. */
#else
uint64_t port : 6;
uint64_t reserved_6_63 : 58;
#endif
} cn30xx;
struct cvmx_iob_pkt_err_cn30xx cn31xx;
struct cvmx_iob_pkt_err_cn30xx cn38xx;
struct cvmx_iob_pkt_err_cn30xx cn38xxp2;
struct cvmx_iob_pkt_err_cn30xx cn50xx;
struct cvmx_iob_pkt_err_cn30xx cn52xx;
struct cvmx_iob_pkt_err_cn30xx cn52xxp1;
struct cvmx_iob_pkt_err_cn30xx cn56xx;
struct cvmx_iob_pkt_err_cn30xx cn56xxp1;
struct cvmx_iob_pkt_err_cn30xx cn58xx;
struct cvmx_iob_pkt_err_cn30xx cn58xxp1;
struct cvmx_iob_pkt_err_s cn63xx;
struct cvmx_iob_pkt_err_s cn63xxp1;
};
typedef union cvmx_iob_pkt_err cvmx_iob_pkt_err_t;
/**
* cvmx_iob_to_cmb_credits
*
* IOB_TO_CMB_CREDITS = IOB To CMB Credits
*
* Controls the number of reads and writes that may be outstanding to the L2C (via the CMB).
*/
union cvmx_iob_to_cmb_credits
{
uint64_t u64;
struct cvmx_iob_to_cmb_credits_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t pko_rd : 3; /**< Number of PKO reads that can be out to L2C where
0 == 8-credits. */
uint64_t ncb_rd : 3; /**< Number of NCB reads that can be out to L2C where
0 == 8-credits. */
uint64_t ncb_wr : 3; /**< Number of NCB/PKI writes that can be out to L2C
where 0 == 8-credits. */
#else
uint64_t ncb_wr : 3;
uint64_t ncb_rd : 3;
uint64_t pko_rd : 3;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_iob_to_cmb_credits_s cn52xx;
struct cvmx_iob_to_cmb_credits_s cn63xx;
struct cvmx_iob_to_cmb_credits_s cn63xxp1;
};
typedef union cvmx_iob_to_cmb_credits cvmx_iob_to_cmb_credits_t;
#endif
|