1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101
9102
9103
9104
9105
9106
9107
9108
9109
9110
9111
9112
9113
9114
9115
9116
9117
9118
9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138
9139
9140
9141
9142
9143
9144
9145
9146
9147
9148
9149
9150
9151
9152
9153
9154
9155
9156
9157
9158
9159
9160
9161
9162
9163
9164
9165
9166
9167
9168
9169
9170
9171
9172
9173
9174
9175
9176
9177
9178
9179
9180
9181
9182
9183
9184
9185
9186
9187
9188
9189
9190
9191
9192
9193
9194
9195
9196
9197
9198
9199
9200
9201
9202
9203
9204
9205
9206
9207
9208
9209
9210
9211
9212
9213
9214
9215
9216
9217
9218
9219
9220
9221
9222
9223
9224
9225
9226
9227
9228
9229
9230
9231
9232
9233
9234
9235
9236
9237
9238
9239
9240
9241
9242
9243
9244
9245
9246
9247
9248
9249
9250
9251
9252
9253
9254
9255
9256
9257
9258
9259
9260
9261
9262
9263
9264
9265
9266
9267
9268
9269
9270
9271
9272
9273
9274
9275
9276
9277
9278
9279
9280
9281
9282
9283
9284
9285
9286
9287
9288
9289
9290
9291
9292
9293
9294
9295
9296
9297
9298
9299
9300
9301
9302
9303
9304
9305
9306
9307
9308
9309
9310
9311
9312
9313
9314
9315
9316
9317
9318
9319
9320
9321
9322
9323
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337
9338
9339
9340
9341
9342
9343
9344
9345
9346
9347
9348
9349
9350
9351
9352
9353
9354
9355
9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374
9375
9376
9377
9378
9379
9380
9381
9382
9383
9384
9385
9386
9387
9388
9389
9390
9391
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406
9407
9408
9409
9410
9411
9412
9413
9414
9415
9416
9417
9418
9419
9420
9421
9422
9423
9424
9425
9426
9427
9428
9429
9430
9431
9432
9433
9434
9435
9436
9437
9438
9439
9440
9441
9442
9443
9444
9445
9446
9447
9448
9449
9450
9451
9452
9453
9454
9455
9456
9457
9458
9459
9460
9461
9462
9463
9464
9465
9466
9467
9468
9469
9470
9471
9472
9473
9474
9475
9476
9477
9478
9479
9480
9481
9482
9483
9484
9485
9486
9487
9488
9489
9490
9491
9492
9493
9494
9495
9496
9497
9498
9499
9500
9501
9502
9503
9504
9505
9506
9507
9508
9509
9510
9511
9512
9513
9514
9515
9516
9517
9518
9519
9520
9521
9522
9523
9524
9525
9526
9527
9528
9529
9530
9531
9532
9533
9534
9535
9536
9537
9538
9539
9540
9541
9542
9543
9544
9545
9546
9547
9548
9549
9550
9551
9552
9553
9554
9555
9556
9557
9558
9559
9560
9561
9562
9563
9564
9565
9566
9567
9568
9569
9570
9571
9572
9573
9574
9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590
9591
9592
9593
9594
9595
9596
9597
9598
9599
9600
9601
9602
9603
9604
9605
9606
9607
9608
9609
9610
9611
9612
9613
9614
9615
9616
9617
9618
9619
9620
9621
9622
9623
9624
9625
9626
9627
9628
9629
9630
9631
9632
9633
9634
9635
9636
9637
9638
9639
9640
9641
9642
9643
9644
9645
9646
9647
9648
9649
9650
9651
9652
9653
9654
9655
9656
9657
9658
9659
9660
9661
9662
9663
9664
9665
9666
9667
9668
9669
9670
9671
9672
9673
9674
9675
9676
9677
9678
9679
9680
9681
9682
9683
9684
9685
9686
9687
9688
9689
9690
9691
9692
9693
9694
9695
9696
9697
9698
9699
9700
9701
9702
9703
9704
9705
9706
9707
9708
9709
9710
9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729
9730
9731
9732
9733
9734
9735
9736
9737
9738
9739
9740
9741
9742
9743
9744
9745
9746
9747
9748
9749
9750
9751
9752
9753
9754
9755
9756
9757
9758
9759
9760
9761
9762
9763
9764
9765
9766
9767
9768
9769
9770
9771
9772
9773
9774
9775
9776
9777
9778
9779
9780
9781
9782
9783
9784
9785
9786
9787
9788
9789
9790
9791
9792
9793
9794
9795
9796
9797
9798
9799
9800
9801
9802
9803
9804
9805
9806
9807
9808
9809
9810
9811
9812
9813
9814
9815
9816
9817
9818
9819
9820
9821
9822
9823
9824
9825
9826
9827
9828
9829
9830
9831
9832
9833
9834
9835
9836
9837
9838
9839
9840
9841
9842
9843
9844
9845
9846
9847
9848
9849
9850
9851
9852
9853
9854
9855
9856
9857
9858
9859
9860
9861
9862
9863
9864
9865
9866
9867
9868
9869
9870
9871
9872
9873
9874
9875
9876
9877
9878
9879
9880
9881
9882
9883
9884
9885
9886
9887
9888
9889
9890
9891
9892
9893
9894
9895
9896
9897
9898
9899
9900
9901
9902
9903
9904
9905
9906
9907
9908
9909
9910
9911
9912
9913
9914
9915
9916
9917
9918
9919
9920
9921
9922
9923
9924
9925
9926
9927
9928
9929
9930
9931
9932
9933
9934
9935
9936
9937
9938
9939
9940
9941
9942
9943
9944
9945
9946
9947
9948
9949
9950
9951
9952
9953
9954
9955
9956
9957
9958
9959
9960
9961
9962
9963
9964
9965
9966
9967
9968
9969
9970
9971
9972
9973
9974
9975
9976
9977
9978
9979
9980
9981
9982
9983
9984
9985
9986
9987
9988
9989
9990
9991
9992
9993
9994
9995
9996
9997
9998
9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121
10122
10123
10124
10125
10126
10127
10128
10129
10130
10131
10132
10133
10134
10135
10136
10137
10138
10139
10140
10141
10142
10143
10144
10145
10146
10147
10148
10149
10150
10151
10152
10153
10154
10155
10156
10157
10158
10159
10160
10161
10162
10163
10164
10165
10166
10167
10168
10169
10170
10171
10172
10173
10174
10175
10176
10177
10178
10179
10180
10181
10182
10183
10184
10185
10186
10187
10188
10189
10190
10191
10192
10193
10194
10195
10196
10197
10198
10199
10200
10201
10202
10203
10204
10205
10206
10207
10208
10209
10210
10211
10212
10213
10214
10215
10216
10217
10218
10219
10220
10221
10222
10223
10224
10225
10226
10227
10228
10229
10230
10231
10232
10233
10234
10235
10236
10237
10238
10239
10240
10241
10242
10243
10244
10245
10246
10247
10248
10249
10250
10251
10252
10253
10254
10255
10256
10257
10258
10259
10260
10261
10262
10263
10264
10265
10266
10267
10268
10269
10270
10271
10272
10273
10274
10275
10276
10277
10278
10279
10280
10281
10282
10283
10284
10285
10286
10287
10288
10289
10290
10291
10292
10293
10294
10295
10296
10297
10298
10299
10300
10301
10302
10303
10304
10305
10306
10307
10308
10309
10310
10311
10312
10313
10314
10315
10316
10317
10318
10319
10320
10321
10322
10323
10324
10325
10326
10327
10328
10329
10330
10331
10332
10333
10334
10335
10336
10337
10338
10339
10340
10341
10342
10343
10344
10345
10346
10347
10348
10349
10350
10351
10352
10353
10354
10355
10356
10357
10358
10359
10360
10361
10362
10363
10364
10365
10366
10367
10368
10369
10370
10371
10372
10373
10374
10375
10376
10377
10378
10379
10380
10381
10382
10383
10384
10385
10386
10387
10388
10389
10390
10391
10392
10393
10394
10395
10396
10397
10398
10399
10400
10401
10402
10403
10404
10405
10406
10407
10408
10409
10410
10411
10412
10413
10414
10415
10416
10417
10418
10419
10420
10421
10422
10423
10424
10425
10426
10427
10428
10429
10430
10431
10432
10433
10434
10435
10436
10437
10438
10439
10440
10441
10442
10443
10444
10445
10446
10447
10448
10449
10450
10451
10452
10453
10454
10455
10456
10457
10458
10459
10460
10461
10462
10463
10464
10465
10466
10467
10468
10469
10470
10471
10472
10473
10474
10475
10476
10477
10478
10479
10480
10481
10482
10483
10484
10485
10486
10487
10488
10489
10490
10491
10492
10493
10494
10495
10496
10497
10498
10499
10500
10501
10502
10503
10504
10505
10506
10507
10508
10509
10510
10511
10512
10513
10514
10515
10516
10517
10518
10519
10520
10521
10522
10523
10524
10525
10526
10527
10528
10529
10530
10531
10532
10533
10534
10535
10536
10537
10538
10539
10540
10541
10542
10543
10544
10545
10546
10547
10548
10549
10550
10551
10552
10553
10554
10555
10556
10557
10558
10559
10560
10561
10562
10563
10564
10565
10566
10567
10568
10569
10570
10571
10572
10573
10574
10575
10576
10577
10578
10579
10580
10581
10582
10583
10584
10585
10586
10587
10588
10589
10590
10591
10592
10593
10594
10595
10596
10597
10598
10599
10600
10601
10602
10603
10604
10605
10606
10607
10608
10609
10610
10611
10612
10613
10614
10615
10616
10617
10618
10619
10620
10621
10622
10623
10624
10625
10626
10627
10628
10629
10630
10631
10632
10633
10634
10635
10636
10637
10638
10639
10640
10641
10642
10643
10644
10645
10646
10647
10648
10649
10650
10651
10652
10653
10654
10655
10656
10657
10658
10659
10660
10661
10662
10663
10664
10665
10666
10667
10668
10669
10670
10671
10672
10673
10674
10675
10676
10677
10678
10679
10680
10681
10682
10683
10684
10685
10686
10687
10688
10689
10690
10691
10692
10693
10694
10695
10696
10697
10698
10699
10700
10701
10702
10703
10704
10705
10706
10707
10708
10709
10710
10711
10712
10713
10714
10715
10716
10717
10718
10719
10720
10721
10722
10723
10724
10725
10726
10727
10728
10729
10730
10731
10732
10733
10734
10735
10736
10737
10738
10739
10740
10741
10742
10743
10744
10745
10746
10747
10748
10749
10750
10751
10752
10753
10754
10755
10756
10757
10758
10759
10760
10761
10762
10763
10764
10765
10766
10767
10768
10769
10770
10771
10772
10773
10774
10775
10776
10777
10778
10779
10780
10781
10782
10783
10784
10785
10786
10787
10788
10789
10790
10791
10792
10793
10794
10795
10796
10797
10798
10799
10800
10801
10802
10803
10804
10805
10806
10807
10808
10809
10810
10811
10812
10813
10814
10815
10816
10817
10818
10819
10820
10821
10822
10823
10824
10825
10826
10827
10828
10829
10830
10831
10832
10833
10834
10835
10836
10837
10838
10839
10840
10841
10842
10843
10844
10845
10846
10847
10848
10849
10850
10851
10852
10853
10854
10855
10856
10857
10858
10859
10860
10861
10862
10863
10864
10865
10866
10867
10868
10869
10870
10871
10872
10873
10874
10875
10876
10877
10878
10879
10880
10881
10882
10883
10884
10885
10886
10887
10888
10889
10890
10891
10892
10893
10894
10895
10896
10897
10898
10899
10900
10901
10902
10903
10904
10905
10906
10907
10908
10909
10910
10911
10912
10913
10914
10915
10916
10917
10918
10919
10920
10921
10922
10923
10924
10925
10926
10927
10928
10929
10930
10931
10932
10933
10934
10935
10936
10937
10938
10939
10940
10941
10942
10943
10944
10945
10946
10947
10948
10949
10950
10951
10952
10953
10954
10955
10956
10957
10958
10959
10960
10961
10962
10963
10964
10965
10966
10967
10968
10969
10970
10971
10972
10973
10974
10975
10976
10977
10978
10979
10980
10981
10982
10983
10984
10985
10986
10987
10988
10989
10990
10991
10992
10993
10994
10995
10996
10997
10998
10999
11000
11001
11002
11003
11004
11005
11006
11007
11008
11009
11010
11011
11012
11013
11014
11015
11016
11017
11018
11019
11020
11021
11022
11023
11024
11025
11026
11027
11028
11029
11030
11031
11032
11033
11034
11035
11036
11037
11038
11039
11040
11041
11042
11043
11044
11045
11046
11047
11048
11049
11050
11051
11052
11053
11054
11055
11056
11057
11058
11059
11060
11061
11062
11063
11064
11065
11066
11067
11068
11069
11070
11071
11072
11073
11074
11075
11076
11077
11078
11079
11080
11081
11082
11083
11084
11085
11086
11087
11088
11089
11090
11091
11092
11093
11094
11095
11096
11097
11098
11099
11100
11101
11102
11103
11104
11105
11106
11107
11108
11109
11110
11111
11112
11113
11114
11115
11116
11117
11118
11119
11120
11121
11122
11123
11124
11125
11126
11127
11128
11129
11130
11131
11132
11133
11134
11135
11136
11137
11138
11139
11140
11141
11142
11143
11144
11145
11146
11147
11148
11149
11150
11151
11152
11153
11154
11155
11156
11157
11158
11159
11160
11161
11162
11163
11164
11165
11166
11167
11168
11169
11170
11171
11172
11173
11174
11175
11176
11177
11178
11179
11180
11181
11182
11183
11184
11185
11186
11187
11188
11189
11190
11191
11192
11193
11194
11195
11196
11197
11198
11199
11200
11201
11202
11203
11204
11205
11206
11207
11208
11209
11210
11211
11212
11213
11214
11215
11216
11217
11218
11219
11220
11221
11222
11223
11224
11225
11226
11227
11228
11229
11230
11231
11232
11233
11234
11235
11236
11237
11238
11239
11240
11241
11242
11243
11244
11245
11246
11247
11248
11249
11250
11251
11252
11253
11254
11255
11256
11257
11258
11259
11260
11261
11262
11263
11264
11265
11266
11267
11268
11269
11270
11271
11272
11273
11274
11275
11276
11277
11278
11279
11280
11281
11282
11283
11284
11285
11286
11287
11288
11289
11290
11291
11292
11293
11294
11295
11296
11297
11298
11299
11300
11301
11302
11303
11304
11305
11306
11307
11308
11309
11310
11311
11312
11313
11314
11315
11316
11317
11318
11319
11320
11321
11322
11323
11324
11325
11326
11327
11328
11329
11330
11331
11332
11333
11334
11335
11336
11337
11338
11339
11340
11341
11342
11343
11344
11345
11346
11347
11348
11349
11350
11351
11352
11353
11354
11355
11356
11357
11358
11359
11360
11361
11362
11363
11364
11365
11366
11367
11368
11369
11370
11371
11372
11373
11374
11375
11376
11377
11378
11379
11380
11381
11382
11383
11384
11385
11386
11387
11388
11389
11390
11391
11392
11393
11394
11395
11396
11397
11398
11399
11400
11401
11402
11403
11404
11405
11406
11407
11408
11409
11410
11411
11412
11413
11414
11415
11416
11417
11418
11419
11420
11421
11422
11423
11424
11425
11426
11427
11428
11429
11430
11431
11432
11433
11434
11435
11436
11437
11438
11439
11440
11441
11442
11443
11444
11445
11446
11447
11448
11449
11450
11451
11452
11453
11454
11455
11456
11457
11458
11459
11460
11461
11462
11463
11464
11465
11466
11467
11468
11469
11470
11471
11472
11473
11474
11475
11476
11477
11478
11479
11480
11481
11482
11483
11484
11485
11486
11487
11488
11489
11490
11491
11492
11493
11494
11495
11496
11497
11498
11499
11500
11501
11502
11503
11504
11505
11506
11507
11508
11509
11510
11511
11512
11513
11514
11515
11516
11517
11518
11519
11520
11521
11522
11523
11524
11525
11526
11527
11528
11529
11530
11531
11532
11533
11534
11535
11536
11537
11538
11539
11540
11541
11542
11543
11544
11545
11546
11547
11548
11549
11550
11551
11552
11553
11554
11555
11556
11557
11558
11559
11560
11561
11562
11563
11564
11565
11566
11567
11568
11569
11570
11571
11572
11573
11574
11575
11576
11577
11578
11579
11580
11581
11582
11583
11584
11585
11586
11587
11588
11589
11590
11591
11592
11593
11594
11595
11596
11597
11598
11599
11600
11601
11602
11603
11604
11605
11606
11607
11608
11609
11610
11611
11612
11613
11614
11615
11616
11617
11618
11619
11620
11621
11622
11623
11624
11625
11626
11627
11628
11629
11630
11631
11632
11633
11634
11635
11636
11637
11638
11639
11640
11641
11642
11643
11644
11645
11646
11647
11648
11649
11650
11651
11652
11653
11654
11655
11656
11657
11658
11659
11660
11661
11662
11663
11664
11665
11666
11667
11668
11669
11670
11671
11672
11673
11674
11675
11676
11677
11678
11679
11680
11681
11682
11683
11684
11685
11686
11687
11688
11689
11690
11691
11692
11693
11694
11695
11696
11697
11698
11699
11700
11701
11702
11703
11704
11705
11706
11707
11708
11709
11710
11711
11712
11713
11714
11715
11716
11717
11718
11719
11720
11721
11722
11723
11724
11725
11726
11727
11728
11729
11730
11731
11732
11733
11734
11735
11736
11737
11738
11739
11740
11741
11742
11743
11744
11745
11746
11747
11748
11749
11750
11751
11752
11753
11754
11755
11756
11757
11758
11759
11760
11761
11762
11763
11764
11765
11766
11767
11768
11769
11770
11771
11772
11773
11774
11775
11776
11777
11778
11779
11780
11781
11782
11783
11784
11785
11786
11787
11788
11789
11790
11791
11792
11793
11794
11795
11796
11797
11798
11799
11800
11801
11802
11803
11804
11805
11806
11807
11808
11809
11810
11811
11812
11813
11814
11815
11816
11817
11818
11819
11820
11821
11822
11823
11824
11825
11826
11827
11828
11829
11830
11831
11832
11833
11834
11835
11836
11837
11838
11839
11840
11841
11842
11843
11844
11845
11846
11847
11848
11849
11850
11851
11852
11853
11854
11855
11856
11857
11858
11859
11860
11861
11862
11863
11864
11865
11866
11867
11868
11869
11870
11871
11872
11873
11874
11875
11876
11877
11878
11879
11880
11881
11882
11883
11884
11885
11886
11887
11888
11889
11890
11891
11892
11893
11894
11895
11896
11897
11898
11899
11900
11901
11902
11903
11904
11905
11906
11907
11908
11909
11910
11911
11912
11913
11914
11915
11916
11917
11918
11919
11920
11921
11922
11923
11924
11925
11926
11927
11928
11929
11930
11931
11932
11933
11934
11935
11936
11937
11938
11939
11940
11941
11942
11943
11944
11945
11946
11947
11948
11949
11950
11951
11952
11953
11954
11955
11956
11957
11958
11959
11960
11961
11962
11963
11964
11965
11966
11967
11968
11969
11970
11971
11972
11973
11974
11975
11976
11977
11978
11979
11980
11981
11982
11983
11984
11985
11986
11987
11988
11989
11990
11991
11992
11993
11994
11995
11996
11997
11998
11999
12000
12001
12002
12003
12004
12005
12006
12007
12008
12009
12010
12011
12012
12013
12014
12015
12016
12017
12018
12019
12020
12021
12022
12023
12024
12025
12026
12027
12028
12029
12030
12031
12032
12033
12034
12035
12036
12037
12038
12039
12040
12041
12042
12043
12044
12045
12046
12047
12048
12049
12050
12051
12052
12053
12054
12055
12056
12057
12058
12059
12060
12061
12062
12063
12064
12065
12066
12067
12068
12069
12070
12071
12072
12073
12074
12075
12076
12077
12078
12079
12080
12081
12082
12083
12084
12085
12086
12087
12088
12089
12090
12091
12092
12093
12094
12095
12096
12097
12098
12099
12100
12101
12102
12103
12104
12105
12106
12107
12108
12109
12110
12111
12112
12113
12114
12115
12116
12117
12118
12119
12120
12121
12122
12123
12124
12125
12126
12127
12128
12129
12130
12131
12132
12133
12134
12135
12136
12137
12138
12139
12140
12141
12142
12143
12144
12145
12146
12147
12148
12149
12150
12151
12152
12153
12154
12155
12156
12157
12158
12159
12160
12161
12162
12163
12164
12165
12166
12167
12168
12169
12170
12171
12172
12173
12174
12175
12176
12177
12178
12179
12180
12181
12182
12183
12184
12185
12186
12187
12188
12189
12190
12191
12192
12193
12194
12195
12196
12197
12198
12199
12200
12201
12202
12203
12204
12205
12206
12207
12208
12209
12210
12211
12212
12213
12214
12215
12216
12217
12218
12219
12220
12221
12222
12223
12224
12225
12226
12227
12228
12229
12230
12231
12232
12233
12234
12235
12236
12237
12238
12239
12240
12241
12242
12243
12244
12245
12246
12247
12248
12249
12250
12251
12252
12253
12254
12255
12256
12257
12258
12259
12260
12261
12262
12263
12264
12265
12266
12267
12268
12269
12270
12271
12272
12273
12274
12275
12276
12277
12278
12279
12280
12281
12282
12283
12284
12285
12286
12287
12288
12289
12290
12291
12292
12293
12294
12295
12296
12297
12298
12299
12300
12301
12302
12303
12304
12305
12306
12307
12308
12309
12310
12311
12312
12313
12314
12315
12316
12317
12318
12319
12320
12321
12322
12323
12324
12325
12326
12327
12328
12329
12330
12331
12332
12333
12334
12335
12336
12337
12338
12339
12340
12341
12342
12343
12344
12345
12346
12347
12348
12349
12350
12351
12352
12353
12354
12355
12356
12357
12358
12359
12360
12361
12362
12363
12364
12365
12366
12367
12368
12369
12370
12371
12372
12373
12374
12375
12376
12377
12378
12379
12380
12381
12382
12383
12384
12385
12386
12387
12388
12389
12390
12391
12392
12393
12394
12395
12396
12397
12398
12399
12400
12401
12402
12403
12404
12405
12406
12407
12408
12409
12410
12411
12412
12413
12414
12415
12416
12417
12418
12419
12420
12421
12422
12423
12424
12425
12426
12427
12428
12429
12430
12431
12432
12433
12434
12435
12436
12437
12438
12439
12440
12441
12442
12443
12444
12445
12446
12447
12448
12449
12450
12451
12452
12453
12454
12455
12456
12457
12458
12459
12460
12461
12462
12463
12464
12465
12466
12467
12468
12469
12470
12471
12472
12473
12474
12475
12476
12477
12478
12479
12480
12481
12482
12483
12484
12485
12486
12487
12488
12489
12490
12491
12492
12493
12494
12495
12496
12497
12498
12499
12500
12501
12502
12503
12504
12505
12506
12507
12508
12509
12510
12511
12512
12513
12514
12515
12516
12517
12518
12519
12520
12521
12522
12523
12524
12525
12526
12527
12528
12529
12530
12531
12532
12533
12534
12535
12536
12537
12538
12539
12540
12541
12542
12543
12544
12545
12546
12547
12548
12549
12550
12551
12552
12553
12554
12555
12556
12557
12558
12559
12560
12561
12562
12563
12564
12565
12566
12567
12568
12569
12570
12571
12572
12573
12574
12575
12576
12577
12578
12579
12580
12581
12582
12583
12584
12585
12586
12587
12588
12589
12590
12591
12592
12593
12594
12595
12596
12597
12598
12599
12600
12601
12602
12603
12604
12605
12606
12607
12608
12609
12610
12611
12612
12613
12614
12615
12616
12617
12618
12619
12620
12621
12622
12623
12624
12625
12626
12627
12628
12629
12630
12631
12632
12633
12634
12635
12636
12637
12638
12639
12640
12641
12642
12643
12644
12645
12646
12647
12648
12649
12650
12651
12652
12653
12654
12655
12656
12657
12658
12659
12660
12661
12662
12663
12664
12665
12666
12667
12668
12669
12670
12671
12672
12673
12674
12675
12676
12677
12678
12679
12680
12681
12682
12683
12684
12685
12686
12687
12688
12689
12690
12691
12692
12693
12694
12695
12696
12697
12698
12699
12700
12701
12702
12703
12704
12705
12706
12707
12708
12709
12710
12711
12712
12713
12714
12715
12716
12717
12718
12719
12720
12721
12722
12723
12724
12725
12726
12727
12728
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12739
12740
12741
12742
12743
12744
12745
12746
12747
12748
12749
12750
12751
12752
12753
12754
12755
12756
12757
12758
12759
12760
12761
12762
12763
12764
12765
12766
12767
12768
12769
12770
12771
12772
12773
12774
12775
12776
12777
12778
12779
12780
12781
12782
12783
12784
12785
12786
12787
12788
12789
12790
12791
12792
12793
12794
12795
12796
12797
12798
12799
12800
12801
12802
12803
12804
12805
12806
12807
12808
12809
12810
12811
12812
12813
12814
12815
12816
12817
12818
12819
12820
12821
12822
12823
12824
12825
12826
12827
12828
12829
12830
12831
12832
12833
12834
12835
12836
12837
12838
12839
12840
12841
12842
12843
12844
12845
12846
12847
12848
12849
12850
12851
12852
12853
12854
12855
12856
12857
12858
12859
12860
12861
12862
12863
12864
12865
12866
12867
12868
12869
12870
12871
12872
12873
12874
12875
12876
12877
12878
12879
12880
12881
12882
12883
12884
12885
12886
12887
12888
12889
12890
12891
12892
12893
12894
12895
12896
12897
12898
12899
12900
12901
12902
12903
12904
12905
12906
12907
12908
12909
12910
12911
12912
12913
12914
12915
12916
12917
12918
12919
12920
12921
12922
12923
12924
12925
12926
12927
12928
12929
12930
12931
12932
12933
12934
12935
12936
12937
12938
12939
12940
12941
12942
12943
12944
12945
12946
12947
12948
12949
12950
12951
12952
12953
12954
12955
12956
12957
12958
12959
12960
12961
12962
12963
12964
12965
12966
12967
12968
12969
12970
12971
12972
12973
12974
12975
12976
12977
12978
12979
12980
12981
12982
12983
12984
12985
12986
12987
12988
12989
12990
12991
12992
12993
12994
12995
12996
12997
12998
12999
13000
13001
13002
13003
13004
13005
13006
13007
13008
13009
13010
13011
13012
13013
13014
13015
13016
13017
13018
13019
13020
13021
13022
13023
13024
13025
13026
13027
13028
13029
13030
13031
13032
13033
13034
13035
13036
13037
13038
13039
13040
13041
13042
13043
13044
13045
13046
13047
13048
13049
13050
13051
13052
13053
13054
13055
13056
13057
13058
13059
13060
13061
13062
13063
13064
13065
13066
13067
13068
13069
13070
13071
13072
13073
13074
13075
13076
13077
13078
13079
13080
13081
13082
13083
13084
13085
13086
13087
13088
13089
13090
13091
13092
13093
13094
13095
13096
13097
13098
13099
13100
13101
13102
13103
13104
13105
13106
13107
13108
13109
13110
13111
13112
13113
13114
13115
13116
13117
13118
13119
13120
13121
13122
13123
13124
13125
13126
13127
13128
13129
13130
13131
13132
13133
13134
13135
13136
13137
13138
13139
13140
13141
13142
13143
13144
13145
13146
13147
13148
13149
13150
13151
13152
13153
13154
13155
13156
13157
13158
13159
13160
13161
13162
13163
13164
13165
13166
13167
13168
13169
13170
13171
13172
13173
13174
13175
13176
13177
13178
13179
13180
13181
13182
13183
13184
13185
13186
13187
13188
13189
13190
13191
13192
13193
13194
13195
13196
13197
13198
13199
13200
13201
13202
13203
13204
13205
13206
13207
13208
13209
13210
13211
13212
13213
13214
13215
13216
13217
13218
13219
13220
13221
13222
13223
13224
13225
13226
13227
13228
13229
13230
13231
13232
13233
13234
13235
13236
13237
13238
13239
13240
13241
13242
13243
13244
13245
13246
13247
13248
13249
13250
13251
13252
13253
13254
13255
13256
13257
13258
13259
13260
13261
13262
13263
13264
13265
13266
13267
13268
13269
13270
13271
13272
13273
13274
13275
13276
13277
13278
13279
13280
13281
13282
13283
13284
13285
13286
13287
13288
13289
13290
13291
13292
13293
13294
13295
13296
13297
13298
13299
13300
13301
13302
13303
13304
13305
13306
13307
13308
13309
13310
13311
13312
13313
13314
13315
13316
13317
13318
13319
13320
13321
13322
13323
13324
13325
13326
13327
13328
13329
13330
13331
13332
13333
13334
13335
13336
13337
13338
13339
13340
13341
13342
13343
13344
13345
13346
13347
13348
13349
13350
13351
13352
13353
13354
13355
13356
13357
13358
13359
13360
13361
13362
13363
13364
13365
13366
13367
13368
13369
13370
13371
13372
13373
13374
13375
13376
13377
13378
13379
13380
13381
13382
13383
13384
13385
13386
13387
13388
13389
13390
13391
13392
13393
13394
13395
13396
13397
13398
13399
13400
13401
13402
13403
13404
13405
13406
13407
13408
13409
13410
13411
13412
13413
13414
13415
13416
13417
13418
13419
13420
13421
13422
13423
13424
13425
13426
13427
13428
13429
13430
13431
13432
13433
13434
13435
13436
13437
13438
13439
13440
13441
13442
13443
13444
13445
13446
13447
13448
13449
13450
13451
13452
13453
13454
13455
13456
13457
13458
13459
13460
13461
13462
13463
13464
13465
13466
13467
13468
13469
13470
13471
13472
13473
13474
13475
13476
13477
13478
13479
13480
13481
13482
13483
13484
13485
13486
13487
13488
13489
13490
13491
13492
13493
13494
13495
13496
13497
13498
13499
13500
13501
13502
13503
13504
13505
13506
13507
13508
13509
13510
13511
13512
13513
13514
13515
13516
13517
13518
13519
13520
13521
13522
13523
13524
13525
13526
13527
13528
13529
13530
13531
13532
13533
13534
13535
13536
13537
13538
13539
13540
13541
13542
13543
13544
13545
13546
13547
13548
13549
13550
13551
13552
13553
13554
13555
13556
13557
13558
13559
13560
13561
13562
13563
13564
13565
13566
13567
13568
13569
13570
13571
13572
13573
13574
13575
13576
13577
13578
13579
13580
13581
13582
13583
13584
13585
13586
13587
13588
13589
13590
13591
13592
13593
13594
13595
13596
13597
13598
13599
13600
13601
13602
13603
13604
13605
13606
13607
13608
13609
13610
13611
13612
13613
13614
13615
13616
13617
13618
13619
13620
13621
13622
13623
13624
13625
13626
13627
13628
13629
13630
13631
13632
13633
13634
13635
13636
13637
13638
13639
13640
13641
13642
13643
13644
13645
13646
13647
13648
13649
13650
13651
13652
13653
13654
13655
13656
13657
13658
13659
13660
13661
13662
13663
13664
13665
13666
13667
13668
13669
13670
13671
13672
13673
13674
13675
13676
13677
13678
13679
13680
13681
13682
13683
13684
13685
13686
13687
13688
13689
13690
13691
13692
13693
13694
13695
13696
13697
13698
13699
13700
13701
13702
13703
13704
13705
13706
13707
13708
13709
13710
13711
13712
13713
13714
13715
13716
13717
13718
13719
13720
13721
13722
13723
13724
13725
13726
13727
13728
13729
13730
13731
13732
13733
13734
13735
13736
13737
13738
13739
13740
13741
13742
13743
13744
13745
13746
13747
13748
13749
13750
13751
13752
13753
13754
13755
13756
13757
13758
13759
13760
13761
13762
13763
13764
13765
13766
13767
13768
13769
13770
13771
13772
13773
13774
13775
13776
13777
13778
13779
13780
13781
13782
13783
13784
13785
13786
13787
13788
13789
13790
13791
13792
13793
13794
13795
13796
13797
13798
13799
13800
13801
13802
13803
13804
13805
13806
13807
13808
13809
13810
13811
13812
13813
13814
13815
13816
13817
13818
13819
13820
13821
13822
13823
13824
13825
13826
13827
13828
13829
13830
13831
13832
13833
13834
13835
13836
13837
13838
13839
13840
13841
13842
13843
13844
13845
13846
13847
13848
13849
13850
13851
13852
13853
13854
13855
13856
13857
13858
13859
13860
13861
13862
13863
13864
13865
13866
13867
13868
13869
13870
13871
13872
13873
13874
13875
13876
13877
13878
13879
13880
13881
13882
13883
13884
13885
13886
13887
13888
13889
13890
13891
13892
13893
13894
13895
13896
13897
13898
13899
13900
13901
13902
13903
13904
13905
13906
13907
13908
13909
13910
13911
13912
13913
13914
13915
13916
13917
13918
13919
13920
13921
13922
13923
13924
13925
13926
13927
13928
13929
13930
13931
13932
13933
13934
13935
13936
13937
13938
13939
13940
13941
13942
13943
13944
13945
13946
13947
13948
13949
13950
13951
13952
13953
13954
13955
13956
13957
13958
13959
13960
13961
13962
13963
13964
13965
13966
13967
13968
13969
13970
13971
13972
13973
13974
13975
13976
13977
13978
13979
13980
13981
13982
13983
13984
13985
13986
13987
13988
13989
13990
13991
13992
13993
13994
13995
13996
13997
13998
13999
14000
14001
14002
14003
14004
14005
14006
14007
14008
14009
14010
14011
14012
14013
14014
14015
14016
14017
14018
14019
14020
14021
14022
14023
14024
14025
14026
14027
14028
14029
14030
14031
14032
14033
14034
14035
14036
14037
14038
14039
14040
14041
14042
14043
14044
14045
14046
14047
14048
14049
14050
14051
14052
14053
14054
14055
14056
14057
14058
14059
14060
14061
14062
14063
14064
14065
14066
14067
14068
14069
14070
14071
14072
14073
14074
14075
14076
14077
14078
14079
14080
14081
14082
14083
14084
14085
14086
14087
14088
14089
14090
14091
14092
14093
14094
14095
14096
14097
14098
14099
14100
14101
14102
14103
14104
14105
14106
14107
14108
14109
14110
14111
14112
14113
14114
14115
14116
14117
14118
14119
14120
14121
14122
14123
14124
14125
14126
14127
14128
14129
14130
14131
14132
14133
14134
14135
14136
14137
14138
14139
14140
14141
14142
14143
14144
14145
14146
14147
14148
14149
14150
14151
14152
14153
14154
14155
14156
14157
14158
14159
14160
14161
14162
14163
14164
14165
14166
14167
14168
14169
14170
14171
14172
14173
14174
14175
14176
14177
14178
14179
14180
14181
14182
14183
14184
14185
14186
14187
14188
14189
14190
14191
14192
14193
14194
14195
14196
14197
14198
14199
14200
14201
14202
14203
14204
14205
14206
14207
14208
14209
14210
14211
14212
14213
14214
14215
14216
14217
14218
14219
14220
14221
14222
14223
14224
14225
14226
14227
14228
14229
14230
14231
14232
14233
14234
14235
14236
14237
14238
14239
14240
14241
14242
14243
14244
14245
14246
14247
14248
14249
14250
14251
14252
14253
14254
14255
14256
14257
14258
14259
14260
14261
14262
14263
14264
14265
14266
14267
14268
14269
14270
14271
14272
14273
14274
14275
14276
14277
14278
14279
14280
14281
14282
14283
14284
14285
14286
14287
14288
14289
14290
14291
14292
14293
14294
14295
14296
14297
14298
14299
14300
14301
14302
14303
14304
14305
14306
14307
14308
14309
14310
14311
14312
14313
14314
14315
14316
14317
14318
14319
14320
14321
14322
14323
14324
14325
14326
14327
14328
14329
14330
14331
14332
14333
14334
14335
14336
14337
14338
14339
14340
14341
14342
14343
14344
14345
14346
14347
14348
14349
14350
14351
14352
14353
14354
14355
14356
14357
14358
14359
14360
14361
14362
14363
14364
14365
14366
14367
14368
14369
14370
14371
14372
14373
14374
14375
14376
14377
14378
14379
14380
14381
14382
14383
14384
14385
14386
14387
14388
14389
14390
14391
14392
14393
14394
14395
14396
14397
14398
14399
14400
14401
14402
14403
14404
14405
14406
14407
14408
14409
14410
14411
14412
14413
14414
14415
14416
14417
14418
14419
14420
14421
14422
14423
14424
14425
14426
14427
14428
14429
14430
14431
14432
14433
14434
14435
14436
14437
14438
14439
14440
14441
14442
14443
14444
14445
14446
14447
14448
14449
14450
14451
14452
14453
14454
14455
14456
14457
14458
14459
14460
14461
14462
14463
14464
14465
14466
14467
14468
14469
14470
14471
14472
14473
14474
14475
14476
14477
14478
14479
14480
14481
14482
14483
14484
14485
14486
14487
14488
14489
14490
14491
14492
14493
14494
14495
14496
14497
14498
14499
14500
14501
14502
14503
14504
14505
14506
14507
14508
14509
14510
14511
14512
14513
14514
14515
14516
14517
14518
14519
14520
14521
14522
14523
14524
14525
14526
14527
14528
14529
14530
14531
14532
14533
14534
14535
14536
14537
14538
14539
14540
14541
14542
14543
14544
14545
14546
14547
14548
14549
14550
14551
14552
14553
14554
14555
14556
14557
14558
14559
14560
14561
14562
14563
14564
14565
14566
14567
14568
14569
14570
14571
14572
14573
14574
14575
14576
14577
14578
14579
14580
14581
14582
14583
14584
14585
14586
14587
14588
14589
14590
14591
14592
14593
14594
14595
14596
14597
14598
14599
14600
14601
14602
14603
14604
14605
14606
14607
14608
14609
14610
14611
14612
14613
14614
14615
14616
14617
14618
14619
14620
14621
14622
14623
14624
14625
14626
14627
14628
14629
14630
14631
14632
14633
14634
14635
14636
14637
14638
14639
14640
14641
14642
14643
14644
14645
14646
14647
14648
14649
14650
14651
14652
14653
14654
14655
14656
14657
14658
14659
14660
14661
14662
14663
14664
14665
14666
14667
14668
14669
14670
14671
14672
14673
14674
14675
14676
14677
14678
14679
14680
14681
14682
14683
14684
14685
14686
14687
14688
14689
14690
14691
14692
14693
14694
14695
14696
14697
14698
14699
14700
14701
14702
14703
14704
14705
14706
14707
14708
14709
14710
14711
14712
14713
14714
14715
14716
14717
14718
14719
14720
14721
14722
14723
14724
14725
14726
14727
14728
14729
14730
14731
14732
14733
14734
14735
14736
14737
14738
14739
14740
14741
14742
14743
14744
14745
14746
14747
14748
14749
14750
14751
14752
14753
14754
14755
14756
14757
14758
14759
14760
14761
14762
14763
14764
14765
14766
14767
14768
14769
14770
14771
14772
14773
14774
14775
14776
14777
14778
14779
14780
14781
14782
14783
14784
14785
14786
14787
14788
14789
14790
14791
14792
14793
14794
14795
14796
14797
14798
14799
14800
14801
14802
14803
14804
14805
14806
14807
14808
14809
14810
14811
14812
14813
14814
14815
14816
14817
14818
14819
14820
14821
14822
14823
14824
14825
14826
14827
14828
14829
14830
14831
14832
14833
14834
14835
14836
14837
14838
14839
14840
14841
14842
14843
14844
14845
14846
14847
14848
14849
14850
14851
14852
14853
14854
14855
14856
14857
14858
14859
14860
14861
14862
14863
14864
14865
14866
14867
14868
14869
14870
14871
14872
14873
14874
14875
14876
14877
14878
14879
14880
14881
14882
14883
14884
14885
14886
14887
14888
14889
14890
14891
14892
14893
14894
14895
14896
14897
14898
14899
14900
14901
14902
14903
14904
14905
14906
14907
14908
14909
14910
14911
14912
14913
14914
14915
14916
14917
14918
14919
14920
14921
14922
14923
14924
14925
14926
14927
14928
14929
14930
14931
14932
14933
14934
14935
14936
14937
14938
14939
14940
14941
14942
14943
14944
14945
14946
14947
14948
14949
14950
14951
14952
14953
14954
14955
14956
14957
14958
14959
14960
14961
14962
14963
14964
14965
14966
14967
14968
14969
14970
14971
14972
14973
14974
14975
14976
14977
14978
14979
14980
14981
14982
14983
14984
14985
14986
14987
14988
14989
14990
14991
14992
14993
14994
14995
14996
14997
14998
14999
15000
15001
15002
15003
15004
15005
15006
15007
15008
15009
15010
15011
15012
15013
15014
15015
15016
15017
15018
15019
15020
15021
15022
15023
15024
15025
15026
15027
15028
15029
15030
15031
15032
15033
15034
15035
15036
15037
15038
15039
15040
15041
15042
15043
15044
15045
15046
15047
15048
15049
15050
15051
15052
15053
15054
15055
15056
15057
15058
15059
15060
15061
15062
15063
15064
15065
15066
15067
15068
15069
15070
15071
15072
15073
15074
15075
15076
15077
15078
15079
15080
15081
15082
15083
15084
15085
15086
15087
15088
15089
15090
15091
15092
15093
15094
15095
15096
15097
15098
15099
15100
15101
15102
15103
15104
15105
15106
15107
15108
15109
15110
15111
15112
15113
15114
15115
15116
15117
15118
15119
15120
15121
15122
15123
15124
15125
15126
15127
15128
15129
15130
15131
15132
15133
15134
15135
15136
15137
15138
15139
15140
15141
15142
15143
15144
15145
15146
15147
15148
15149
15150
15151
15152
15153
15154
15155
15156
15157
15158
15159
15160
15161
15162
15163
15164
15165
15166
15167
15168
15169
15170
15171
15172
15173
15174
15175
15176
15177
15178
15179
15180
15181
15182
15183
15184
15185
15186
15187
15188
15189
15190
15191
15192
15193
15194
15195
15196
15197
15198
15199
15200
15201
15202
15203
15204
15205
15206
15207
15208
15209
15210
15211
15212
15213
15214
15215
15216
15217
15218
15219
15220
15221
15222
15223
15224
15225
15226
15227
15228
15229
15230
15231
15232
15233
15234
15235
15236
15237
15238
15239
15240
15241
15242
15243
15244
15245
15246
15247
15248
15249
15250
15251
15252
15253
15254
15255
15256
15257
15258
15259
15260
15261
15262
15263
15264
15265
15266
15267
15268
15269
15270
15271
15272
15273
15274
15275
15276
15277
15278
15279
15280
15281
15282
15283
15284
15285
15286
15287
15288
15289
15290
15291
15292
15293
15294
15295
15296
15297
15298
15299
15300
15301
15302
15303
15304
15305
15306
15307
15308
15309
15310
15311
15312
15313
15314
15315
15316
15317
15318
15319
15320
15321
15322
15323
15324
15325
15326
15327
15328
15329
15330
15331
15332
15333
15334
15335
15336
15337
15338
15339
15340
15341
15342
15343
15344
15345
15346
15347
15348
15349
15350
15351
15352
15353
15354
15355
15356
15357
15358
15359
15360
15361
15362
15363
15364
15365
15366
15367
15368
15369
15370
15371
15372
15373
15374
15375
15376
15377
15378
15379
15380
15381
15382
15383
15384
15385
15386
15387
15388
15389
15390
15391
15392
15393
15394
15395
15396
15397
15398
15399
15400
15401
15402
15403
15404
15405
15406
15407
15408
15409
15410
15411
15412
15413
15414
15415
15416
15417
15418
15419
15420
15421
15422
15423
15424
15425
15426
15427
15428
15429
15430
15431
15432
15433
15434
15435
15436
15437
15438
15439
15440
15441
15442
15443
15444
15445
15446
15447
15448
15449
15450
15451
15452
15453
15454
15455
15456
15457
15458
15459
15460
15461
15462
15463
15464
15465
15466
15467
15468
15469
15470
15471
15472
15473
15474
15475
15476
15477
15478
15479
15480
15481
15482
15483
15484
15485
15486
15487
15488
15489
15490
15491
15492
15493
15494
15495
15496
15497
15498
15499
15500
15501
15502
15503
15504
15505
15506
15507
15508
15509
15510
15511
15512
15513
15514
15515
15516
15517
15518
15519
15520
15521
15522
15523
15524
15525
15526
15527
15528
15529
15530
15531
15532
15533
15534
15535
15536
15537
15538
15539
15540
15541
15542
15543
15544
15545
15546
15547
15548
15549
15550
15551
15552
15553
15554
15555
15556
15557
15558
15559
15560
15561
15562
15563
15564
15565
15566
15567
15568
15569
15570
15571
15572
15573
15574
15575
15576
15577
15578
15579
15580
15581
15582
15583
15584
15585
15586
15587
15588
15589
15590
15591
15592
15593
15594
15595
15596
15597
15598
15599
15600
15601
15602
15603
15604
15605
15606
15607
15608
15609
15610
15611
15612
15613
15614
15615
15616
15617
15618
15619
15620
15621
15622
15623
15624
15625
15626
15627
15628
15629
15630
15631
15632
15633
15634
15635
15636
15637
15638
15639
15640
15641
15642
15643
15644
15645
15646
15647
15648
15649
15650
15651
15652
15653
15654
15655
15656
15657
15658
15659
15660
15661
15662
15663
15664
15665
15666
15667
15668
15669
15670
15671
15672
15673
15674
15675
15676
15677
15678
15679
15680
15681
15682
15683
15684
15685
15686
15687
15688
15689
15690
15691
15692
15693
15694
15695
15696
15697
15698
15699
15700
15701
15702
15703
15704
15705
15706
15707
15708
15709
15710
15711
15712
15713
15714
15715
15716
15717
15718
15719
15720
15721
15722
15723
15724
15725
15726
15727
15728
15729
15730
15731
15732
15733
15734
15735
15736
15737
15738
15739
15740
15741
15742
15743
15744
15745
15746
15747
15748
15749
15750
15751
15752
15753
15754
15755
15756
15757
15758
15759
15760
15761
15762
15763
15764
15765
15766
15767
15768
15769
15770
15771
15772
15773
15774
15775
15776
15777
15778
15779
15780
15781
15782
15783
15784
15785
15786
15787
15788
15789
15790
15791
15792
15793
15794
15795
15796
15797
15798
15799
15800
15801
15802
15803
15804
15805
15806
15807
15808
15809
15810
15811
15812
15813
15814
15815
15816
15817
15818
15819
15820
15821
15822
15823
15824
15825
15826
15827
15828
15829
15830
15831
15832
15833
15834
15835
15836
15837
15838
15839
15840
15841
15842
15843
15844
15845
15846
15847
15848
15849
15850
15851
15852
15853
15854
15855
15856
15857
15858
15859
15860
15861
15862
15863
15864
15865
15866
15867
15868
15869
15870
15871
15872
15873
15874
15875
15876
15877
15878
15879
15880
15881
15882
15883
15884
15885
15886
15887
15888
15889
15890
15891
15892
15893
15894
15895
15896
15897
15898
15899
15900
15901
15902
15903
15904
15905
15906
15907
15908
15909
15910
15911
15912
15913
15914
15915
15916
15917
15918
15919
15920
15921
15922
15923
15924
15925
15926
15927
15928
15929
15930
15931
15932
15933
15934
15935
15936
15937
15938
15939
15940
15941
15942
15943
15944
15945
15946
15947
15948
15949
15950
15951
15952
15953
15954
15955
15956
15957
15958
15959
15960
15961
15962
15963
15964
15965
15966
15967
15968
15969
15970
15971
15972
15973
15974
15975
15976
15977
15978
15979
15980
15981
15982
15983
15984
15985
15986
15987
15988
15989
15990
15991
15992
15993
15994
15995
15996
15997
15998
15999
16000
16001
16002
16003
16004
16005
16006
16007
16008
16009
16010
16011
16012
16013
16014
16015
16016
16017
16018
16019
16020
16021
16022
16023
16024
16025
16026
16027
16028
16029
16030
16031
16032
16033
16034
16035
16036
16037
16038
16039
16040
16041
16042
16043
16044
16045
16046
16047
16048
16049
16050
16051
16052
16053
16054
16055
16056
16057
16058
16059
16060
16061
16062
16063
16064
16065
16066
16067
16068
16069
16070
16071
16072
16073
16074
16075
16076
16077
16078
16079
16080
16081
16082
16083
16084
16085
16086
16087
16088
16089
16090
16091
16092
16093
16094
16095
16096
16097
16098
16099
16100
16101
16102
16103
16104
16105
16106
16107
16108
16109
16110
16111
16112
16113
16114
16115
16116
16117
16118
16119
16120
16121
16122
16123
16124
16125
16126
16127
16128
16129
16130
16131
16132
16133
16134
16135
16136
16137
16138
16139
16140
16141
16142
16143
16144
16145
16146
16147
16148
16149
16150
16151
16152
16153
16154
16155
16156
16157
16158
16159
16160
16161
16162
16163
16164
16165
16166
16167
16168
16169
16170
16171
16172
16173
16174
16175
16176
16177
16178
16179
16180
16181
16182
16183
16184
16185
16186
16187
16188
16189
16190
16191
16192
16193
16194
16195
16196
16197
16198
16199
16200
16201
16202
16203
16204
16205
16206
16207
16208
16209
16210
16211
16212
16213
16214
16215
16216
16217
16218
16219
16220
16221
16222
16223
16224
16225
16226
16227
16228
16229
16230
16231
16232
16233
16234
16235
16236
16237
16238
16239
16240
16241
16242
16243
16244
16245
16246
16247
16248
16249
16250
16251
16252
16253
16254
16255
16256
16257
16258
16259
16260
16261
16262
16263
16264
16265
16266
16267
16268
16269
16270
16271
16272
16273
16274
16275
16276
16277
16278
16279
16280
16281
16282
16283
16284
16285
16286
16287
16288
16289
16290
16291
16292
16293
16294
16295
16296
16297
16298
16299
16300
16301
16302
16303
16304
16305
16306
16307
16308
16309
16310
16311
16312
16313
16314
16315
16316
16317
16318
16319
16320
16321
16322
16323
16324
16325
16326
16327
16328
16329
16330
16331
16332
16333
16334
16335
16336
16337
16338
16339
16340
16341
16342
16343
16344
16345
16346
16347
16348
16349
16350
16351
16352
16353
16354
16355
16356
16357
16358
16359
16360
16361
16362
16363
16364
16365
16366
16367
16368
16369
16370
16371
16372
16373
16374
16375
16376
16377
16378
16379
16380
16381
16382
16383
16384
16385
16386
16387
16388
16389
16390
16391
16392
16393
16394
16395
16396
16397
16398
16399
16400
16401
16402
16403
16404
16405
16406
16407
16408
16409
16410
16411
16412
16413
16414
16415
16416
16417
16418
16419
16420
16421
16422
16423
16424
16425
16426
16427
16428
16429
16430
16431
16432
16433
16434
16435
16436
16437
16438
16439
16440
16441
16442
16443
16444
16445
16446
16447
16448
16449
16450
16451
16452
16453
16454
16455
16456
16457
16458
16459
16460
16461
16462
16463
16464
16465
16466
16467
16468
16469
16470
16471
16472
16473
16474
16475
16476
16477
16478
16479
16480
16481
16482
16483
16484
16485
16486
16487
16488
16489
16490
16491
16492
16493
16494
16495
16496
16497
16498
16499
16500
16501
16502
16503
16504
16505
16506
16507
16508
16509
16510
16511
16512
16513
16514
16515
16516
16517
16518
16519
16520
16521
16522
16523
16524
16525
16526
16527
16528
16529
16530
16531
16532
16533
16534
16535
16536
16537
16538
16539
16540
16541
16542
16543
16544
16545
16546
16547
16548
16549
16550
16551
16552
16553
16554
16555
16556
16557
16558
16559
16560
16561
16562
16563
16564
16565
16566
16567
16568
16569
16570
16571
16572
16573
16574
16575
16576
16577
16578
16579
16580
16581
16582
16583
16584
16585
16586
16587
16588
16589
16590
16591
16592
16593
16594
16595
16596
16597
16598
16599
16600
16601
16602
16603
16604
16605
16606
16607
16608
16609
16610
16611
16612
16613
16614
16615
16616
16617
16618
16619
16620
16621
16622
16623
16624
16625
16626
16627
16628
16629
16630
16631
16632
16633
16634
16635
16636
16637
16638
16639
16640
16641
16642
16643
16644
16645
16646
16647
16648
16649
16650
16651
16652
16653
16654
16655
16656
16657
16658
16659
16660
16661
16662
16663
16664
16665
16666
16667
16668
16669
16670
16671
16672
16673
16674
16675
16676
16677
16678
16679
16680
16681
16682
16683
16684
16685
16686
16687
16688
16689
16690
16691
16692
16693
16694
16695
16696
16697
16698
16699
16700
16701
16702
16703
16704
16705
16706
16707
16708
16709
16710
16711
16712
16713
16714
16715
16716
16717
16718
16719
16720
16721
16722
16723
16724
16725
16726
16727
16728
16729
16730
16731
16732
16733
16734
16735
16736
16737
16738
16739
16740
16741
16742
16743
16744
16745
16746
16747
16748
16749
16750
16751
16752
16753
16754
16755
16756
16757
16758
16759
16760
16761
16762
16763
16764
16765
16766
16767
16768
16769
16770
16771
16772
16773
16774
16775
16776
16777
16778
16779
16780
16781
16782
16783
16784
16785
16786
16787
16788
16789
16790
16791
16792
16793
16794
16795
16796
16797
16798
16799
16800
16801
16802
16803
16804
16805
16806
16807
16808
16809
16810
16811
16812
16813
16814
16815
16816
16817
16818
16819
16820
16821
16822
16823
16824
16825
16826
16827
16828
16829
16830
16831
16832
16833
16834
16835
16836
16837
16838
16839
16840
16841
16842
16843
16844
16845
16846
16847
16848
16849
16850
16851
16852
16853
16854
16855
16856
16857
16858
16859
16860
16861
16862
16863
16864
16865
16866
16867
16868
16869
16870
16871
16872
16873
16874
16875
16876
16877
16878
16879
16880
16881
16882
16883
16884
16885
16886
16887
16888
16889
16890
16891
16892
16893
16894
16895
16896
16897
16898
16899
16900
16901
16902
16903
16904
16905
16906
16907
16908
16909
16910
16911
16912
16913
16914
16915
16916
16917
16918
16919
16920
16921
16922
16923
16924
16925
16926
16927
16928
16929
16930
16931
16932
16933
16934
16935
16936
16937
16938
16939
16940
16941
16942
16943
16944
16945
16946
16947
16948
16949
16950
16951
16952
16953
16954
16955
16956
16957
16958
16959
16960
16961
16962
16963
16964
16965
16966
16967
16968
16969
16970
16971
16972
16973
16974
16975
16976
16977
16978
16979
16980
16981
16982
16983
16984
16985
16986
16987
16988
16989
16990
16991
16992
16993
16994
16995
16996
16997
16998
16999
17000
17001
17002
17003
17004
17005
17006
17007
17008
17009
17010
17011
17012
17013
17014
17015
17016
17017
17018
17019
17020
17021
17022
17023
17024
17025
17026
17027
17028
17029
17030
17031
17032
17033
17034
17035
17036
17037
17038
17039
17040
17041
17042
17043
17044
17045
17046
17047
17048
17049
17050
17051
17052
17053
17054
17055
17056
17057
17058
17059
17060
17061
17062
17063
17064
17065
17066
17067
17068
17069
17070
17071
17072
17073
17074
17075
17076
17077
17078
17079
17080
17081
17082
17083
17084
17085
17086
17087
17088
17089
17090
17091
17092
17093
17094
17095
17096
17097
17098
17099
17100
17101
17102
17103
17104
17105
17106
17107
17108
17109
17110
17111
17112
17113
17114
17115
17116
17117
17118
17119
17120
17121
17122
17123
17124
17125
17126
17127
17128
17129
17130
17131
17132
17133
17134
17135
17136
17137
17138
17139
17140
17141
17142
17143
17144
17145
17146
17147
17148
17149
17150
17151
17152
17153
17154
17155
17156
17157
17158
17159
17160
17161
17162
17163
17164
17165
17166
17167
17168
17169
17170
17171
17172
17173
17174
17175
17176
17177
17178
17179
17180
17181
17182
17183
17184
17185
17186
17187
17188
17189
17190
17191
17192
17193
17194
17195
17196
17197
17198
17199
17200
17201
17202
17203
17204
17205
17206
17207
17208
17209
17210
17211
17212
17213
17214
17215
17216
17217
17218
17219
17220
17221
17222
17223
17224
17225
17226
17227
17228
17229
17230
17231
17232
17233
17234
17235
17236
17237
17238
17239
17240
17241
17242
17243
17244
17245
17246
17247
17248
17249
17250
17251
17252
17253
17254
17255
17256
17257
17258
17259
17260
17261
17262
17263
17264
17265
17266
17267
17268
17269
17270
17271
17272
17273
17274
17275
17276
17277
17278
17279
17280
17281
17282
17283
17284
17285
17286
17287
17288
17289
17290
17291
17292
17293
17294
17295
17296
17297
17298
17299
17300
17301
17302
17303
17304
17305
17306
17307
17308
17309
17310
17311
17312
17313
17314
17315
17316
17317
17318
17319
17320
17321
17322
17323
17324
17325
17326
17327
17328
17329
17330
17331
17332
17333
17334
17335
17336
17337
17338
17339
17340
17341
17342
17343
17344
17345
17346
17347
17348
17349
17350
17351
17352
17353
17354
17355
17356
17357
17358
17359
17360
17361
17362
17363
17364
17365
17366
17367
17368
17369
17370
17371
17372
17373
17374
17375
17376
17377
17378
17379
17380
17381
17382
17383
17384
17385
17386
17387
17388
17389
17390
17391
17392
17393
17394
17395
17396
17397
17398
17399
17400
17401
17402
17403
17404
17405
17406
17407
17408
17409
17410
17411
17412
17413
17414
17415
17416
17417
17418
17419
17420
17421
17422
17423
17424
17425
17426
17427
17428
17429
17430
17431
17432
17433
17434
17435
17436
17437
17438
17439
17440
17441
17442
17443
17444
17445
17446
17447
17448
17449
17450
17451
17452
17453
17454
17455
17456
17457
17458
17459
17460
17461
17462
17463
17464
17465
17466
17467
17468
17469
17470
17471
17472
17473
17474
17475
17476
17477
17478
17479
17480
17481
17482
17483
17484
17485
17486
17487
17488
17489
17490
17491
17492
17493
17494
17495
17496
17497
17498
17499
17500
17501
17502
17503
17504
17505
17506
17507
17508
17509
17510
17511
17512
17513
17514
17515
17516
17517
17518
17519
17520
17521
17522
17523
17524
17525
17526
17527
17528
17529
17530
17531
17532
17533
17534
17535
17536
17537
17538
17539
17540
17541
17542
17543
17544
17545
17546
17547
17548
17549
17550
17551
17552
17553
17554
17555
17556
17557
17558
17559
17560
17561
17562
17563
17564
17565
17566
17567
17568
17569
17570
17571
17572
17573
17574
17575
17576
17577
17578
17579
17580
17581
17582
17583
17584
17585
17586
17587
17588
17589
17590
17591
17592
17593
17594
17595
17596
17597
17598
17599
17600
17601
17602
17603
17604
17605
17606
17607
17608
17609
17610
17611
17612
17613
17614
17615
17616
17617
17618
17619
17620
17621
17622
17623
17624
17625
17626
17627
17628
17629
17630
17631
17632
17633
17634
17635
17636
17637
17638
17639
17640
17641
17642
17643
17644
17645
17646
17647
17648
17649
17650
17651
17652
17653
17654
17655
17656
17657
17658
17659
17660
17661
17662
17663
17664
17665
17666
17667
17668
17669
17670
17671
17672
17673
17674
17675
17676
17677
17678
17679
17680
17681
17682
17683
17684
17685
17686
17687
17688
17689
17690
17691
17692
17693
17694
17695
17696
17697
17698
17699
17700
17701
17702
17703
17704
17705
17706
17707
17708
17709
17710
17711
17712
17713
17714
17715
17716
17717
17718
17719
17720
17721
17722
17723
17724
17725
17726
17727
17728
17729
17730
17731
17732
17733
17734
17735
17736
17737
17738
17739
17740
17741
17742
17743
17744
17745
17746
17747
17748
17749
17750
17751
17752
17753
17754
17755
17756
17757
17758
17759
17760
17761
17762
17763
17764
17765
17766
17767
17768
17769
17770
17771
17772
17773
17774
17775
17776
17777
17778
17779
17780
17781
17782
17783
17784
17785
17786
17787
17788
17789
17790
17791
17792
17793
17794
17795
17796
17797
17798
17799
17800
17801
17802
17803
17804
17805
17806
17807
17808
17809
17810
17811
17812
17813
17814
17815
17816
17817
17818
17819
17820
17821
17822
17823
17824
17825
17826
17827
17828
17829
17830
17831
17832
17833
17834
17835
17836
17837
17838
17839
17840
17841
17842
17843
17844
17845
17846
17847
17848
17849
17850
17851
17852
17853
17854
17855
17856
17857
17858
17859
17860
17861
17862
17863
17864
17865
17866
17867
17868
17869
17870
17871
17872
17873
17874
17875
17876
17877
17878
17879
17880
17881
17882
17883
17884
17885
17886
17887
17888
17889
17890
17891
17892
17893
17894
17895
17896
17897
17898
17899
17900
17901
17902
17903
17904
17905
17906
17907
17908
17909
17910
17911
17912
17913
17914
17915
17916
17917
17918
17919
17920
17921
17922
17923
17924
17925
17926
17927
17928
17929
17930
17931
17932
17933
17934
17935
17936
17937
17938
17939
17940
17941
17942
17943
17944
17945
17946
17947
17948
17949
17950
17951
17952
17953
17954
17955
17956
17957
17958
17959
17960
17961
17962
17963
17964
17965
17966
17967
17968
17969
17970
17971
17972
17973
17974
17975
17976
17977
17978
17979
17980
17981
17982
17983
17984
17985
17986
17987
17988
17989
17990
17991
17992
17993
17994
17995
17996
17997
17998
17999
18000
18001
18002
18003
18004
18005
18006
18007
18008
18009
18010
18011
18012
18013
18014
18015
18016
18017
18018
18019
18020
18021
18022
18023
18024
18025
18026
18027
18028
18029
18030
18031
18032
18033
18034
18035
18036
18037
18038
18039
18040
18041
18042
18043
18044
18045
18046
18047
18048
18049
18050
18051
18052
18053
18054
18055
18056
18057
18058
18059
18060
18061
18062
18063
18064
18065
18066
18067
18068
18069
18070
18071
18072
18073
18074
18075
18076
18077
18078
18079
18080
18081
18082
18083
18084
18085
18086
18087
18088
18089
18090
18091
18092
18093
18094
18095
18096
18097
18098
18099
18100
18101
18102
18103
18104
18105
18106
18107
18108
18109
18110
18111
18112
18113
18114
18115
18116
18117
18118
18119
18120
18121
18122
18123
18124
18125
18126
18127
18128
18129
18130
18131
18132
18133
18134
18135
18136
18137
18138
18139
18140
18141
18142
18143
18144
18145
18146
18147
18148
18149
18150
18151
18152
18153
18154
18155
18156
18157
18158
18159
18160
18161
18162
18163
18164
18165
18166
18167
18168
18169
18170
18171
18172
18173
18174
18175
18176
18177
18178
18179
18180
18181
18182
18183
18184
18185
18186
18187
18188
18189
18190
18191
18192
18193
18194
18195
18196
18197
18198
18199
18200
18201
18202
18203
18204
18205
18206
18207
18208
18209
18210
18211
18212
18213
18214
18215
18216
18217
18218
18219
18220
18221
18222
18223
18224
18225
18226
18227
18228
18229
18230
18231
18232
18233
18234
18235
18236
18237
18238
18239
18240
18241
18242
18243
18244
18245
18246
18247
18248
18249
18250
18251
18252
18253
18254
18255
18256
18257
18258
18259
18260
18261
18262
18263
18264
18265
18266
18267
18268
18269
18270
18271
18272
18273
18274
18275
18276
18277
18278
18279
18280
18281
18282
18283
18284
18285
18286
18287
18288
18289
18290
18291
18292
18293
18294
18295
18296
18297
18298
18299
18300
18301
18302
18303
18304
18305
18306
18307
18308
18309
18310
18311
18312
18313
18314
18315
18316
18317
18318
18319
18320
18321
18322
18323
18324
18325
18326
18327
18328
18329
18330
18331
18332
18333
18334
18335
18336
18337
18338
18339
18340
18341
18342
18343
18344
18345
18346
18347
18348
18349
18350
18351
18352
18353
18354
18355
18356
18357
18358
18359
18360
18361
18362
18363
18364
18365
18366
18367
18368
18369
18370
18371
18372
18373
18374
18375
18376
18377
18378
18379
18380
18381
18382
18383
18384
18385
18386
18387
18388
18389
18390
18391
18392
18393
18394
18395
18396
18397
18398
18399
18400
18401
18402
18403
18404
18405
18406
18407
18408
18409
18410
18411
18412
18413
18414
18415
18416
18417
18418
18419
18420
18421
18422
18423
18424
18425
18426
18427
18428
18429
18430
18431
18432
18433
18434
18435
18436
18437
18438
18439
18440
18441
18442
18443
18444
18445
18446
18447
18448
18449
18450
18451
18452
18453
18454
18455
18456
18457
18458
18459
18460
18461
18462
18463
18464
18465
18466
18467
18468
18469
18470
18471
18472
18473
18474
18475
18476
18477
18478
18479
18480
18481
18482
18483
18484
18485
18486
18487
18488
18489
18490
18491
18492
18493
18494
18495
18496
18497
18498
18499
18500
18501
18502
18503
18504
18505
18506
18507
18508
18509
18510
18511
18512
18513
18514
18515
18516
18517
18518
18519
18520
18521
18522
18523
18524
18525
18526
18527
18528
18529
18530
18531
18532
18533
18534
18535
18536
18537
18538
18539
18540
18541
18542
18543
18544
18545
18546
18547
18548
18549
18550
18551
18552
18553
18554
18555
18556
18557
18558
18559
18560
18561
18562
18563
18564
18565
18566
18567
18568
18569
18570
18571
18572
18573
18574
18575
18576
18577
18578
18579
18580
18581
18582
18583
18584
18585
18586
18587
18588
18589
18590
18591
18592
18593
18594
18595
18596
18597
18598
18599
18600
18601
18602
18603
18604
18605
18606
18607
18608
18609
18610
18611
18612
18613
18614
18615
18616
18617
18618
18619
18620
18621
18622
18623
18624
18625
18626
18627
18628
18629
18630
18631
18632
18633
18634
18635
18636
18637
18638
18639
18640
18641
18642
18643
18644
18645
18646
18647
18648
18649
18650
18651
18652
18653
18654
18655
18656
18657
18658
18659
18660
18661
18662
18663
18664
18665
18666
18667
18668
18669
18670
18671
18672
18673
18674
18675
18676
18677
18678
18679
18680
18681
18682
18683
18684
18685
18686
18687
18688
18689
18690
18691
18692
18693
18694
18695
18696
18697
18698
18699
18700
18701
18702
18703
18704
18705
18706
18707
18708
18709
18710
18711
18712
18713
18714
18715
18716
18717
18718
18719
18720
18721
18722
18723
18724
18725
18726
18727
18728
18729
18730
18731
18732
18733
18734
18735
18736
18737
18738
18739
18740
18741
18742
18743
18744
18745
18746
18747
18748
18749
18750
18751
18752
18753
18754
18755
18756
18757
18758
18759
18760
18761
18762
18763
18764
18765
18766
18767
18768
18769
18770
18771
18772
18773
18774
18775
18776
18777
18778
18779
18780
18781
18782
18783
18784
18785
18786
18787
18788
18789
18790
18791
18792
18793
18794
18795
18796
18797
18798
18799
18800
18801
18802
18803
18804
18805
18806
18807
18808
18809
18810
18811
18812
18813
18814
18815
18816
18817
18818
18819
18820
18821
18822
18823
18824
18825
18826
18827
18828
18829
18830
18831
18832
18833
18834
18835
18836
18837
18838
18839
18840
18841
18842
18843
18844
18845
18846
18847
18848
18849
18850
18851
18852
18853
18854
18855
18856
18857
18858
18859
18860
18861
18862
18863
18864
18865
18866
18867
18868
18869
18870
18871
18872
18873
18874
18875
18876
18877
18878
18879
18880
18881
18882
18883
18884
18885
18886
18887
18888
18889
18890
18891
18892
18893
18894
18895
18896
18897
18898
18899
18900
18901
18902
18903
18904
18905
18906
18907
18908
18909
18910
18911
18912
18913
18914
18915
18916
18917
18918
18919
18920
18921
18922
18923
18924
18925
18926
18927
18928
18929
18930
18931
18932
18933
18934
18935
18936
18937
18938
18939
18940
18941
18942
18943
18944
18945
18946
18947
18948
18949
18950
18951
18952
18953
18954
18955
18956
18957
18958
18959
18960
18961
18962
18963
18964
18965
18966
18967
18968
18969
18970
18971
18972
18973
18974
18975
18976
18977
18978
18979
18980
18981
18982
18983
18984
18985
18986
18987
18988
18989
18990
18991
18992
18993
18994
18995
18996
18997
18998
18999
19000
19001
19002
19003
19004
19005
19006
19007
19008
19009
19010
19011
19012
19013
19014
19015
19016
19017
19018
19019
19020
19021
19022
19023
19024
19025
19026
19027
19028
19029
19030
19031
19032
19033
19034
19035
19036
19037
19038
19039
19040
19041
19042
19043
19044
19045
19046
19047
19048
19049
19050
19051
19052
19053
19054
19055
19056
19057
19058
19059
19060
19061
19062
19063
19064
19065
19066
19067
19068
19069
19070
19071
19072
19073
19074
19075
19076
19077
19078
19079
19080
19081
19082
19083
19084
19085
19086
19087
19088
19089
19090
19091
19092
19093
19094
19095
19096
19097
19098
19099
19100
19101
19102
19103
19104
19105
19106
19107
19108
19109
19110
19111
19112
19113
19114
19115
19116
19117
19118
19119
19120
19121
19122
19123
19124
19125
19126
19127
19128
19129
19130
19131
19132
19133
19134
19135
19136
19137
19138
19139
19140
19141
19142
19143
19144
19145
19146
19147
19148
19149
19150
19151
19152
19153
19154
19155
19156
19157
19158
19159
19160
19161
19162
19163
19164
19165
19166
19167
19168
19169
19170
19171
19172
19173
19174
19175
19176
19177
19178
19179
19180
19181
19182
19183
19184
19185
19186
19187
19188
19189
19190
19191
19192
19193
19194
19195
19196
19197
19198
19199
19200
19201
19202
19203
19204
19205
19206
19207
19208
19209
19210
19211
19212
19213
19214
19215
19216
19217
19218
19219
19220
19221
19222
19223
19224
19225
19226
19227
19228
19229
19230
19231
19232
19233
19234
19235
19236
19237
19238
19239
19240
19241
19242
19243
19244
19245
19246
19247
19248
19249
19250
19251
19252
19253
19254
19255
19256
19257
19258
19259
19260
19261
19262
19263
19264
19265
19266
19267
19268
19269
19270
19271
19272
19273
19274
19275
19276
19277
19278
19279
19280
19281
19282
19283
19284
19285
19286
19287
19288
19289
19290
19291
19292
19293
19294
19295
19296
19297
19298
19299
19300
19301
19302
19303
19304
19305
19306
19307
19308
19309
19310
19311
19312
19313
19314
19315
19316
19317
19318
19319
19320
19321
19322
19323
19324
19325
19326
19327
19328
19329
19330
19331
19332
19333
19334
19335
19336
19337
19338
19339
19340
19341
19342
19343
19344
19345
19346
19347
19348
19349
19350
19351
19352
19353
19354
19355
19356
19357
19358
19359
19360
19361
19362
19363
19364
19365
19366
19367
19368
19369
19370
19371
19372
19373
19374
19375
19376
19377
19378
19379
19380
19381
19382
19383
19384
19385
19386
19387
19388
19389
19390
19391
19392
19393
19394
19395
19396
19397
19398
19399
19400
19401
19402
19403
19404
19405
19406
19407
19408
19409
19410
19411
19412
19413
19414
19415
19416
19417
19418
19419
19420
19421
19422
19423
19424
19425
19426
19427
19428
19429
19430
19431
19432
19433
19434
19435
19436
19437
19438
19439
19440
19441
19442
19443
19444
19445
19446
19447
19448
19449
19450
19451
19452
19453
19454
19455
19456
19457
19458
19459
19460
19461
19462
19463
19464
19465
19466
19467
19468
19469
19470
19471
19472
19473
19474
19475
19476
19477
19478
19479
19480
19481
19482
19483
19484
19485
19486
19487
19488
19489
19490
19491
19492
19493
19494
19495
19496
19497
19498
19499
19500
19501
19502
19503
19504
19505
19506
19507
19508
19509
19510
19511
19512
19513
19514
19515
19516
19517
19518
19519
19520
19521
19522
19523
19524
19525
19526
19527
19528
19529
19530
19531
19532
19533
19534
19535
19536
19537
19538
19539
19540
19541
19542
19543
19544
19545
19546
19547
19548
19549
19550
19551
19552
19553
19554
19555
19556
19557
19558
19559
19560
19561
19562
19563
19564
19565
19566
19567
19568
19569
19570
19571
19572
19573
19574
19575
19576
19577
19578
19579
19580
19581
19582
19583
19584
19585
19586
19587
19588
19589
19590
19591
19592
19593
19594
19595
19596
19597
19598
19599
19600
19601
19602
19603
19604
19605
19606
19607
19608
19609
19610
19611
19612
19613
19614
19615
19616
19617
19618
19619
19620
19621
19622
19623
19624
19625
19626
19627
19628
19629
19630
19631
19632
19633
19634
19635
19636
19637
19638
19639
19640
19641
19642
19643
19644
19645
19646
19647
19648
19649
19650
19651
19652
19653
19654
19655
19656
19657
19658
19659
19660
19661
19662
19663
19664
19665
19666
19667
19668
19669
19670
19671
19672
19673
19674
19675
19676
19677
19678
19679
19680
19681
19682
19683
19684
19685
19686
19687
19688
19689
19690
19691
19692
19693
19694
19695
19696
19697
19698
19699
19700
19701
19702
19703
19704
19705
19706
19707
19708
19709
19710
19711
19712
19713
19714
19715
19716
19717
19718
19719
19720
19721
19722
19723
19724
19725
19726
19727
19728
19729
19730
19731
19732
19733
19734
19735
19736
19737
19738
19739
19740
19741
19742
19743
19744
19745
19746
19747
19748
19749
19750
19751
19752
19753
19754
19755
19756
19757
19758
19759
19760
19761
19762
19763
19764
19765
19766
19767
19768
19769
19770
19771
19772
19773
19774
19775
19776
19777
19778
19779
19780
19781
19782
19783
19784
19785
19786
19787
19788
19789
19790
19791
19792
19793
19794
19795
19796
19797
19798
19799
19800
19801
19802
19803
19804
19805
19806
19807
19808
19809
19810
19811
19812
19813
19814
19815
19816
19817
19818
19819
19820
19821
19822
19823
19824
19825
19826
19827
19828
19829
19830
19831
19832
19833
19834
19835
19836
19837
19838
19839
19840
19841
19842
19843
19844
19845
19846
19847
19848
19849
19850
19851
19852
19853
19854
19855
19856
19857
19858
19859
19860
19861
19862
19863
19864
19865
19866
19867
19868
19869
19870
19871
19872
19873
19874
19875
19876
19877
19878
19879
19880
19881
19882
19883
19884
19885
19886
19887
19888
19889
19890
19891
19892
19893
19894
19895
19896
19897
19898
19899
19900
19901
19902
19903
19904
19905
19906
19907
19908
19909
19910
19911
19912
19913
19914
19915
19916
19917
19918
19919
19920
19921
19922
19923
19924
19925
19926
19927
19928
19929
19930
19931
19932
19933
19934
19935
19936
19937
19938
19939
19940
19941
19942
19943
19944
19945
19946
19947
19948
19949
19950
19951
19952
19953
19954
19955
19956
19957
19958
19959
19960
19961
19962
19963
19964
19965
19966
19967
19968
19969
19970
19971
19972
19973
19974
19975
19976
19977
19978
19979
19980
19981
19982
19983
19984
19985
19986
19987
19988
19989
19990
19991
19992
19993
19994
19995
19996
19997
19998
19999
20000
20001
20002
20003
20004
20005
20006
20007
20008
20009
20010
20011
20012
20013
20014
20015
20016
20017
20018
20019
20020
20021
20022
20023
20024
20025
20026
20027
20028
20029
20030
20031
20032
20033
20034
20035
20036
20037
20038
20039
20040
20041
20042
20043
20044
20045
20046
20047
20048
20049
20050
20051
20052
20053
20054
20055
20056
20057
20058
20059
20060
20061
20062
20063
20064
20065
20066
20067
20068
20069
20070
20071
20072
20073
20074
20075
20076
20077
20078
20079
20080
20081
20082
20083
20084
20085
20086
20087
20088
20089
20090
20091
20092
20093
20094
20095
20096
20097
20098
20099
20100
20101
20102
20103
20104
20105
20106
20107
20108
20109
20110
20111
20112
20113
20114
20115
20116
20117
20118
20119
20120
20121
20122
20123
20124
20125
20126
20127
20128
20129
20130
20131
20132
20133
20134
20135
20136
20137
20138
20139
20140
20141
20142
20143
20144
20145
20146
20147
20148
20149
20150
20151
20152
20153
20154
20155
20156
20157
20158
20159
20160
20161
20162
20163
20164
20165
20166
20167
20168
20169
20170
20171
20172
20173
20174
20175
20176
20177
20178
20179
20180
20181
20182
20183
20184
20185
20186
20187
20188
20189
20190
20191
20192
20193
20194
20195
20196
20197
20198
20199
20200
20201
20202
20203
20204
20205
20206
20207
20208
20209
20210
20211
20212
20213
20214
20215
20216
20217
20218
20219
20220
20221
20222
20223
20224
20225
20226
20227
20228
20229
20230
20231
20232
20233
20234
20235
20236
20237
20238
20239
20240
20241
20242
20243
20244
20245
20246
20247
20248
20249
20250
20251
20252
20253
20254
20255
20256
20257
20258
20259
20260
20261
20262
20263
20264
20265
20266
20267
20268
20269
20270
20271
20272
20273
20274
20275
20276
20277
20278
20279
20280
20281
20282
20283
20284
20285
20286
20287
20288
20289
20290
20291
20292
20293
20294
20295
20296
20297
20298
20299
20300
20301
20302
20303
20304
20305
20306
20307
20308
20309
20310
20311
20312
20313
20314
20315
20316
20317
20318
20319
20320
20321
20322
20323
20324
20325
20326
20327
20328
20329
20330
20331
20332
20333
20334
20335
20336
20337
20338
20339
20340
20341
20342
20343
20344
20345
20346
20347
20348
20349
20350
20351
20352
20353
20354
20355
20356
20357
20358
20359
20360
20361
20362
20363
20364
20365
20366
20367
20368
20369
20370
20371
20372
20373
20374
20375
20376
20377
20378
20379
20380
20381
20382
20383
20384
20385
20386
20387
20388
20389
20390
20391
20392
20393
20394
20395
20396
20397
20398
20399
20400
20401
20402
20403
20404
20405
20406
20407
20408
20409
20410
20411
20412
20413
20414
20415
20416
20417
20418
20419
20420
20421
20422
20423
20424
20425
20426
20427
20428
20429
20430
20431
20432
20433
20434
20435
20436
20437
20438
20439
20440
20441
20442
20443
20444
20445
20446
20447
20448
20449
20450
20451
20452
20453
20454
20455
20456
20457
20458
20459
20460
20461
20462
20463
20464
20465
20466
20467
20468
20469
20470
20471
20472
20473
20474
20475
20476
20477
20478
20479
20480
20481
20482
20483
20484
20485
20486
20487
20488
20489
20490
20491
20492
20493
20494
20495
20496
20497
20498
20499
20500
20501
20502
20503
20504
20505
20506
20507
20508
20509
20510
20511
20512
20513
20514
20515
20516
20517
20518
20519
20520
20521
20522
20523
20524
20525
20526
20527
20528
20529
20530
20531
20532
20533
20534
20535
20536
20537
20538
20539
20540
20541
20542
20543
20544
20545
20546
20547
20548
20549
20550
20551
20552
20553
20554
20555
20556
20557
20558
20559
20560
20561
20562
20563
20564
20565
20566
20567
20568
20569
20570
20571
20572
20573
20574
20575
20576
20577
20578
20579
20580
20581
20582
20583
20584
20585
20586
20587
20588
20589
20590
20591
20592
20593
20594
20595
20596
20597
20598
20599
20600
20601
20602
20603
20604
20605
20606
20607
20608
20609
20610
20611
20612
20613
20614
20615
20616
20617
20618
20619
20620
20621
20622
20623
20624
20625
20626
20627
20628
20629
20630
20631
20632
20633
20634
20635
20636
20637
20638
20639
20640
20641
20642
20643
20644
20645
20646
20647
20648
20649
20650
20651
20652
20653
20654
20655
20656
20657
20658
20659
20660
20661
20662
20663
20664
20665
20666
20667
20668
20669
20670
20671
20672
20673
20674
20675
20676
20677
20678
20679
20680
20681
20682
20683
20684
20685
20686
20687
20688
20689
20690
20691
20692
20693
20694
20695
20696
20697
20698
20699
20700
20701
20702
20703
20704
20705
20706
20707
20708
20709
20710
20711
20712
20713
20714
20715
20716
20717
20718
20719
20720
20721
20722
20723
20724
20725
20726
20727
20728
20729
20730
20731
20732
20733
20734
20735
20736
20737
20738
20739
20740
20741
20742
20743
20744
20745
20746
20747
20748
20749
20750
20751
20752
20753
20754
20755
20756
20757
20758
20759
20760
20761
20762
20763
20764
20765
20766
20767
20768
20769
20770
20771
20772
20773
20774
20775
20776
20777
20778
20779
20780
20781
20782
20783
20784
20785
20786
20787
20788
20789
20790
20791
20792
20793
20794
20795
20796
20797
20798
20799
20800
20801
20802
20803
20804
20805
20806
20807
20808
20809
20810
20811
20812
20813
20814
20815
20816
20817
20818
20819
20820
20821
20822
20823
20824
20825
20826
20827
20828
20829
20830
20831
20832
20833
20834
20835
20836
20837
20838
20839
20840
20841
20842
20843
20844
20845
20846
20847
20848
20849
20850
20851
20852
20853
20854
20855
20856
20857
20858
20859
20860
20861
20862
20863
20864
20865
20866
20867
20868
20869
20870
20871
20872
20873
20874
20875
20876
20877
20878
20879
20880
20881
20882
20883
20884
20885
20886
20887
20888
20889
20890
20891
20892
20893
20894
20895
20896
20897
20898
20899
20900
20901
20902
20903
20904
20905
20906
20907
20908
20909
20910
20911
20912
20913
20914
20915
20916
20917
20918
20919
20920
20921
20922
20923
20924
20925
20926
20927
20928
20929
20930
20931
20932
20933
20934
20935
20936
20937
20938
20939
20940
20941
20942
20943
20944
20945
20946
20947
20948
20949
20950
20951
20952
20953
20954
20955
20956
20957
20958
20959
20960
20961
20962
20963
20964
20965
20966
20967
20968
20969
20970
20971
20972
20973
20974
20975
20976
20977
20978
20979
20980
20981
20982
20983
20984
20985
20986
20987
20988
20989
20990
20991
20992
20993
20994
20995
20996
20997
20998
20999
21000
21001
21002
21003
21004
21005
21006
21007
21008
21009
21010
21011
21012
21013
21014
21015
21016
21017
21018
21019
21020
21021
21022
21023
21024
21025
21026
21027
21028
21029
21030
21031
21032
21033
21034
21035
21036
21037
21038
21039
21040
21041
21042
21043
21044
21045
21046
21047
21048
21049
21050
21051
21052
21053
21054
21055
21056
21057
21058
21059
21060
21061
21062
21063
21064
21065
21066
21067
21068
21069
21070
21071
21072
21073
21074
21075
21076
21077
21078
21079
21080
21081
21082
21083
21084
21085
21086
21087
21088
21089
21090
21091
21092
21093
21094
21095
21096
21097
21098
21099
21100
21101
21102
21103
21104
21105
21106
21107
21108
21109
21110
21111
21112
21113
21114
21115
21116
21117
21118
21119
21120
21121
21122
21123
21124
21125
21126
21127
21128
21129
21130
21131
21132
21133
21134
21135
21136
21137
21138
21139
21140
21141
21142
21143
21144
21145
21146
21147
21148
21149
21150
21151
21152
21153
21154
21155
21156
21157
21158
21159
21160
21161
21162
21163
21164
21165
21166
21167
21168
21169
21170
21171
21172
21173
21174
21175
21176
21177
21178
21179
21180
21181
21182
21183
21184
21185
21186
21187
21188
21189
21190
21191
21192
21193
21194
21195
21196
21197
21198
21199
21200
21201
21202
21203
21204
21205
21206
21207
21208
21209
21210
21211
21212
21213
21214
21215
21216
21217
21218
21219
21220
21221
21222
21223
21224
21225
21226
21227
21228
21229
21230
21231
21232
21233
21234
21235
21236
21237
21238
21239
21240
21241
21242
21243
21244
21245
21246
21247
21248
21249
21250
21251
21252
21253
21254
21255
21256
21257
21258
21259
21260
21261
21262
21263
21264
21265
21266
21267
21268
21269
21270
21271
21272
21273
21274
21275
21276
21277
21278
21279
21280
21281
21282
21283
21284
21285
21286
21287
21288
21289
21290
21291
21292
21293
21294
21295
21296
21297
21298
21299
21300
21301
21302
21303
21304
21305
21306
21307
21308
21309
21310
21311
21312
21313
21314
21315
21316
21317
21318
21319
21320
21321
21322
21323
21324
21325
21326
21327
21328
21329
21330
21331
21332
21333
21334
21335
21336
21337
21338
21339
21340
21341
21342
21343
21344
21345
21346
21347
21348
21349
21350
21351
21352
21353
21354
21355
21356
21357
21358
21359
21360
21361
21362
21363
21364
21365
21366
21367
21368
21369
21370
21371
21372
21373
21374
21375
21376
21377
21378
21379
21380
21381
21382
21383
21384
21385
21386
21387
21388
21389
21390
21391
21392
21393
21394
21395
21396
21397
21398
21399
21400
21401
21402
21403
21404
21405
21406
21407
21408
21409
21410
21411
21412
21413
21414
21415
21416
21417
21418
21419
21420
21421
21422
21423
21424
21425
21426
21427
21428
21429
21430
21431
21432
21433
21434
21435
21436
21437
21438
21439
21440
21441
21442
21443
21444
21445
21446
21447
21448
21449
21450
21451
21452
21453
21454
21455
21456
21457
21458
21459
21460
21461
21462
21463
21464
21465
21466
21467
21468
21469
21470
21471
21472
21473
21474
21475
21476
21477
21478
21479
21480
21481
21482
21483
21484
21485
21486
21487
21488
21489
21490
21491
21492
21493
21494
21495
21496
21497
21498
21499
21500
21501
21502
21503
21504
21505
21506
21507
21508
21509
21510
21511
21512
21513
21514
21515
21516
21517
21518
21519
21520
21521
21522
21523
21524
21525
21526
21527
21528
21529
21530
21531
21532
21533
21534
21535
21536
21537
21538
21539
21540
21541
21542
21543
21544
21545
21546
21547
21548
21549
21550
21551
21552
21553
21554
21555
21556
21557
21558
21559
21560
21561
21562
21563
21564
21565
21566
21567
21568
21569
21570
21571
21572
21573
21574
21575
21576
21577
21578
21579
21580
21581
21582
21583
21584
21585
21586
21587
21588
21589
21590
21591
21592
21593
21594
21595
21596
21597
21598
21599
21600
21601
21602
21603
21604
21605
21606
21607
21608
21609
21610
21611
21612
21613
21614
21615
21616
21617
21618
21619
21620
21621
21622
21623
21624
21625
21626
21627
21628
21629
21630
21631
21632
21633
21634
21635
21636
21637
21638
21639
21640
21641
21642
21643
21644
21645
21646
21647
21648
21649
21650
21651
21652
21653
21654
21655
21656
21657
21658
21659
21660
21661
21662
21663
21664
21665
21666
21667
21668
21669
21670
21671
21672
21673
21674
21675
21676
21677
21678
21679
21680
21681
21682
21683
21684
21685
21686
21687
21688
21689
21690
21691
21692
21693
21694
21695
21696
21697
21698
21699
21700
21701
21702
21703
21704
21705
21706
21707
21708
21709
21710
21711
21712
21713
21714
21715
21716
21717
21718
21719
21720
21721
21722
21723
21724
21725
21726
21727
21728
21729
21730
21731
21732
21733
21734
21735
21736
21737
21738
21739
21740
21741
21742
21743
21744
21745
21746
21747
21748
21749
21750
21751
21752
21753
21754
21755
21756
21757
21758
21759
21760
21761
21762
21763
21764
21765
21766
21767
21768
21769
21770
21771
21772
21773
21774
21775
21776
21777
21778
21779
21780
21781
21782
21783
21784
21785
21786
21787
21788
21789
21790
21791
21792
21793
21794
21795
21796
21797
21798
21799
21800
21801
21802
21803
21804
21805
21806
21807
21808
21809
21810
21811
21812
21813
21814
21815
21816
21817
21818
21819
21820
21821
21822
21823
21824
21825
21826
21827
21828
21829
21830
21831
21832
21833
21834
21835
21836
21837
21838
21839
21840
21841
21842
21843
21844
21845
21846
21847
21848
21849
21850
21851
21852
21853
21854
21855
21856
21857
21858
21859
21860
21861
21862
21863
21864
21865
21866
21867
21868
21869
21870
21871
21872
21873
21874
21875
21876
21877
21878
21879
21880
21881
21882
21883
21884
21885
21886
21887
21888
21889
21890
21891
21892
21893
21894
21895
21896
21897
21898
21899
21900
21901
21902
21903
21904
21905
21906
21907
21908
21909
21910
21911
21912
21913
21914
21915
21916
21917
21918
21919
21920
21921
21922
21923
21924
21925
21926
21927
21928
21929
21930
21931
21932
21933
21934
21935
21936
21937
21938
21939
21940
21941
21942
21943
21944
21945
21946
21947
21948
21949
21950
21951
21952
21953
21954
21955
21956
21957
21958
21959
21960
21961
21962
21963
21964
21965
21966
21967
21968
21969
21970
21971
21972
21973
21974
21975
21976
21977
21978
21979
21980
21981
21982
21983
21984
21985
21986
21987
21988
21989
21990
21991
21992
21993
21994
21995
21996
21997
21998
21999
22000
22001
22002
22003
22004
22005
22006
22007
22008
22009
22010
22011
22012
22013
22014
22015
22016
22017
22018
22019
22020
22021
22022
22023
22024
22025
22026
22027
22028
22029
22030
22031
22032
22033
22034
22035
22036
22037
22038
22039
22040
22041
22042
22043
22044
22045
22046
22047
22048
22049
22050
22051
22052
22053
22054
22055
22056
22057
22058
22059
22060
22061
22062
22063
22064
22065
22066
22067
22068
22069
22070
22071
22072
22073
22074
22075
22076
22077
22078
22079
22080
22081
22082
22083
22084
22085
22086
22087
22088
22089
22090
22091
22092
22093
22094
22095
22096
22097
22098
22099
22100
22101
22102
22103
22104
22105
22106
22107
22108
22109
22110
22111
22112
22113
22114
22115
22116
22117
22118
22119
22120
22121
22122
22123
22124
22125
22126
22127
22128
22129
22130
22131
22132
22133
22134
22135
22136
22137
22138
22139
22140
22141
22142
22143
22144
22145
22146
22147
22148
22149
22150
22151
22152
22153
22154
22155
22156
22157
22158
22159
22160
22161
22162
22163
22164
22165
22166
22167
22168
22169
22170
22171
22172
22173
22174
22175
22176
22177
22178
22179
22180
22181
22182
22183
22184
22185
22186
22187
22188
22189
22190
22191
22192
22193
22194
22195
22196
22197
22198
22199
22200
22201
22202
22203
22204
22205
22206
22207
22208
22209
22210
22211
22212
22213
22214
22215
22216
22217
22218
22219
22220
22221
22222
22223
22224
22225
22226
22227
22228
22229
22230
22231
22232
22233
22234
22235
22236
22237
22238
22239
22240
22241
22242
22243
22244
22245
22246
22247
22248
22249
22250
22251
22252
22253
22254
22255
22256
22257
22258
22259
22260
22261
22262
22263
22264
22265
22266
22267
22268
22269
22270
22271
22272
22273
22274
22275
22276
22277
22278
22279
22280
22281
22282
22283
22284
22285
22286
22287
22288
22289
22290
22291
22292
22293
22294
22295
22296
22297
22298
22299
22300
22301
22302
22303
22304
22305
22306
22307
22308
22309
22310
22311
22312
22313
22314
22315
22316
22317
22318
22319
22320
22321
22322
22323
22324
22325
22326
22327
22328
22329
22330
22331
22332
22333
22334
22335
22336
22337
22338
22339
22340
22341
22342
22343
22344
22345
22346
22347
22348
22349
22350
22351
22352
22353
22354
22355
22356
22357
22358
22359
22360
22361
22362
22363
22364
22365
22366
22367
22368
22369
22370
22371
22372
22373
22374
22375
22376
22377
22378
22379
22380
22381
22382
22383
22384
22385
22386
22387
22388
22389
22390
22391
22392
22393
22394
22395
22396
22397
22398
22399
22400
22401
22402
22403
22404
22405
22406
22407
22408
22409
22410
22411
22412
22413
22414
22415
22416
22417
22418
22419
22420
22421
22422
22423
22424
22425
22426
22427
22428
22429
22430
22431
22432
22433
22434
22435
22436
22437
22438
22439
22440
22441
22442
22443
22444
22445
22446
22447
22448
22449
22450
22451
22452
22453
22454
22455
22456
22457
22458
22459
22460
22461
22462
22463
22464
22465
22466
22467
22468
22469
22470
22471
22472
22473
22474
22475
22476
22477
22478
22479
22480
22481
22482
22483
22484
22485
22486
22487
22488
22489
22490
22491
22492
22493
22494
22495
22496
22497
22498
22499
22500
22501
22502
22503
22504
22505
22506
22507
22508
22509
22510
22511
22512
22513
22514
22515
22516
22517
22518
22519
22520
22521
22522
22523
22524
22525
22526
22527
22528
22529
22530
22531
22532
22533
22534
22535
22536
22537
22538
22539
22540
22541
22542
22543
22544
22545
22546
22547
22548
22549
22550
22551
22552
22553
22554
22555
22556
22557
22558
22559
22560
22561
22562
22563
22564
22565
22566
22567
22568
22569
22570
22571
22572
22573
22574
22575
22576
22577
22578
22579
22580
22581
22582
22583
22584
22585
22586
22587
22588
22589
22590
22591
22592
22593
22594
22595
22596
22597
22598
22599
22600
22601
22602
22603
22604
22605
22606
22607
22608
22609
22610
22611
22612
22613
22614
22615
22616
22617
22618
22619
22620
22621
22622
22623
22624
22625
22626
22627
22628
22629
22630
22631
22632
22633
22634
22635
22636
22637
22638
22639
22640
22641
22642
22643
22644
22645
22646
22647
22648
22649
22650
22651
22652
22653
22654
22655
22656
22657
22658
22659
22660
22661
22662
22663
22664
22665
22666
22667
22668
22669
22670
22671
22672
22673
22674
22675
22676
22677
22678
22679
22680
22681
22682
22683
22684
22685
22686
22687
22688
22689
22690
22691
22692
22693
22694
22695
22696
22697
22698
22699
22700
22701
22702
22703
22704
22705
22706
22707
22708
22709
22710
22711
22712
22713
22714
22715
22716
22717
22718
22719
22720
22721
22722
22723
22724
22725
22726
22727
22728
22729
22730
22731
22732
22733
22734
22735
22736
22737
22738
22739
22740
22741
22742
22743
22744
22745
22746
22747
22748
22749
22750
22751
22752
22753
22754
22755
22756
22757
22758
22759
22760
22761
22762
22763
22764
22765
22766
22767
22768
22769
22770
22771
22772
22773
22774
22775
22776
22777
22778
22779
22780
22781
22782
22783
22784
22785
22786
22787
22788
22789
22790
22791
22792
22793
22794
22795
22796
22797
22798
22799
22800
22801
22802
22803
22804
22805
22806
22807
22808
22809
22810
22811
22812
22813
22814
22815
22816
22817
22818
22819
22820
22821
22822
22823
22824
22825
22826
22827
22828
22829
22830
22831
22832
22833
22834
22835
22836
22837
22838
22839
22840
22841
22842
22843
22844
22845
22846
22847
22848
22849
22850
22851
22852
22853
22854
22855
22856
22857
22858
22859
22860
22861
22862
22863
22864
22865
22866
22867
22868
22869
22870
22871
22872
22873
22874
22875
22876
22877
22878
22879
22880
22881
22882
22883
22884
22885
22886
22887
22888
22889
22890
22891
22892
22893
22894
22895
22896
22897
22898
22899
22900
22901
22902
22903
22904
22905
22906
22907
22908
22909
22910
22911
22912
22913
22914
22915
22916
22917
22918
22919
22920
22921
22922
22923
22924
22925
22926
22927
22928
22929
22930
22931
22932
22933
22934
22935
22936
22937
22938
22939
22940
22941
22942
22943
22944
22945
22946
22947
22948
22949
22950
22951
22952
22953
22954
22955
22956
22957
22958
22959
22960
22961
22962
22963
22964
22965
22966
22967
22968
22969
22970
22971
22972
22973
22974
22975
22976
22977
22978
22979
22980
22981
22982
22983
22984
22985
22986
22987
22988
22989
22990
22991
22992
22993
22994
22995
22996
22997
22998
22999
23000
23001
23002
23003
23004
23005
23006
23007
23008
23009
23010
23011
23012
23013
23014
23015
23016
23017
23018
23019
23020
23021
23022
23023
23024
23025
23026
23027
23028
23029
23030
23031
23032
23033
23034
23035
23036
23037
23038
23039
23040
23041
23042
23043
23044
23045
23046
23047
23048
23049
23050
23051
23052
23053
23054
23055
23056
23057
23058
23059
23060
23061
23062
23063
23064
23065
23066
23067
23068
23069
23070
23071
23072
23073
23074
23075
23076
23077
23078
23079
23080
23081
23082
23083
23084
23085
23086
23087
23088
23089
23090
23091
23092
23093
23094
23095
23096
23097
23098
23099
23100
23101
23102
23103
23104
23105
23106
23107
23108
23109
23110
23111
23112
23113
23114
23115
23116
23117
23118
23119
23120
23121
23122
23123
23124
23125
23126
23127
23128
23129
23130
23131
23132
23133
23134
23135
23136
23137
23138
23139
23140
23141
23142
23143
23144
23145
23146
23147
23148
23149
23150
23151
23152
23153
23154
23155
23156
23157
23158
23159
23160
23161
23162
23163
23164
23165
23166
23167
23168
23169
23170
23171
23172
23173
23174
23175
23176
23177
23178
23179
23180
23181
23182
23183
23184
23185
23186
23187
23188
23189
23190
23191
23192
23193
23194
23195
23196
23197
23198
23199
23200
23201
23202
23203
23204
23205
23206
23207
23208
23209
23210
23211
23212
23213
23214
23215
23216
23217
23218
23219
23220
23221
23222
23223
23224
23225
23226
23227
23228
23229
23230
23231
23232
23233
23234
23235
23236
23237
23238
23239
23240
23241
23242
23243
23244
23245
23246
23247
23248
23249
23250
23251
23252
23253
23254
23255
23256
23257
23258
23259
23260
23261
23262
23263
23264
23265
23266
23267
23268
23269
23270
23271
23272
23273
23274
23275
23276
23277
23278
23279
23280
23281
23282
23283
23284
23285
23286
23287
23288
23289
23290
23291
23292
23293
23294
23295
23296
23297
23298
23299
23300
23301
23302
23303
23304
23305
23306
23307
23308
23309
23310
23311
23312
23313
23314
23315
23316
23317
23318
23319
23320
23321
23322
23323
23324
23325
23326
23327
23328
23329
23330
23331
23332
23333
23334
23335
23336
23337
23338
23339
23340
23341
23342
23343
23344
23345
23346
23347
23348
23349
23350
23351
23352
23353
23354
23355
23356
23357
23358
23359
23360
23361
23362
23363
23364
23365
23366
23367
23368
23369
23370
23371
23372
23373
23374
23375
23376
23377
23378
23379
23380
23381
23382
23383
23384
23385
23386
23387
23388
23389
23390
23391
23392
23393
23394
23395
23396
23397
23398
23399
23400
23401
23402
23403
23404
23405
23406
23407
23408
23409
23410
23411
23412
23413
23414
23415
23416
23417
23418
23419
23420
23421
23422
23423
23424
23425
23426
23427
23428
23429
23430
23431
23432
23433
23434
23435
23436
23437
23438
23439
23440
23441
23442
23443
23444
23445
23446
23447
23448
23449
23450
23451
23452
23453
23454
23455
23456
23457
23458
23459
23460
23461
23462
23463
23464
23465
23466
23467
23468
23469
23470
23471
23472
23473
23474
23475
23476
23477
23478
23479
23480
23481
23482
23483
23484
23485
23486
23487
23488
23489
23490
23491
23492
23493
23494
23495
23496
23497
23498
23499
23500
23501
23502
23503
23504
23505
23506
23507
23508
23509
23510
23511
23512
23513
23514
23515
23516
23517
23518
23519
23520
23521
23522
23523
23524
23525
23526
23527
23528
23529
23530
23531
23532
23533
23534
23535
23536
23537
23538
23539
23540
23541
23542
23543
23544
23545
23546
23547
23548
23549
23550
23551
23552
23553
23554
23555
23556
23557
23558
23559
23560
23561
23562
23563
23564
23565
23566
23567
23568
23569
23570
23571
23572
23573
23574
23575
23576
23577
23578
23579
23580
23581
23582
23583
23584
23585
23586
23587
23588
23589
23590
23591
23592
23593
23594
23595
23596
23597
23598
23599
23600
23601
23602
23603
23604
23605
23606
23607
23608
23609
23610
23611
23612
23613
23614
23615
23616
23617
23618
23619
23620
23621
23622
23623
23624
23625
23626
23627
23628
23629
23630
23631
23632
23633
23634
23635
23636
23637
23638
23639
23640
23641
23642
23643
23644
23645
23646
23647
23648
23649
23650
23651
23652
23653
23654
23655
23656
23657
23658
23659
23660
23661
23662
23663
23664
23665
23666
23667
23668
23669
23670
23671
23672
23673
23674
23675
23676
23677
23678
23679
23680
23681
23682
23683
23684
23685
23686
23687
23688
23689
23690
23691
23692
23693
23694
23695
23696
23697
23698
23699
23700
23701
23702
23703
23704
23705
23706
23707
23708
23709
23710
23711
23712
23713
23714
23715
23716
23717
23718
23719
23720
23721
23722
23723
23724
23725
23726
23727
23728
23729
23730
23731
23732
23733
23734
23735
23736
23737
23738
23739
23740
23741
23742
23743
23744
23745
23746
23747
23748
23749
23750
23751
23752
23753
23754
23755
23756
23757
23758
23759
23760
23761
23762
23763
23764
23765
23766
23767
23768
23769
23770
23771
23772
23773
23774
23775
23776
23777
23778
23779
23780
23781
23782
23783
23784
23785
23786
23787
23788
23789
23790
23791
23792
23793
23794
23795
23796
23797
23798
23799
23800
23801
23802
23803
23804
23805
23806
23807
23808
23809
23810
23811
23812
23813
23814
23815
23816
23817
23818
23819
23820
23821
23822
23823
23824
23825
23826
23827
23828
23829
23830
23831
23832
23833
23834
23835
23836
23837
23838
23839
23840
23841
23842
23843
23844
23845
23846
23847
23848
23849
23850
23851
23852
23853
23854
23855
23856
23857
23858
23859
23860
23861
23862
23863
23864
23865
23866
23867
23868
23869
23870
23871
23872
23873
23874
23875
23876
23877
23878
23879
23880
23881
23882
23883
23884
23885
23886
23887
23888
23889
23890
23891
23892
23893
23894
23895
23896
23897
23898
23899
23900
23901
23902
23903
23904
23905
23906
23907
23908
23909
23910
23911
23912
23913
23914
23915
23916
23917
23918
23919
23920
23921
23922
23923
23924
23925
23926
23927
23928
23929
23930
23931
23932
23933
23934
23935
23936
23937
23938
23939
23940
23941
23942
23943
23944
23945
23946
23947
23948
23949
23950
23951
23952
23953
23954
23955
23956
23957
23958
23959
23960
23961
23962
23963
23964
23965
23966
23967
23968
23969
23970
23971
23972
23973
23974
23975
23976
23977
23978
23979
23980
23981
23982
23983
23984
23985
23986
23987
23988
23989
23990
23991
23992
23993
23994
23995
23996
23997
23998
23999
24000
24001
24002
24003
24004
24005
24006
24007
24008
24009
24010
24011
24012
24013
24014
24015
24016
24017
24018
24019
24020
24021
24022
24023
24024
24025
24026
24027
24028
24029
24030
24031
24032
24033
24034
24035
24036
24037
24038
24039
24040
24041
24042
24043
24044
24045
24046
24047
24048
24049
24050
24051
24052
24053
24054
24055
24056
24057
24058
24059
24060
24061
24062
24063
24064
24065
24066
24067
24068
24069
24070
24071
24072
24073
24074
24075
24076
24077
24078
24079
24080
24081
24082
24083
24084
24085
24086
24087
24088
24089
24090
24091
24092
24093
24094
24095
24096
24097
24098
24099
24100
24101
24102
24103
24104
24105
24106
24107
24108
24109
24110
24111
24112
24113
24114
24115
24116
24117
24118
24119
24120
24121
24122
24123
24124
24125
24126
24127
24128
24129
24130
24131
24132
24133
24134
24135
24136
24137
24138
24139
24140
24141
24142
24143
24144
24145
24146
24147
24148
24149
24150
24151
24152
24153
24154
24155
24156
24157
24158
24159
24160
24161
24162
24163
24164
24165
24166
24167
24168
24169
24170
24171
24172
24173
24174
24175
24176
24177
24178
24179
24180
24181
24182
24183
24184
24185
24186
24187
24188
24189
24190
24191
24192
24193
24194
24195
24196
24197
24198
24199
24200
24201
24202
24203
24204
24205
24206
24207
24208
24209
24210
24211
24212
24213
24214
24215
24216
24217
24218
24219
24220
24221
24222
24223
24224
24225
24226
24227
24228
24229
24230
24231
24232
24233
24234
24235
24236
24237
24238
24239
24240
24241
24242
24243
24244
24245
24246
24247
24248
24249
24250
24251
24252
24253
24254
24255
24256
24257
24258
24259
24260
24261
24262
24263
24264
24265
24266
24267
24268
24269
24270
24271
24272
24273
24274
24275
24276
24277
24278
24279
24280
24281
24282
24283
24284
24285
24286
24287
24288
24289
24290
24291
24292
24293
24294
24295
24296
24297
24298
24299
24300
24301
24302
24303
24304
24305
24306
24307
24308
24309
24310
24311
24312
24313
24314
24315
24316
24317
24318
24319
24320
24321
24322
24323
24324
24325
24326
24327
24328
24329
24330
24331
24332
24333
24334
24335
24336
24337
24338
24339
24340
24341
24342
24343
24344
24345
24346
24347
24348
24349
24350
24351
24352
24353
24354
24355
24356
24357
24358
24359
24360
24361
24362
24363
24364
24365
24366
24367
24368
24369
24370
24371
24372
24373
24374
24375
24376
24377
24378
24379
24380
24381
24382
24383
24384
24385
24386
24387
24388
24389
24390
24391
24392
24393
24394
24395
24396
24397
24398
24399
24400
24401
24402
24403
24404
24405
24406
24407
24408
24409
24410
24411
24412
24413
24414
24415
24416
24417
24418
24419
24420
24421
24422
24423
24424
24425
24426
24427
24428
24429
24430
24431
24432
24433
24434
24435
24436
24437
24438
24439
24440
24441
24442
24443
24444
24445
24446
24447
24448
24449
24450
24451
24452
24453
24454
24455
24456
24457
24458
24459
24460
24461
24462
24463
24464
24465
24466
24467
24468
24469
24470
24471
24472
24473
24474
24475
24476
24477
24478
24479
24480
24481
24482
24483
24484
24485
24486
24487
24488
24489
24490
24491
24492
24493
24494
24495
24496
24497
24498
24499
24500
24501
24502
24503
24504
24505
24506
24507
24508
24509
24510
24511
24512
24513
24514
24515
24516
24517
24518
24519
24520
24521
24522
24523
24524
24525
24526
24527
24528
24529
24530
24531
24532
24533
24534
24535
24536
24537
24538
24539
24540
24541
24542
24543
24544
24545
24546
24547
24548
24549
24550
24551
24552
24553
24554
24555
24556
24557
24558
24559
24560
24561
24562
24563
24564
24565
24566
24567
24568
24569
24570
24571
24572
24573
24574
24575
24576
24577
24578
24579
24580
24581
24582
24583
24584
24585
24586
24587
24588
24589
24590
24591
24592
24593
24594
24595
24596
24597
24598
24599
24600
24601
24602
24603
24604
24605
24606
24607
24608
24609
24610
24611
24612
24613
24614
24615
24616
24617
24618
24619
24620
24621
24622
24623
24624
24625
24626
24627
24628
24629
24630
24631
24632
24633
24634
24635
24636
24637
24638
24639
24640
24641
24642
24643
24644
24645
24646
24647
24648
24649
24650
24651
24652
24653
24654
24655
24656
24657
24658
24659
24660
24661
24662
24663
24664
24665
24666
24667
24668
24669
24670
24671
24672
24673
24674
24675
24676
24677
24678
24679
24680
24681
24682
24683
24684
24685
24686
24687
24688
24689
24690
24691
24692
24693
24694
24695
24696
24697
24698
24699
24700
24701
24702
24703
24704
24705
24706
24707
24708
24709
24710
24711
24712
24713
24714
24715
24716
24717
24718
24719
24720
24721
24722
24723
24724
24725
24726
24727
24728
24729
24730
24731
24732
24733
24734
24735
24736
24737
24738
24739
24740
24741
24742
24743
24744
24745
24746
24747
24748
24749
24750
24751
24752
24753
24754
24755
24756
24757
24758
24759
24760
24761
24762
24763
24764
24765
24766
24767
24768
24769
24770
24771
24772
24773
24774
24775
24776
24777
24778
24779
24780
24781
24782
24783
24784
24785
24786
24787
24788
24789
24790
24791
24792
24793
24794
24795
24796
24797
24798
24799
24800
24801
24802
24803
24804
24805
24806
24807
24808
24809
24810
24811
24812
24813
24814
24815
24816
24817
24818
24819
24820
24821
24822
24823
24824
24825
24826
24827
24828
24829
24830
24831
24832
24833
24834
24835
24836
24837
24838
24839
24840
24841
24842
24843
24844
24845
24846
24847
24848
24849
24850
24851
24852
24853
24854
24855
24856
24857
24858
24859
24860
24861
24862
24863
24864
24865
24866
24867
24868
24869
24870
24871
24872
24873
24874
24875
24876
24877
24878
24879
24880
24881
24882
24883
24884
24885
24886
24887
24888
24889
24890
24891
24892
24893
24894
24895
24896
24897
24898
24899
24900
24901
24902
24903
24904
24905
24906
24907
24908
24909
24910
24911
24912
24913
24914
24915
24916
24917
24918
24919
24920
24921
24922
24923
24924
24925
24926
24927
24928
24929
24930
24931
24932
24933
24934
24935
24936
24937
24938
24939
24940
24941
24942
24943
24944
24945
24946
24947
24948
24949
24950
24951
24952
24953
24954
24955
24956
24957
24958
24959
24960
24961
24962
24963
24964
24965
24966
24967
24968
24969
24970
24971
24972
24973
24974
24975
24976
24977
24978
24979
24980
24981
24982
24983
24984
24985
24986
24987
24988
24989
24990
24991
24992
24993
24994
24995
24996
24997
24998
24999
25000
25001
25002
25003
25004
25005
25006
25007
25008
25009
25010
25011
25012
25013
25014
25015
25016
25017
25018
25019
25020
25021
25022
25023
25024
25025
25026
25027
25028
25029
25030
25031
25032
25033
25034
25035
25036
25037
25038
25039
25040
25041
25042
25043
25044
25045
25046
25047
25048
25049
25050
25051
25052
25053
25054
25055
25056
25057
25058
25059
25060
25061
25062
25063
25064
25065
25066
25067
25068
25069
25070
25071
25072
25073
25074
25075
25076
25077
25078
25079
25080
25081
25082
25083
25084
25085
25086
25087
25088
25089
25090
25091
25092
25093
25094
25095
25096
25097
25098
25099
25100
25101
25102
25103
25104
25105
25106
25107
25108
25109
25110
25111
25112
25113
25114
25115
25116
25117
25118
25119
25120
25121
25122
25123
25124
25125
25126
25127
25128
25129
25130
25131
25132
25133
25134
25135
25136
25137
25138
25139
25140
25141
25142
25143
25144
25145
25146
25147
25148
25149
25150
25151
25152
25153
25154
25155
25156
25157
25158
25159
25160
25161
25162
25163
25164
25165
25166
25167
25168
25169
25170
25171
25172
25173
25174
25175
25176
25177
25178
25179
25180
25181
25182
25183
25184
25185
25186
25187
25188
25189
25190
25191
25192
25193
25194
25195
25196
25197
25198
25199
25200
25201
25202
25203
25204
25205
25206
25207
25208
25209
25210
25211
25212
25213
25214
25215
25216
25217
25218
25219
25220
25221
25222
25223
25224
25225
25226
25227
25228
25229
25230
25231
25232
25233
25234
25235
25236
25237
25238
25239
25240
25241
25242
25243
25244
25245
25246
25247
25248
25249
25250
25251
25252
25253
25254
25255
25256
25257
25258
25259
25260
25261
25262
25263
25264
25265
25266
25267
25268
25269
25270
25271
25272
25273
25274
25275
25276
25277
25278
25279
25280
25281
25282
25283
25284
25285
25286
25287
25288
25289
25290
25291
25292
25293
25294
25295
25296
25297
25298
25299
25300
25301
25302
25303
25304
25305
25306
25307
25308
25309
25310
25311
25312
25313
25314
25315
25316
25317
25318
25319
25320
25321
25322
25323
25324
25325
25326
25327
25328
25329
25330
25331
25332
25333
25334
25335
25336
25337
25338
25339
25340
25341
25342
25343
25344
25345
25346
25347
25348
25349
25350
25351
25352
25353
25354
25355
25356
25357
25358
25359
25360
25361
25362
25363
25364
25365
25366
25367
25368
25369
25370
25371
25372
25373
25374
25375
25376
25377
25378
25379
25380
25381
25382
25383
25384
25385
25386
25387
25388
25389
25390
25391
25392
25393
25394
25395
25396
25397
25398
25399
25400
25401
25402
25403
25404
25405
25406
25407
25408
25409
25410
25411
25412
25413
25414
25415
25416
25417
25418
25419
25420
25421
25422
25423
25424
25425
25426
25427
25428
25429
25430
25431
25432
25433
25434
25435
25436
25437
25438
25439
25440
25441
25442
25443
25444
25445
25446
25447
25448
25449
25450
25451
25452
25453
25454
25455
25456
25457
25458
25459
25460
25461
25462
25463
25464
25465
25466
25467
25468
25469
25470
25471
25472
25473
25474
25475
25476
25477
25478
25479
25480
25481
25482
25483
25484
25485
25486
25487
25488
25489
25490
25491
25492
25493
25494
25495
25496
25497
25498
25499
25500
25501
25502
25503
25504
25505
25506
25507
25508
25509
25510
25511
25512
25513
25514
25515
25516
25517
25518
25519
25520
25521
25522
25523
25524
25525
25526
25527
25528
25529
25530
25531
25532
25533
25534
25535
25536
25537
25538
25539
25540
25541
25542
25543
25544
25545
25546
25547
25548
25549
25550
25551
25552
25553
25554
25555
25556
25557
25558
25559
25560
25561
25562
25563
25564
25565
25566
25567
25568
25569
25570
25571
25572
25573
25574
25575
25576
25577
25578
25579
25580
25581
25582
25583
25584
25585
25586
25587
25588
25589
25590
25591
25592
25593
25594
25595
25596
25597
25598
25599
25600
25601
25602
25603
25604
25605
25606
25607
25608
25609
25610
25611
25612
25613
25614
25615
25616
25617
25618
25619
25620
25621
25622
25623
25624
25625
25626
25627
25628
25629
25630
25631
25632
25633
25634
25635
25636
25637
25638
25639
25640
25641
25642
25643
25644
25645
25646
25647
25648
25649
25650
25651
25652
25653
25654
25655
25656
25657
25658
25659
25660
25661
25662
25663
25664
25665
25666
25667
25668
25669
25670
25671
25672
25673
25674
25675
25676
25677
25678
25679
25680
25681
25682
25683
25684
25685
25686
25687
25688
25689
25690
25691
25692
25693
25694
25695
25696
25697
25698
25699
25700
25701
25702
25703
25704
25705
25706
25707
25708
25709
25710
25711
25712
25713
25714
25715
25716
25717
25718
25719
25720
25721
25722
25723
25724
25725
25726
25727
25728
25729
25730
25731
25732
25733
25734
25735
25736
25737
25738
25739
25740
25741
25742
25743
25744
25745
25746
25747
25748
25749
25750
25751
25752
25753
25754
25755
25756
25757
25758
25759
25760
25761
25762
25763
25764
25765
25766
25767
25768
25769
25770
25771
25772
25773
25774
25775
25776
25777
25778
25779
25780
25781
25782
25783
25784
25785
25786
25787
25788
25789
25790
25791
25792
25793
25794
25795
25796
25797
25798
25799
25800
25801
25802
25803
25804
25805
25806
25807
25808
25809
25810
25811
25812
25813
25814
25815
25816
25817
25818
25819
25820
25821
25822
25823
25824
25825
25826
25827
25828
25829
25830
25831
25832
25833
25834
25835
25836
25837
25838
25839
25840
25841
25842
25843
25844
25845
25846
25847
25848
25849
25850
25851
25852
25853
25854
25855
25856
25857
25858
25859
25860
25861
25862
25863
25864
25865
25866
25867
25868
25869
25870
25871
25872
25873
25874
25875
25876
25877
25878
25879
25880
25881
25882
25883
25884
25885
25886
25887
25888
25889
25890
25891
25892
25893
25894
25895
25896
25897
25898
25899
25900
25901
25902
25903
25904
25905
25906
25907
25908
25909
25910
25911
25912
25913
25914
25915
25916
25917
25918
25919
25920
25921
25922
25923
25924
25925
25926
25927
25928
25929
25930
25931
25932
25933
25934
25935
25936
25937
25938
25939
25940
25941
25942
25943
25944
25945
25946
25947
25948
25949
25950
25951
25952
25953
25954
25955
25956
25957
25958
25959
25960
25961
25962
25963
25964
25965
25966
25967
25968
25969
25970
25971
25972
25973
25974
25975
25976
25977
25978
25979
25980
25981
25982
25983
25984
25985
25986
25987
25988
25989
25990
25991
25992
25993
25994
25995
25996
25997
25998
25999
26000
26001
26002
26003
26004
26005
26006
26007
26008
26009
26010
26011
26012
26013
26014
26015
26016
26017
26018
26019
26020
26021
26022
26023
26024
26025
26026
26027
26028
26029
26030
26031
26032
26033
26034
26035
26036
26037
26038
26039
26040
26041
26042
26043
26044
26045
26046
26047
26048
26049
26050
26051
26052
26053
26054
26055
26056
26057
26058
26059
26060
26061
26062
26063
26064
26065
26066
26067
26068
26069
26070
26071
26072
26073
26074
26075
26076
26077
26078
26079
26080
26081
26082
26083
26084
26085
26086
26087
26088
26089
26090
26091
26092
26093
26094
26095
26096
26097
26098
26099
26100
26101
26102
26103
26104
26105
26106
26107
26108
26109
26110
26111
26112
26113
26114
26115
26116
26117
26118
26119
26120
26121
26122
26123
26124
26125
26126
26127
26128
26129
26130
26131
26132
26133
26134
26135
26136
26137
26138
26139
26140
26141
26142
26143
26144
26145
26146
26147
26148
26149
26150
26151
26152
26153
26154
26155
26156
26157
26158
26159
26160
26161
26162
26163
26164
26165
26166
26167
26168
26169
26170
26171
26172
26173
26174
26175
26176
26177
26178
26179
26180
26181
26182
26183
26184
26185
26186
26187
26188
26189
26190
26191
26192
26193
26194
26195
26196
26197
26198
26199
26200
26201
26202
26203
26204
26205
26206
26207
26208
26209
26210
26211
26212
26213
26214
26215
26216
26217
26218
26219
26220
26221
26222
26223
26224
26225
26226
26227
26228
26229
26230
26231
26232
26233
26234
26235
26236
26237
26238
26239
26240
26241
26242
26243
26244
26245
26246
26247
26248
26249
26250
26251
26252
26253
26254
26255
26256
26257
26258
26259
26260
26261
26262
26263
26264
26265
26266
26267
26268
26269
26270
26271
26272
26273
26274
26275
26276
26277
26278
26279
26280
26281
26282
26283
26284
26285
26286
26287
26288
26289
26290
26291
26292
26293
26294
26295
26296
26297
26298
26299
26300
26301
26302
26303
26304
26305
26306
26307
26308
26309
26310
26311
26312
26313
26314
26315
26316
26317
26318
26319
26320
26321
26322
26323
26324
26325
26326
26327
26328
26329
26330
26331
26332
26333
26334
26335
26336
26337
26338
26339
26340
26341
26342
26343
26344
26345
26346
26347
26348
26349
26350
26351
26352
26353
26354
26355
26356
26357
26358
26359
26360
26361
26362
26363
26364
26365
26366
26367
26368
26369
26370
26371
26372
26373
26374
26375
26376
26377
26378
26379
26380
26381
26382
26383
26384
26385
26386
26387
26388
26389
26390
26391
26392
26393
26394
26395
26396
26397
26398
26399
26400
26401
26402
26403
26404
26405
26406
26407
26408
26409
26410
26411
26412
26413
26414
26415
26416
26417
26418
26419
26420
26421
26422
26423
26424
26425
26426
26427
26428
26429
26430
26431
26432
26433
26434
26435
26436
26437
26438
26439
26440
26441
26442
26443
26444
26445
26446
26447
26448
26449
26450
26451
26452
26453
26454
26455
26456
26457
26458
26459
26460
26461
26462
26463
26464
26465
26466
26467
26468
26469
26470
26471
26472
26473
26474
26475
26476
26477
26478
26479
26480
26481
26482
26483
26484
26485
26486
26487
26488
26489
26490
26491
26492
26493
26494
26495
26496
26497
26498
26499
26500
26501
26502
26503
26504
26505
26506
26507
26508
26509
26510
26511
26512
26513
26514
26515
26516
26517
26518
26519
26520
26521
26522
26523
26524
26525
26526
26527
26528
26529
26530
26531
26532
26533
26534
26535
26536
26537
26538
26539
26540
26541
26542
26543
26544
26545
26546
26547
26548
26549
26550
26551
26552
26553
26554
26555
26556
26557
26558
26559
26560
26561
26562
26563
26564
26565
26566
26567
26568
26569
26570
26571
26572
26573
26574
26575
26576
26577
26578
26579
26580
26581
26582
26583
26584
26585
26586
26587
26588
26589
26590
26591
26592
26593
26594
26595
26596
26597
26598
26599
26600
26601
26602
26603
26604
26605
26606
26607
26608
26609
26610
26611
26612
26613
26614
26615
26616
26617
26618
26619
26620
26621
26622
26623
26624
26625
26626
26627
26628
26629
26630
26631
26632
26633
26634
26635
26636
26637
26638
26639
26640
26641
26642
26643
26644
26645
26646
26647
26648
26649
26650
26651
26652
26653
26654
26655
26656
26657
26658
26659
26660
26661
26662
26663
26664
26665
26666
26667
26668
26669
26670
26671
26672
26673
26674
26675
26676
26677
26678
26679
26680
26681
26682
26683
26684
26685
26686
26687
26688
26689
26690
26691
26692
26693
26694
26695
26696
26697
26698
26699
26700
26701
26702
26703
26704
26705
26706
26707
26708
26709
26710
26711
26712
26713
26714
26715
26716
26717
26718
26719
26720
26721
26722
26723
26724
26725
26726
26727
26728
26729
26730
26731
26732
26733
26734
26735
26736
26737
26738
26739
26740
26741
26742
26743
26744
26745
26746
26747
26748
26749
26750
26751
26752
26753
26754
26755
26756
26757
26758
26759
26760
26761
26762
26763
26764
26765
26766
26767
26768
26769
26770
26771
26772
26773
26774
26775
26776
26777
26778
26779
26780
26781
26782
26783
26784
26785
26786
26787
26788
26789
26790
26791
26792
26793
26794
26795
26796
26797
26798
26799
26800
26801
26802
26803
26804
26805
26806
26807
26808
26809
26810
26811
26812
26813
26814
26815
26816
26817
26818
26819
26820
26821
26822
26823
26824
26825
26826
26827
26828
26829
26830
26831
26832
26833
26834
26835
26836
26837
26838
26839
26840
26841
26842
26843
26844
26845
26846
26847
26848
26849
26850
26851
26852
26853
26854
26855
26856
26857
26858
26859
26860
26861
26862
26863
26864
26865
26866
26867
26868
26869
26870
26871
26872
26873
26874
26875
26876
26877
26878
26879
26880
26881
26882
26883
26884
26885
26886
26887
26888
26889
26890
26891
26892
26893
26894
26895
26896
26897
26898
26899
26900
26901
26902
26903
26904
26905
26906
26907
26908
26909
26910
26911
26912
26913
26914
26915
26916
26917
26918
26919
26920
26921
26922
26923
26924
26925
26926
26927
26928
26929
26930
26931
26932
26933
26934
26935
26936
26937
26938
26939
26940
26941
26942
26943
26944
26945
26946
26947
26948
26949
26950
26951
26952
26953
26954
26955
26956
26957
26958
26959
26960
26961
26962
26963
26964
26965
26966
26967
26968
26969
26970
26971
26972
26973
26974
26975
26976
26977
26978
26979
26980
26981
26982
26983
26984
26985
26986
26987
26988
26989
26990
26991
26992
26993
26994
26995
26996
26997
26998
26999
27000
27001
27002
27003
27004
27005
27006
27007
27008
27009
27010
27011
27012
27013
27014
27015
27016
27017
27018
27019
27020
27021
27022
27023
27024
27025
27026
27027
27028
27029
27030
27031
27032
27033
27034
27035
27036
27037
27038
27039
27040
27041
27042
27043
27044
27045
27046
27047
27048
27049
27050
27051
27052
27053
27054
27055
27056
27057
27058
27059
27060
27061
27062
27063
27064
27065
27066
27067
27068
27069
27070
27071
27072
27073
27074
27075
27076
27077
27078
27079
27080
27081
27082
27083
27084
27085
27086
27087
27088
27089
27090
27091
27092
27093
27094
27095
27096
27097
27098
27099
27100
27101
27102
27103
27104
27105
27106
27107
27108
27109
27110
27111
27112
27113
27114
27115
27116
27117
27118
27119
27120
27121
27122
27123
27124
27125
27126
27127
27128
27129
27130
27131
27132
27133
27134
27135
27136
27137
27138
27139
27140
27141
27142
27143
27144
27145
27146
27147
27148
27149
27150
27151
27152
27153
27154
27155
27156
27157
27158
27159
27160
27161
27162
27163
27164
27165
27166
27167
27168
27169
27170
27171
27172
27173
27174
27175
27176
27177
27178
27179
27180
27181
27182
27183
27184
27185
27186
27187
27188
27189
27190
27191
27192
27193
27194
27195
27196
27197
27198
27199
27200
27201
27202
27203
27204
27205
27206
27207
27208
27209
27210
27211
27212
27213
27214
27215
27216
27217
27218
27219
27220
27221
27222
27223
27224
27225
27226
27227
27228
27229
27230
27231
27232
27233
27234
27235
27236
27237
27238
27239
27240
27241
27242
27243
27244
27245
27246
27247
27248
27249
27250
27251
27252
27253
27254
27255
27256
27257
27258
27259
27260
27261
27262
27263
27264
27265
27266
27267
27268
27269
27270
27271
27272
27273
27274
27275
27276
27277
27278
27279
27280
27281
27282
27283
27284
27285
27286
27287
27288
27289
27290
27291
27292
27293
27294
27295
27296
27297
27298
27299
27300
27301
27302
27303
27304
27305
27306
27307
27308
27309
27310
27311
27312
27313
27314
27315
27316
27317
27318
27319
27320
27321
27322
27323
27324
27325
27326
27327
27328
27329
27330
27331
27332
27333
27334
27335
27336
27337
27338
27339
27340
27341
27342
27343
27344
27345
27346
27347
27348
27349
27350
27351
27352
27353
27354
27355
27356
27357
27358
27359
27360
27361
27362
27363
27364
27365
27366
27367
27368
27369
27370
27371
27372
27373
27374
27375
27376
27377
27378
27379
27380
27381
27382
27383
27384
27385
27386
27387
27388
27389
27390
27391
27392
27393
27394
27395
27396
27397
27398
27399
27400
27401
27402
27403
27404
27405
27406
27407
27408
27409
27410
27411
27412
27413
27414
27415
27416
27417
27418
27419
27420
27421
27422
27423
27424
27425
27426
27427
27428
27429
27430
27431
27432
27433
27434
27435
27436
27437
27438
27439
27440
27441
27442
27443
27444
27445
27446
27447
27448
27449
27450
27451
27452
27453
27454
27455
27456
27457
27458
27459
27460
27461
27462
27463
27464
27465
27466
27467
27468
27469
27470
27471
27472
27473
27474
27475
27476
27477
27478
27479
27480
27481
27482
27483
27484
27485
27486
27487
27488
27489
27490
27491
27492
27493
27494
27495
27496
27497
27498
27499
27500
27501
27502
27503
27504
27505
27506
27507
27508
27509
27510
27511
27512
27513
27514
27515
27516
27517
27518
27519
27520
27521
27522
27523
27524
27525
27526
27527
27528
27529
27530
27531
27532
27533
27534
27535
27536
27537
27538
27539
27540
27541
27542
27543
27544
27545
27546
27547
27548
27549
27550
27551
27552
27553
27554
27555
27556
27557
27558
27559
27560
27561
27562
27563
27564
27565
27566
27567
27568
27569
27570
27571
27572
27573
27574
27575
27576
27577
27578
27579
27580
27581
27582
27583
27584
27585
27586
27587
27588
27589
27590
27591
27592
27593
27594
27595
27596
27597
27598
27599
27600
27601
27602
27603
27604
27605
27606
27607
27608
27609
27610
27611
27612
27613
27614
27615
27616
27617
27618
27619
27620
27621
27622
27623
27624
27625
27626
27627
27628
27629
27630
27631
27632
27633
27634
27635
27636
27637
27638
27639
27640
27641
27642
27643
27644
27645
27646
27647
27648
27649
27650
27651
27652
27653
27654
27655
27656
27657
27658
27659
27660
27661
27662
27663
27664
27665
27666
27667
27668
27669
27670
27671
27672
27673
27674
27675
27676
27677
27678
27679
27680
27681
27682
27683
27684
27685
27686
27687
27688
27689
27690
27691
27692
27693
27694
27695
27696
27697
27698
27699
27700
27701
27702
27703
27704
27705
27706
27707
27708
27709
27710
27711
27712
27713
27714
27715
27716
27717
27718
27719
27720
27721
27722
27723
27724
27725
27726
27727
27728
27729
27730
27731
27732
27733
27734
27735
27736
27737
27738
27739
27740
27741
27742
27743
27744
27745
27746
27747
27748
27749
27750
27751
27752
27753
27754
27755
27756
27757
27758
27759
27760
27761
27762
27763
27764
27765
27766
27767
27768
27769
27770
27771
27772
27773
27774
27775
27776
27777
27778
27779
27780
27781
27782
27783
27784
27785
27786
27787
27788
27789
27790
27791
27792
27793
27794
27795
27796
27797
27798
27799
27800
27801
27802
27803
27804
27805
27806
27807
27808
27809
27810
27811
27812
27813
27814
27815
27816
27817
27818
27819
27820
27821
27822
27823
27824
27825
27826
27827
27828
27829
27830
27831
27832
27833
27834
27835
27836
27837
27838
27839
27840
27841
27842
27843
27844
27845
27846
27847
27848
27849
27850
27851
27852
27853
27854
27855
27856
27857
27858
27859
27860
27861
27862
27863
27864
27865
27866
27867
27868
27869
27870
27871
27872
27873
27874
27875
27876
27877
27878
27879
27880
27881
27882
27883
27884
27885
27886
27887
27888
27889
27890
27891
27892
27893
27894
27895
27896
27897
27898
27899
27900
27901
27902
27903
27904
27905
27906
27907
27908
27909
27910
27911
27912
27913
27914
27915
27916
27917
27918
27919
27920
27921
27922
27923
27924
27925
27926
27927
27928
27929
27930
27931
27932
27933
27934
27935
27936
27937
27938
27939
27940
27941
27942
27943
27944
27945
27946
27947
27948
27949
27950
27951
27952
27953
27954
27955
27956
27957
27958
27959
27960
27961
27962
27963
27964
27965
27966
27967
27968
27969
27970
27971
27972
27973
27974
27975
27976
27977
27978
27979
27980
27981
27982
27983
27984
27985
27986
27987
27988
27989
27990
27991
27992
27993
27994
27995
27996
27997
27998
27999
28000
28001
28002
28003
28004
28005
28006
28007
28008
28009
28010
28011
28012
28013
28014
28015
28016
28017
28018
28019
28020
28021
28022
28023
28024
28025
28026
28027
28028
28029
28030
28031
28032
28033
28034
28035
28036
28037
28038
28039
28040
28041
28042
28043
28044
28045
28046
28047
28048
28049
28050
28051
28052
28053
28054
28055
28056
28057
28058
28059
28060
28061
28062
28063
28064
28065
28066
28067
28068
28069
28070
28071
28072
28073
28074
28075
28076
28077
28078
28079
28080
28081
28082
28083
28084
28085
28086
28087
28088
28089
28090
28091
28092
28093
28094
28095
28096
28097
28098
28099
28100
28101
28102
28103
28104
28105
28106
28107
28108
28109
28110
28111
28112
28113
28114
28115
28116
28117
28118
28119
28120
28121
28122
28123
28124
28125
28126
28127
28128
28129
28130
28131
28132
28133
28134
28135
28136
28137
28138
28139
28140
28141
28142
28143
28144
28145
28146
28147
28148
28149
28150
28151
28152
28153
28154
28155
28156
28157
28158
28159
28160
28161
28162
28163
28164
28165
28166
28167
28168
28169
28170
28171
28172
28173
28174
28175
28176
28177
28178
28179
28180
28181
28182
28183
28184
28185
28186
28187
28188
28189
28190
28191
28192
28193
28194
28195
28196
28197
28198
28199
28200
28201
28202
28203
28204
28205
28206
28207
28208
28209
28210
28211
28212
28213
28214
28215
28216
28217
28218
28219
28220
28221
28222
28223
28224
28225
28226
28227
28228
28229
28230
28231
28232
28233
28234
28235
28236
28237
28238
28239
28240
28241
28242
28243
28244
28245
28246
28247
28248
28249
28250
28251
28252
28253
28254
28255
28256
28257
28258
28259
28260
28261
28262
28263
28264
28265
28266
28267
28268
28269
28270
28271
28272
28273
28274
28275
28276
28277
28278
28279
28280
28281
28282
28283
28284
28285
28286
28287
28288
28289
28290
28291
28292
28293
28294
28295
28296
28297
28298
28299
28300
28301
28302
28303
28304
28305
28306
28307
28308
28309
28310
28311
28312
28313
28314
28315
28316
28317
28318
28319
28320
28321
28322
28323
28324
28325
28326
28327
28328
28329
28330
28331
28332
28333
28334
28335
28336
28337
28338
28339
28340
28341
28342
28343
28344
28345
28346
28347
28348
28349
28350
28351
28352
28353
28354
28355
28356
28357
28358
28359
28360
28361
28362
28363
28364
28365
28366
28367
28368
28369
28370
28371
28372
28373
28374
28375
28376
28377
28378
28379
28380
28381
28382
28383
28384
28385
28386
28387
28388
28389
28390
28391
28392
28393
28394
28395
28396
28397
28398
28399
28400
28401
28402
28403
28404
28405
28406
28407
28408
28409
28410
28411
28412
28413
28414
28415
28416
28417
28418
28419
28420
28421
28422
28423
28424
28425
28426
28427
28428
28429
28430
28431
28432
28433
28434
28435
28436
28437
28438
28439
28440
28441
28442
28443
28444
28445
28446
28447
28448
28449
28450
28451
28452
28453
28454
28455
28456
28457
28458
28459
28460
28461
28462
28463
28464
28465
28466
28467
28468
28469
28470
28471
28472
28473
28474
28475
28476
28477
28478
28479
28480
28481
28482
28483
28484
28485
28486
28487
28488
28489
28490
28491
28492
28493
28494
28495
28496
28497
28498
28499
28500
28501
28502
28503
28504
28505
28506
28507
28508
28509
28510
28511
28512
28513
28514
28515
28516
28517
28518
28519
28520
28521
28522
28523
28524
28525
28526
28527
28528
28529
28530
28531
28532
28533
28534
28535
28536
28537
28538
28539
28540
28541
28542
28543
28544
28545
28546
28547
28548
28549
28550
28551
28552
28553
28554
28555
28556
28557
28558
28559
28560
28561
28562
28563
28564
28565
28566
28567
28568
28569
28570
28571
28572
28573
28574
28575
28576
28577
28578
28579
28580
28581
28582
28583
28584
28585
28586
28587
28588
28589
28590
28591
28592
28593
28594
28595
28596
28597
28598
28599
28600
28601
28602
28603
28604
28605
28606
28607
28608
28609
28610
28611
28612
28613
28614
28615
28616
28617
28618
28619
28620
28621
28622
28623
28624
28625
28626
28627
28628
28629
28630
28631
28632
28633
28634
28635
28636
28637
28638
28639
28640
28641
28642
28643
28644
28645
28646
28647
28648
28649
28650
28651
28652
28653
28654
28655
28656
28657
28658
28659
28660
28661
28662
28663
28664
28665
28666
28667
28668
28669
28670
28671
28672
28673
28674
28675
28676
28677
28678
28679
28680
28681
28682
28683
28684
28685
28686
28687
28688
28689
28690
28691
28692
28693
28694
28695
28696
28697
28698
28699
28700
28701
28702
28703
28704
28705
28706
28707
28708
28709
28710
28711
28712
28713
28714
28715
28716
28717
28718
28719
28720
28721
28722
28723
28724
28725
28726
28727
28728
28729
28730
28731
28732
28733
28734
28735
28736
28737
28738
28739
28740
28741
28742
28743
28744
28745
28746
28747
28748
28749
28750
28751
28752
28753
28754
28755
28756
28757
28758
28759
28760
28761
28762
28763
28764
28765
28766
28767
28768
28769
28770
28771
28772
28773
28774
28775
28776
28777
28778
28779
28780
28781
28782
28783
28784
28785
28786
28787
28788
28789
28790
28791
28792
28793
28794
28795
28796
28797
28798
28799
28800
28801
28802
28803
28804
28805
28806
28807
28808
28809
28810
28811
28812
28813
28814
28815
28816
28817
28818
28819
28820
28821
28822
28823
28824
28825
28826
28827
28828
28829
28830
28831
28832
28833
28834
28835
28836
28837
28838
28839
28840
28841
28842
28843
28844
28845
28846
28847
28848
28849
28850
28851
28852
28853
28854
28855
28856
28857
28858
28859
28860
28861
28862
28863
28864
28865
28866
28867
28868
28869
28870
28871
28872
28873
28874
28875
28876
28877
28878
28879
28880
28881
28882
28883
28884
28885
28886
28887
28888
28889
28890
28891
28892
28893
28894
28895
28896
28897
28898
28899
28900
28901
28902
28903
28904
28905
28906
28907
28908
28909
28910
28911
28912
28913
28914
28915
28916
28917
28918
28919
28920
28921
28922
28923
28924
28925
28926
28927
28928
28929
28930
28931
28932
28933
28934
28935
28936
28937
28938
28939
28940
28941
28942
28943
28944
28945
28946
28947
28948
28949
28950
28951
28952
28953
28954
28955
28956
28957
28958
28959
28960
28961
28962
28963
28964
28965
28966
28967
28968
28969
28970
28971
28972
28973
28974
28975
28976
28977
28978
28979
28980
28981
28982
28983
28984
28985
28986
28987
28988
28989
28990
28991
28992
28993
28994
28995
28996
28997
28998
28999
29000
29001
29002
29003
29004
29005
29006
29007
29008
29009
29010
29011
29012
29013
29014
29015
29016
29017
29018
29019
29020
29021
29022
29023
29024
29025
29026
29027
29028
29029
29030
29031
29032
29033
29034
29035
29036
29037
29038
29039
29040
29041
29042
29043
29044
29045
29046
29047
29048
29049
29050
29051
29052
29053
29054
29055
29056
29057
29058
29059
29060
29061
29062
29063
29064
29065
29066
29067
29068
29069
29070
29071
29072
29073
29074
29075
29076
29077
29078
29079
29080
29081
29082
29083
29084
29085
29086
29087
29088
29089
29090
29091
29092
29093
29094
29095
29096
29097
29098
29099
29100
29101
29102
29103
29104
29105
29106
29107
29108
29109
29110
29111
29112
29113
29114
29115
29116
29117
29118
29119
29120
29121
29122
29123
29124
29125
29126
29127
29128
29129
29130
29131
29132
29133
29134
29135
29136
29137
29138
29139
29140
29141
29142
29143
29144
29145
29146
29147
29148
29149
29150
29151
29152
29153
29154
29155
29156
29157
29158
29159
29160
29161
29162
29163
29164
29165
29166
29167
29168
29169
29170
29171
29172
29173
29174
29175
29176
29177
29178
29179
29180
29181
29182
29183
29184
29185
29186
29187
29188
29189
29190
29191
29192
29193
29194
29195
29196
29197
29198
29199
29200
29201
29202
29203
29204
29205
29206
29207
29208
29209
29210
29211
29212
29213
29214
29215
29216
29217
29218
29219
29220
29221
29222
29223
29224
29225
29226
29227
29228
29229
29230
29231
29232
29233
29234
29235
29236
29237
29238
29239
29240
29241
29242
29243
29244
29245
29246
29247
29248
29249
29250
29251
29252
29253
29254
29255
29256
29257
29258
29259
29260
29261
29262
29263
29264
29265
29266
29267
29268
29269
29270
29271
29272
29273
29274
29275
29276
29277
29278
29279
29280
29281
29282
29283
29284
29285
29286
29287
29288
29289
29290
29291
29292
29293
29294
29295
29296
29297
29298
29299
29300
29301
29302
29303
29304
29305
29306
29307
29308
29309
29310
29311
29312
29313
29314
29315
29316
29317
29318
29319
29320
29321
29322
29323
29324
29325
29326
29327
29328
29329
29330
29331
29332
29333
29334
29335
29336
29337
29338
29339
29340
29341
29342
29343
29344
29345
29346
29347
29348
29349
29350
29351
29352
29353
29354
29355
29356
29357
29358
29359
29360
29361
29362
29363
29364
29365
29366
29367
29368
29369
29370
29371
29372
29373
29374
29375
29376
29377
29378
29379
29380
29381
29382
29383
29384
29385
29386
29387
29388
29389
29390
29391
29392
29393
29394
29395
29396
29397
29398
29399
29400
29401
29402
29403
29404
29405
29406
29407
29408
29409
29410
29411
29412
29413
29414
29415
29416
29417
29418
29419
29420
29421
29422
29423
29424
29425
29426
29427
29428
29429
29430
29431
29432
29433
29434
29435
29436
29437
29438
29439
29440
29441
29442
29443
29444
29445
29446
29447
29448
29449
29450
29451
29452
29453
29454
29455
29456
29457
29458
29459
29460
29461
29462
29463
29464
29465
29466
29467
29468
29469
29470
29471
29472
29473
29474
29475
29476
29477
29478
29479
29480
29481
29482
29483
29484
29485
29486
29487
29488
29489
29490
29491
29492
29493
29494
29495
29496
29497
29498
29499
29500
29501
29502
29503
29504
29505
29506
29507
29508
29509
29510
29511
29512
29513
29514
29515
29516
29517
29518
29519
29520
29521
29522
29523
29524
29525
29526
29527
29528
29529
29530
29531
29532
29533
29534
29535
29536
29537
29538
29539
29540
29541
29542
29543
29544
29545
29546
29547
29548
29549
29550
29551
29552
29553
29554
29555
29556
29557
29558
29559
29560
29561
29562
29563
29564
29565
29566
29567
29568
29569
29570
29571
29572
29573
29574
29575
29576
29577
29578
29579
29580
29581
29582
29583
29584
29585
29586
29587
29588
29589
29590
29591
29592
29593
29594
29595
29596
29597
29598
29599
29600
29601
29602
29603
29604
29605
29606
29607
29608
29609
29610
29611
29612
29613
29614
29615
29616
29617
29618
29619
29620
29621
29622
29623
29624
29625
29626
29627
29628
29629
29630
29631
29632
29633
29634
29635
29636
29637
29638
29639
29640
29641
29642
29643
29644
29645
29646
29647
29648
29649
29650
29651
29652
29653
29654
29655
29656
29657
29658
29659
29660
29661
29662
29663
29664
29665
29666
29667
29668
29669
29670
29671
29672
29673
29674
29675
29676
29677
29678
29679
29680
29681
29682
29683
29684
29685
29686
29687
29688
29689
29690
29691
29692
29693
29694
29695
29696
29697
29698
29699
29700
29701
29702
29703
29704
29705
29706
29707
29708
29709
29710
29711
29712
29713
29714
29715
29716
29717
29718
29719
29720
29721
29722
29723
29724
29725
29726
29727
29728
29729
29730
29731
29732
29733
29734
29735
29736
29737
29738
29739
29740
29741
29742
29743
29744
29745
29746
29747
29748
29749
29750
29751
29752
29753
29754
29755
29756
29757
29758
29759
29760
29761
29762
29763
29764
29765
29766
29767
29768
29769
29770
29771
29772
29773
29774
29775
29776
29777
29778
29779
29780
29781
29782
29783
29784
29785
29786
29787
29788
29789
29790
29791
29792
29793
29794
29795
29796
29797
29798
29799
29800
29801
29802
29803
29804
29805
29806
29807
29808
29809
29810
29811
29812
29813
29814
29815
29816
29817
29818
29819
29820
29821
29822
29823
29824
29825
29826
29827
29828
29829
29830
29831
29832
29833
29834
29835
29836
29837
29838
29839
29840
29841
29842
29843
29844
29845
29846
29847
29848
29849
29850
29851
29852
29853
29854
29855
29856
29857
29858
29859
29860
29861
29862
29863
29864
29865
29866
29867
29868
29869
29870
29871
29872
29873
29874
29875
29876
29877
29878
29879
29880
29881
29882
29883
29884
29885
29886
29887
29888
29889
29890
29891
29892
29893
29894
29895
29896
29897
29898
29899
29900
29901
29902
29903
29904
29905
29906
29907
29908
29909
29910
29911
29912
29913
29914
29915
29916
29917
29918
29919
29920
29921
29922
29923
29924
29925
29926
29927
29928
29929
29930
29931
29932
29933
29934
29935
29936
29937
29938
29939
29940
29941
29942
29943
29944
29945
29946
29947
29948
29949
29950
29951
29952
29953
29954
29955
29956
29957
29958
29959
29960
29961
29962
29963
29964
29965
29966
29967
29968
29969
29970
29971
29972
29973
29974
29975
29976
29977
29978
29979
29980
29981
29982
29983
29984
29985
29986
29987
29988
29989
29990
29991
29992
29993
29994
29995
29996
29997
29998
29999
30000
30001
30002
30003
30004
30005
30006
30007
30008
30009
30010
30011
30012
30013
30014
30015
30016
30017
30018
30019
30020
30021
30022
30023
30024
30025
30026
30027
30028
30029
30030
30031
30032
30033
30034
30035
30036
30037
30038
30039
30040
30041
30042
30043
30044
30045
30046
30047
30048
30049
30050
30051
30052
30053
30054
30055
30056
30057
30058
30059
30060
30061
30062
30063
30064
30065
30066
30067
30068
30069
30070
30071
30072
30073
30074
30075
30076
30077
30078
30079
30080
30081
30082
30083
30084
30085
30086
30087
30088
30089
30090
30091
30092
30093
30094
30095
30096
30097
30098
30099
30100
30101
30102
30103
30104
30105
30106
30107
30108
30109
30110
30111
30112
30113
30114
30115
30116
30117
30118
30119
30120
30121
30122
30123
30124
30125
30126
30127
30128
30129
30130
30131
30132
30133
30134
30135
30136
30137
30138
30139
30140
30141
30142
30143
30144
30145
30146
30147
30148
30149
30150
30151
30152
30153
30154
30155
30156
30157
30158
30159
30160
30161
30162
30163
30164
30165
30166
30167
30168
30169
30170
30171
30172
30173
30174
30175
30176
30177
30178
30179
30180
30181
30182
30183
30184
30185
30186
30187
30188
30189
30190
30191
30192
30193
30194
30195
30196
30197
30198
30199
30200
30201
30202
30203
30204
30205
30206
30207
30208
30209
30210
30211
30212
30213
30214
30215
30216
30217
30218
30219
30220
30221
30222
30223
30224
30225
30226
30227
30228
30229
30230
30231
30232
30233
30234
30235
30236
30237
30238
30239
30240
30241
30242
30243
30244
30245
30246
30247
30248
30249
30250
30251
30252
30253
30254
30255
30256
30257
30258
30259
30260
30261
30262
30263
30264
30265
30266
30267
30268
30269
30270
30271
30272
30273
30274
30275
30276
30277
30278
30279
30280
30281
30282
30283
30284
30285
30286
30287
30288
30289
30290
30291
30292
30293
30294
30295
30296
30297
30298
30299
30300
30301
30302
30303
30304
30305
30306
30307
30308
30309
30310
30311
30312
30313
30314
30315
30316
30317
30318
30319
30320
30321
30322
30323
30324
30325
30326
30327
30328
30329
30330
30331
30332
30333
30334
30335
30336
30337
30338
30339
30340
30341
30342
30343
30344
30345
30346
30347
30348
30349
30350
30351
30352
30353
30354
30355
30356
30357
30358
30359
30360
30361
30362
30363
30364
30365
30366
30367
30368
30369
30370
30371
30372
30373
30374
30375
30376
30377
30378
30379
30380
30381
30382
30383
30384
30385
30386
30387
30388
30389
30390
30391
30392
30393
30394
30395
30396
30397
30398
30399
30400
30401
30402
30403
30404
30405
30406
30407
30408
30409
30410
30411
30412
30413
30414
30415
30416
30417
30418
30419
30420
30421
30422
30423
30424
30425
30426
30427
30428
30429
30430
30431
30432
30433
30434
30435
30436
30437
30438
30439
30440
30441
30442
30443
30444
30445
30446
30447
30448
30449
30450
30451
30452
30453
30454
30455
30456
30457
30458
30459
30460
30461
30462
30463
30464
30465
30466
30467
30468
30469
30470
30471
30472
30473
30474
30475
30476
30477
30478
30479
30480
30481
30482
30483
30484
30485
30486
30487
30488
30489
30490
30491
30492
30493
30494
30495
30496
30497
30498
30499
30500
30501
30502
30503
30504
30505
30506
30507
30508
30509
30510
30511
30512
30513
30514
30515
30516
30517
30518
30519
30520
30521
30522
30523
30524
30525
30526
30527
30528
30529
30530
30531
30532
30533
30534
30535
30536
30537
30538
30539
30540
30541
30542
30543
30544
30545
30546
30547
30548
30549
30550
30551
30552
30553
30554
30555
30556
30557
30558
30559
30560
30561
30562
30563
30564
30565
30566
30567
30568
30569
30570
30571
30572
30573
30574
30575
30576
30577
30578
30579
30580
30581
30582
30583
30584
30585
30586
30587
30588
30589
30590
30591
30592
30593
30594
30595
30596
30597
30598
30599
30600
30601
30602
30603
30604
30605
30606
30607
30608
30609
30610
30611
30612
30613
30614
30615
30616
30617
30618
30619
30620
30621
30622
30623
30624
30625
30626
30627
30628
30629
30630
30631
30632
30633
30634
30635
30636
30637
30638
30639
30640
30641
30642
30643
30644
30645
30646
30647
30648
30649
30650
30651
30652
30653
30654
30655
30656
30657
30658
30659
30660
30661
30662
30663
30664
30665
30666
30667
30668
30669
30670
30671
30672
30673
30674
30675
30676
30677
30678
30679
30680
30681
30682
30683
30684
30685
30686
30687
30688
30689
30690
30691
30692
30693
30694
30695
30696
30697
30698
30699
30700
30701
30702
30703
30704
30705
30706
30707
30708
30709
30710
30711
30712
30713
30714
30715
30716
30717
30718
30719
30720
30721
30722
30723
30724
30725
30726
30727
30728
30729
30730
30731
30732
30733
30734
30735
30736
30737
30738
30739
30740
30741
30742
30743
30744
30745
30746
30747
30748
30749
30750
30751
30752
30753
30754
30755
30756
30757
30758
30759
30760
30761
30762
30763
30764
30765
30766
30767
30768
30769
30770
30771
30772
30773
30774
30775
30776
30777
30778
30779
30780
30781
30782
30783
30784
30785
30786
30787
30788
30789
30790
30791
30792
30793
30794
30795
30796
30797
30798
30799
30800
30801
30802
30803
30804
30805
30806
30807
30808
30809
30810
30811
30812
30813
30814
30815
30816
30817
30818
30819
30820
30821
30822
30823
30824
30825
30826
30827
30828
30829
30830
30831
30832
30833
30834
30835
30836
30837
30838
30839
30840
30841
30842
30843
30844
30845
30846
30847
30848
30849
30850
30851
30852
30853
30854
30855
30856
30857
30858
30859
30860
30861
30862
30863
30864
30865
30866
30867
30868
30869
30870
30871
30872
30873
30874
30875
30876
30877
30878
30879
30880
30881
30882
30883
30884
30885
30886
30887
30888
30889
30890
30891
30892
30893
30894
30895
30896
30897
30898
30899
30900
30901
30902
30903
30904
30905
30906
30907
30908
30909
30910
30911
30912
30913
30914
30915
30916
30917
30918
30919
30920
30921
30922
30923
30924
30925
30926
30927
30928
30929
30930
30931
30932
30933
30934
30935
30936
30937
30938
30939
30940
30941
30942
30943
30944
30945
30946
30947
30948
30949
30950
30951
30952
30953
30954
30955
30956
30957
30958
30959
30960
30961
30962
30963
30964
30965
30966
30967
30968
30969
30970
30971
30972
30973
30974
30975
30976
30977
30978
30979
30980
30981
30982
30983
30984
30985
30986
30987
30988
30989
30990
30991
30992
30993
30994
30995
30996
30997
30998
30999
31000
31001
31002
31003
31004
31005
31006
31007
31008
31009
31010
31011
31012
31013
31014
31015
31016
31017
31018
31019
31020
31021
31022
31023
31024
31025
31026
31027
31028
31029
31030
31031
31032
31033
31034
31035
31036
31037
31038
31039
31040
31041
31042
31043
31044
31045
31046
31047
31048
31049
31050
31051
31052
31053
31054
31055
31056
31057
31058
31059
31060
31061
31062
31063
31064
31065
31066
31067
31068
31069
31070
31071
31072
31073
31074
31075
31076
31077
31078
31079
31080
31081
31082
31083
31084
31085
31086
31087
31088
31089
31090
31091
31092
31093
31094
31095
31096
31097
31098
31099
31100
31101
31102
31103
31104
31105
31106
31107
31108
31109
31110
31111
31112
31113
31114
31115
31116
31117
31118
31119
31120
31121
31122
31123
31124
31125
31126
31127
31128
31129
31130
31131
31132
31133
31134
31135
31136
31137
31138
31139
31140
31141
31142
31143
31144
31145
31146
31147
31148
31149
31150
31151
31152
31153
31154
31155
31156
31157
31158
31159
31160
31161
31162
31163
31164
31165
31166
31167
31168
31169
31170
31171
31172
31173
31174
31175
31176
31177
31178
31179
31180
31181
31182
31183
31184
31185
31186
31187
31188
31189
31190
31191
31192
31193
31194
31195
31196
31197
31198
31199
31200
31201
31202
31203
31204
31205
31206
31207
31208
31209
31210
31211
31212
31213
31214
31215
31216
31217
31218
31219
31220
31221
31222
31223
31224
31225
31226
31227
31228
31229
31230
31231
31232
31233
31234
31235
31236
31237
31238
31239
31240
31241
31242
31243
31244
31245
31246
31247
31248
31249
31250
31251
31252
31253
31254
31255
31256
31257
31258
31259
31260
31261
31262
31263
31264
31265
31266
31267
31268
31269
31270
31271
31272
31273
31274
31275
31276
31277
31278
31279
31280
31281
31282
31283
31284
31285
31286
31287
31288
31289
31290
31291
31292
31293
31294
31295
31296
31297
31298
31299
31300
31301
31302
31303
31304
31305
31306
31307
31308
31309
31310
31311
31312
31313
31314
31315
31316
31317
31318
31319
31320
31321
31322
31323
31324
31325
31326
31327
31328
31329
31330
31331
31332
31333
31334
31335
31336
31337
31338
31339
31340
31341
31342
31343
31344
31345
31346
31347
31348
31349
31350
31351
31352
31353
31354
31355
31356
31357
31358
31359
31360
31361
31362
31363
31364
31365
31366
31367
31368
31369
31370
31371
31372
31373
31374
31375
31376
31377
31378
31379
31380
31381
31382
31383
31384
31385
31386
31387
31388
31389
31390
31391
31392
31393
31394
31395
31396
31397
31398
31399
31400
31401
31402
31403
31404
31405
31406
31407
31408
31409
31410
31411
31412
31413
31414
31415
31416
31417
31418
31419
31420
31421
31422
31423
31424
31425
31426
31427
31428
31429
31430
31431
31432
31433
31434
31435
31436
31437
31438
31439
31440
31441
31442
31443
31444
31445
31446
31447
31448
31449
31450
31451
31452
31453
31454
31455
31456
31457
31458
31459
31460
31461
31462
31463
31464
31465
31466
31467
31468
31469
31470
31471
31472
31473
31474
31475
31476
31477
31478
31479
31480
31481
31482
31483
31484
31485
31486
31487
31488
31489
31490
31491
31492
31493
31494
31495
31496
31497
31498
31499
31500
31501
31502
31503
31504
31505
31506
31507
31508
31509
31510
31511
31512
31513
31514
31515
31516
31517
31518
31519
31520
31521
31522
31523
31524
31525
31526
31527
31528
31529
31530
31531
31532
31533
31534
31535
31536
31537
31538
31539
31540
31541
31542
31543
31544
31545
31546
31547
31548
31549
31550
31551
31552
31553
31554
31555
31556
31557
31558
31559
31560
31561
31562
31563
31564
31565
31566
31567
31568
31569
31570
31571
31572
31573
31574
31575
31576
31577
31578
31579
31580
31581
31582
31583
31584
31585
31586
31587
31588
31589
31590
31591
31592
31593
31594
31595
31596
31597
31598
31599
31600
31601
31602
31603
31604
31605
31606
31607
31608
31609
31610
31611
31612
31613
31614
31615
31616
31617
31618
31619
31620
31621
31622
31623
31624
31625
31626
31627
31628
31629
31630
31631
31632
31633
31634
31635
31636
31637
31638
31639
31640
31641
31642
31643
31644
31645
31646
31647
31648
31649
31650
31651
31652
31653
31654
31655
31656
31657
31658
31659
31660
31661
31662
31663
31664
31665
31666
31667
31668
31669
31670
31671
31672
31673
31674
31675
31676
31677
31678
31679
31680
31681
31682
31683
31684
31685
31686
31687
31688
31689
31690
31691
31692
31693
31694
31695
31696
31697
31698
31699
31700
31701
31702
31703
31704
31705
31706
31707
31708
31709
31710
31711
31712
31713
31714
31715
31716
31717
31718
31719
31720
31721
31722
31723
31724
31725
31726
31727
31728
31729
31730
31731
31732
31733
31734
31735
31736
31737
31738
31739
31740
31741
31742
31743
31744
31745
31746
31747
31748
31749
31750
31751
31752
31753
31754
31755
31756
31757
31758
31759
31760
31761
31762
31763
31764
31765
31766
31767
31768
31769
31770
31771
31772
31773
31774
31775
31776
31777
31778
31779
31780
31781
31782
31783
31784
31785
31786
31787
31788
31789
31790
31791
31792
31793
31794
31795
31796
31797
31798
31799
31800
31801
31802
31803
31804
31805
31806
31807
31808
31809
31810
31811
31812
31813
31814
31815
31816
31817
31818
31819
31820
31821
31822
31823
31824
31825
31826
31827
31828
31829
31830
31831
31832
31833
31834
31835
31836
31837
31838
31839
31840
31841
31842
31843
31844
31845
31846
31847
31848
31849
31850
31851
31852
31853
31854
31855
31856
31857
31858
31859
31860
31861
31862
31863
31864
31865
31866
31867
31868
31869
31870
31871
31872
31873
31874
31875
31876
31877
31878
31879
31880
31881
31882
31883
31884
31885
31886
31887
31888
31889
31890
31891
31892
31893
31894
31895
31896
31897
31898
31899
31900
31901
31902
31903
31904
31905
31906
31907
31908
31909
31910
31911
31912
31913
31914
31915
31916
31917
31918
31919
31920
31921
31922
31923
31924
31925
31926
31927
31928
31929
31930
31931
31932
31933
31934
31935
31936
31937
31938
31939
31940
31941
31942
31943
31944
31945
31946
31947
31948
31949
31950
31951
31952
31953
31954
31955
31956
31957
31958
31959
31960
31961
31962
31963
31964
31965
31966
31967
31968
31969
31970
31971
31972
31973
31974
31975
31976
31977
31978
31979
31980
31981
31982
31983
31984
31985
31986
31987
31988
31989
31990
31991
31992
31993
31994
31995
31996
31997
31998
31999
32000
32001
32002
32003
32004
32005
32006
32007
32008
32009
32010
32011
32012
32013
32014
32015
32016
32017
32018
32019
32020
32021
32022
32023
32024
32025
32026
32027
32028
32029
32030
32031
32032
32033
32034
32035
32036
32037
32038
32039
32040
32041
32042
32043
32044
32045
32046
32047
32048
32049
32050
32051
32052
32053
32054
32055
32056
32057
32058
32059
32060
32061
32062
32063
32064
32065
32066
32067
32068
32069
32070
32071
32072
32073
32074
32075
32076
32077
32078
32079
32080
32081
32082
32083
32084
32085
32086
32087
32088
32089
32090
32091
32092
32093
32094
32095
32096
32097
32098
32099
32100
32101
32102
32103
32104
32105
32106
32107
32108
32109
32110
32111
32112
32113
32114
32115
32116
32117
32118
32119
32120
32121
32122
32123
32124
32125
32126
32127
32128
32129
32130
32131
32132
32133
32134
32135
32136
32137
32138
32139
32140
32141
32142
32143
32144
32145
32146
32147
32148
32149
32150
32151
32152
32153
32154
32155
32156
32157
32158
32159
32160
32161
32162
32163
32164
32165
32166
32167
32168
32169
32170
32171
32172
32173
32174
32175
32176
32177
32178
32179
32180
32181
32182
32183
32184
32185
32186
32187
32188
32189
32190
32191
32192
32193
32194
32195
32196
32197
32198
32199
32200
32201
32202
32203
32204
32205
32206
32207
32208
32209
32210
32211
32212
32213
32214
32215
32216
32217
32218
32219
32220
32221
32222
32223
32224
32225
32226
32227
32228
32229
32230
32231
32232
32233
32234
32235
32236
32237
32238
32239
32240
32241
32242
32243
32244
32245
32246
32247
32248
32249
32250
32251
32252
32253
32254
32255
32256
32257
32258
32259
32260
32261
32262
32263
32264
32265
32266
32267
32268
32269
32270
32271
32272
32273
32274
32275
32276
32277
32278
32279
32280
32281
32282
32283
32284
32285
32286
32287
32288
32289
32290
32291
32292
32293
32294
32295
32296
32297
32298
32299
32300
32301
32302
32303
32304
32305
32306
32307
32308
32309
32310
32311
32312
32313
32314
32315
32316
32317
32318
32319
32320
32321
32322
32323
32324
32325
32326
32327
32328
32329
32330
32331
32332
32333
32334
32335
32336
32337
32338
32339
32340
32341
32342
32343
32344
32345
32346
32347
32348
32349
32350
32351
32352
32353
32354
32355
32356
32357
32358
32359
32360
32361
32362
32363
32364
32365
32366
32367
32368
32369
32370
32371
32372
32373
32374
32375
32376
32377
32378
32379
32380
32381
32382
32383
32384
32385
32386
32387
32388
32389
32390
32391
32392
32393
32394
32395
32396
32397
32398
32399
32400
32401
32402
32403
32404
32405
32406
32407
32408
32409
32410
32411
32412
32413
32414
32415
32416
32417
32418
32419
32420
32421
32422
32423
32424
32425
32426
32427
32428
32429
32430
32431
32432
32433
32434
32435
32436
32437
32438
32439
32440
32441
32442
32443
32444
32445
32446
32447
32448
32449
32450
32451
32452
32453
32454
32455
32456
32457
32458
32459
32460
32461
32462
32463
32464
32465
32466
32467
32468
32469
32470
32471
32472
32473
32474
32475
32476
32477
32478
32479
32480
32481
32482
32483
32484
32485
32486
32487
32488
32489
32490
32491
32492
32493
32494
32495
32496
32497
32498
32499
32500
32501
32502
32503
32504
32505
32506
32507
32508
32509
32510
32511
32512
32513
32514
32515
32516
32517
32518
32519
32520
32521
32522
32523
32524
32525
32526
32527
32528
32529
32530
32531
32532
32533
32534
32535
32536
32537
32538
32539
32540
32541
32542
32543
32544
32545
32546
32547
32548
32549
32550
32551
32552
32553
32554
32555
32556
32557
32558
32559
32560
32561
32562
32563
32564
32565
32566
32567
32568
32569
32570
32571
32572
32573
32574
32575
32576
32577
32578
32579
32580
32581
32582
32583
32584
32585
32586
32587
32588
32589
32590
32591
32592
32593
32594
32595
32596
32597
32598
32599
32600
32601
32602
32603
32604
32605
32606
32607
32608
32609
32610
32611
32612
32613
32614
32615
32616
32617
32618
32619
32620
32621
32622
32623
32624
32625
32626
32627
32628
32629
32630
32631
32632
32633
32634
32635
32636
32637
32638
32639
32640
32641
32642
32643
32644
32645
32646
32647
32648
32649
32650
32651
32652
32653
32654
32655
32656
32657
32658
32659
32660
32661
32662
32663
32664
32665
32666
32667
32668
32669
32670
32671
32672
32673
32674
32675
32676
32677
32678
32679
32680
32681
32682
32683
32684
32685
32686
32687
32688
32689
32690
32691
32692
32693
32694
32695
32696
32697
32698
32699
32700
32701
32702
32703
32704
32705
32706
32707
32708
32709
32710
32711
32712
32713
32714
32715
32716
32717
32718
32719
32720
32721
32722
32723
32724
32725
32726
32727
32728
32729
32730
32731
32732
32733
32734
32735
32736
32737
32738
32739
32740
32741
32742
32743
32744
32745
32746
32747
32748
32749
32750
32751
32752
32753
32754
32755
32756
32757
32758
32759
32760
32761
32762
32763
32764
32765
32766
32767
32768
32769
32770
32771
32772
32773
32774
32775
32776
32777
32778
32779
32780
32781
32782
32783
32784
32785
32786
32787
32788
32789
32790
32791
32792
32793
32794
32795
32796
32797
32798
32799
32800
32801
32802
32803
32804
32805
32806
32807
32808
32809
32810
32811
32812
32813
32814
32815
32816
32817
32818
32819
32820
32821
32822
32823
32824
32825
32826
32827
32828
32829
32830
32831
32832
32833
32834
32835
32836
32837
32838
32839
32840
32841
32842
32843
32844
32845
32846
32847
32848
32849
32850
32851
32852
32853
32854
32855
32856
32857
32858
32859
32860
32861
32862
32863
32864
32865
32866
32867
32868
32869
32870
32871
32872
32873
32874
32875
32876
32877
32878
32879
32880
32881
32882
32883
32884
32885
32886
32887
32888
32889
32890
32891
32892
32893
32894
32895
32896
32897
32898
32899
32900
32901
32902
32903
32904
32905
32906
32907
32908
32909
32910
32911
32912
32913
32914
32915
32916
32917
32918
32919
32920
32921
32922
32923
32924
32925
32926
32927
32928
32929
32930
32931
32932
32933
32934
32935
32936
32937
32938
32939
32940
32941
32942
32943
32944
32945
32946
32947
32948
32949
32950
32951
32952
32953
32954
32955
32956
32957
32958
32959
32960
32961
32962
32963
32964
32965
32966
32967
32968
32969
32970
32971
32972
32973
32974
32975
32976
32977
32978
32979
32980
32981
32982
32983
32984
32985
32986
32987
32988
32989
32990
32991
32992
32993
32994
32995
32996
32997
32998
32999
33000
33001
33002
33003
33004
33005
33006
33007
33008
33009
33010
33011
33012
33013
33014
33015
33016
33017
33018
33019
33020
33021
33022
33023
33024
33025
33026
33027
33028
33029
33030
33031
33032
33033
33034
33035
33036
33037
33038
33039
33040
33041
33042
33043
33044
33045
33046
33047
33048
33049
33050
33051
33052
33053
33054
33055
33056
33057
33058
33059
33060
33061
33062
33063
33064
33065
33066
33067
33068
33069
33070
33071
33072
33073
33074
33075
33076
33077
33078
33079
33080
33081
33082
33083
33084
33085
33086
33087
33088
33089
33090
33091
33092
33093
33094
33095
33096
33097
33098
33099
33100
33101
33102
33103
33104
33105
33106
33107
33108
33109
33110
33111
33112
33113
33114
33115
33116
33117
33118
33119
33120
33121
33122
33123
33124
33125
33126
33127
33128
33129
33130
33131
33132
33133
33134
33135
33136
33137
33138
33139
33140
33141
33142
33143
33144
33145
33146
33147
33148
33149
33150
33151
33152
33153
33154
33155
33156
33157
33158
33159
33160
33161
33162
33163
33164
33165
33166
33167
33168
33169
33170
33171
33172
33173
33174
33175
33176
33177
33178
33179
33180
33181
33182
33183
33184
33185
33186
33187
33188
33189
33190
33191
33192
33193
33194
33195
33196
33197
33198
33199
33200
33201
33202
33203
33204
33205
33206
33207
33208
33209
33210
33211
33212
33213
33214
33215
33216
33217
33218
33219
33220
33221
33222
33223
33224
33225
33226
33227
33228
33229
33230
33231
33232
33233
33234
33235
33236
33237
33238
33239
33240
33241
33242
33243
33244
33245
33246
33247
33248
33249
33250
33251
33252
33253
33254
33255
33256
33257
33258
33259
33260
33261
33262
33263
33264
33265
33266
33267
33268
33269
33270
33271
33272
33273
33274
33275
33276
33277
33278
33279
33280
33281
33282
33283
33284
33285
33286
33287
33288
33289
33290
33291
33292
33293
33294
33295
33296
33297
33298
33299
33300
33301
33302
33303
33304
33305
33306
33307
33308
33309
33310
33311
33312
33313
33314
33315
33316
33317
33318
33319
33320
33321
33322
33323
33324
33325
33326
33327
33328
33329
33330
33331
33332
33333
33334
33335
33336
33337
33338
33339
33340
33341
33342
33343
33344
33345
33346
33347
33348
33349
33350
33351
33352
33353
33354
33355
33356
33357
33358
33359
33360
33361
33362
33363
33364
33365
33366
33367
33368
33369
33370
33371
33372
33373
33374
33375
33376
33377
33378
33379
33380
33381
33382
33383
33384
33385
33386
33387
33388
33389
33390
33391
33392
33393
33394
33395
33396
33397
33398
33399
33400
33401
33402
33403
33404
33405
33406
33407
33408
33409
33410
33411
33412
33413
33414
33415
33416
33417
33418
33419
33420
33421
33422
33423
33424
33425
33426
33427
33428
33429
33430
33431
33432
33433
33434
33435
33436
33437
33438
33439
33440
33441
33442
33443
33444
33445
33446
33447
33448
33449
33450
33451
33452
33453
33454
33455
33456
33457
33458
33459
33460
33461
33462
33463
33464
33465
33466
33467
33468
33469
33470
33471
33472
33473
33474
33475
33476
33477
33478
33479
33480
33481
33482
33483
33484
33485
33486
33487
33488
33489
33490
33491
33492
33493
33494
33495
33496
33497
33498
33499
33500
33501
33502
33503
33504
33505
33506
33507
33508
33509
33510
33511
33512
33513
33514
33515
33516
33517
33518
33519
33520
33521
33522
33523
33524
33525
33526
33527
33528
33529
33530
33531
33532
33533
33534
33535
33536
33537
33538
33539
33540
33541
33542
33543
33544
33545
33546
33547
33548
33549
33550
33551
33552
33553
33554
33555
33556
33557
33558
33559
33560
33561
33562
33563
33564
33565
33566
33567
33568
33569
33570
33571
33572
33573
33574
33575
33576
33577
33578
33579
33580
33581
33582
33583
33584
33585
33586
33587
33588
33589
33590
33591
33592
33593
33594
33595
33596
33597
33598
33599
33600
33601
33602
33603
33604
33605
33606
33607
33608
33609
33610
33611
33612
33613
33614
33615
33616
33617
33618
33619
33620
33621
33622
33623
33624
33625
33626
33627
33628
33629
33630
33631
33632
33633
33634
33635
33636
33637
33638
33639
33640
33641
33642
33643
33644
33645
33646
33647
33648
33649
33650
33651
33652
33653
33654
33655
33656
33657
33658
33659
33660
33661
33662
33663
33664
33665
33666
33667
33668
33669
33670
33671
33672
33673
33674
33675
33676
33677
33678
33679
33680
33681
33682
33683
33684
33685
33686
33687
33688
33689
33690
33691
33692
33693
33694
33695
33696
33697
33698
33699
33700
33701
33702
33703
33704
33705
33706
33707
33708
33709
33710
33711
33712
33713
33714
33715
33716
33717
33718
33719
33720
33721
33722
33723
33724
33725
33726
33727
33728
33729
33730
33731
33732
33733
33734
33735
33736
33737
33738
33739
33740
33741
33742
33743
33744
33745
33746
33747
33748
33749
33750
33751
33752
33753
33754
33755
33756
33757
33758
33759
33760
33761
33762
33763
33764
33765
33766
33767
33768
33769
33770
33771
33772
33773
33774
33775
33776
33777
33778
33779
33780
33781
33782
33783
33784
33785
33786
33787
33788
33789
33790
33791
33792
33793
33794
33795
33796
33797
33798
33799
33800
33801
33802
33803
33804
33805
33806
33807
33808
33809
33810
33811
33812
33813
33814
33815
33816
33817
33818
33819
33820
33821
33822
33823
33824
33825
33826
33827
33828
33829
33830
33831
33832
33833
33834
33835
33836
33837
33838
33839
33840
33841
33842
33843
33844
33845
33846
33847
33848
33849
33850
33851
33852
33853
33854
33855
33856
33857
33858
33859
33860
33861
33862
33863
33864
33865
33866
33867
33868
33869
33870
33871
33872
33873
33874
33875
33876
33877
33878
33879
33880
33881
33882
33883
33884
33885
33886
33887
33888
33889
33890
33891
33892
33893
33894
33895
33896
33897
33898
33899
33900
33901
33902
33903
33904
33905
33906
33907
33908
33909
33910
33911
33912
33913
33914
33915
33916
33917
33918
33919
33920
33921
33922
33923
33924
33925
33926
33927
33928
33929
33930
33931
33932
33933
33934
33935
33936
33937
33938
33939
33940
33941
33942
33943
33944
33945
33946
33947
33948
33949
33950
33951
33952
33953
33954
33955
33956
33957
33958
33959
33960
33961
33962
33963
33964
33965
33966
33967
33968
33969
33970
33971
33972
33973
33974
33975
33976
33977
33978
33979
33980
33981
33982
33983
33984
33985
33986
33987
33988
33989
33990
33991
33992
33993
33994
33995
33996
33997
33998
33999
34000
34001
34002
34003
34004
34005
34006
34007
34008
34009
34010
34011
34012
34013
34014
34015
34016
34017
34018
34019
34020
34021
34022
34023
34024
34025
34026
34027
34028
34029
34030
34031
34032
34033
34034
34035
34036
34037
34038
34039
34040
34041
34042
34043
34044
34045
34046
34047
34048
34049
34050
34051
34052
34053
34054
34055
34056
34057
34058
34059
34060
34061
34062
34063
34064
34065
34066
34067
34068
34069
34070
34071
34072
34073
34074
34075
34076
34077
34078
34079
34080
34081
34082
34083
34084
34085
34086
34087
34088
34089
34090
34091
34092
34093
34094
34095
34096
34097
34098
34099
34100
34101
34102
34103
34104
34105
34106
34107
34108
34109
34110
34111
34112
34113
34114
34115
34116
34117
34118
34119
34120
34121
34122
34123
34124
34125
34126
34127
34128
34129
34130
34131
34132
34133
34134
34135
34136
34137
34138
34139
34140
34141
34142
34143
34144
34145
34146
34147
34148
34149
34150
34151
34152
34153
34154
34155
34156
34157
34158
34159
34160
34161
34162
34163
34164
34165
34166
34167
34168
34169
34170
34171
34172
34173
34174
34175
34176
34177
34178
34179
34180
34181
34182
34183
34184
34185
34186
34187
34188
34189
34190
34191
34192
34193
34194
34195
34196
34197
34198
34199
34200
34201
34202
34203
34204
34205
34206
34207
34208
34209
34210
34211
34212
34213
34214
34215
34216
34217
34218
34219
34220
34221
34222
34223
34224
34225
34226
34227
34228
34229
34230
34231
34232
34233
34234
34235
34236
34237
34238
34239
34240
34241
34242
34243
34244
34245
34246
34247
34248
34249
34250
34251
34252
34253
34254
34255
34256
34257
34258
34259
34260
34261
34262
34263
34264
34265
34266
34267
34268
34269
34270
34271
34272
34273
34274
34275
34276
34277
34278
34279
34280
34281
34282
34283
34284
34285
34286
34287
34288
34289
34290
34291
34292
34293
34294
34295
34296
34297
34298
34299
34300
34301
34302
34303
34304
34305
34306
34307
34308
34309
34310
34311
34312
34313
34314
34315
34316
34317
34318
34319
34320
34321
34322
34323
34324
34325
34326
34327
34328
34329
34330
34331
34332
34333
34334
34335
34336
34337
34338
34339
34340
34341
34342
34343
34344
34345
34346
34347
34348
34349
34350
34351
34352
34353
34354
34355
34356
34357
34358
34359
34360
34361
34362
34363
34364
34365
34366
34367
34368
34369
34370
34371
34372
34373
34374
34375
34376
34377
34378
34379
34380
34381
34382
34383
34384
34385
34386
34387
34388
34389
34390
34391
34392
34393
34394
34395
34396
34397
34398
34399
34400
34401
34402
34403
34404
34405
34406
34407
34408
34409
34410
34411
34412
34413
34414
34415
34416
34417
34418
34419
34420
34421
34422
34423
34424
34425
34426
34427
34428
34429
34430
34431
34432
34433
34434
34435
34436
34437
34438
34439
34440
34441
34442
34443
34444
34445
34446
34447
34448
34449
34450
34451
34452
34453
34454
34455
34456
34457
34458
34459
34460
34461
34462
34463
34464
34465
34466
34467
34468
34469
34470
34471
34472
34473
34474
34475
34476
34477
34478
34479
34480
34481
34482
34483
34484
34485
34486
34487
34488
34489
34490
34491
34492
34493
34494
34495
34496
34497
34498
34499
34500
34501
34502
34503
34504
34505
34506
34507
34508
34509
34510
34511
34512
34513
34514
34515
34516
34517
34518
34519
34520
34521
34522
34523
34524
34525
34526
34527
34528
34529
34530
34531
34532
34533
34534
34535
34536
34537
34538
34539
34540
34541
34542
34543
34544
34545
34546
34547
34548
34549
34550
34551
34552
34553
34554
34555
34556
34557
34558
34559
34560
34561
34562
34563
34564
34565
34566
34567
34568
34569
34570
34571
34572
34573
34574
34575
34576
34577
34578
34579
34580
34581
34582
34583
34584
34585
34586
34587
34588
34589
34590
34591
34592
34593
34594
34595
34596
34597
34598
34599
34600
34601
34602
34603
34604
34605
34606
34607
34608
34609
34610
34611
34612
34613
34614
34615
34616
34617
34618
34619
34620
34621
34622
34623
34624
34625
34626
34627
34628
34629
34630
34631
34632
34633
34634
34635
34636
34637
34638
34639
34640
34641
34642
34643
34644
34645
34646
34647
34648
34649
34650
34651
34652
34653
34654
34655
34656
34657
34658
34659
34660
34661
34662
34663
34664
34665
34666
34667
34668
34669
34670
34671
34672
34673
34674
34675
34676
34677
34678
34679
34680
34681
34682
34683
34684
34685
34686
34687
34688
34689
34690
34691
34692
34693
34694
34695
34696
34697
34698
34699
34700
34701
34702
34703
34704
34705
34706
34707
34708
34709
34710
34711
34712
34713
34714
34715
34716
34717
34718
34719
34720
34721
34722
34723
34724
34725
34726
34727
34728
34729
34730
34731
34732
34733
34734
34735
34736
34737
34738
34739
34740
34741
34742
34743
34744
34745
34746
34747
34748
34749
34750
34751
34752
34753
34754
34755
34756
34757
34758
34759
34760
34761
34762
34763
34764
34765
34766
34767
34768
34769
34770
34771
34772
34773
34774
34775
34776
34777
34778
34779
34780
34781
34782
34783
34784
34785
34786
34787
34788
34789
34790
34791
34792
34793
34794
34795
34796
34797
34798
34799
34800
34801
34802
34803
34804
34805
34806
34807
34808
34809
34810
34811
34812
34813
34814
34815
34816
34817
34818
34819
34820
34821
34822
34823
34824
34825
34826
34827
34828
34829
34830
34831
34832
34833
34834
34835
34836
34837
34838
34839
34840
34841
34842
34843
34844
34845
34846
34847
34848
34849
34850
34851
34852
34853
34854
34855
34856
34857
34858
34859
34860
34861
34862
34863
34864
34865
34866
34867
34868
34869
34870
34871
34872
34873
34874
34875
34876
34877
34878
34879
34880
34881
34882
34883
34884
34885
34886
34887
34888
34889
34890
34891
34892
34893
34894
34895
34896
34897
34898
34899
34900
34901
34902
34903
34904
34905
34906
34907
34908
34909
34910
34911
34912
34913
34914
34915
34916
34917
34918
34919
34920
34921
34922
34923
34924
34925
34926
34927
34928
34929
34930
34931
34932
34933
34934
34935
34936
34937
34938
34939
34940
34941
34942
34943
34944
34945
34946
34947
34948
34949
34950
34951
34952
34953
34954
34955
34956
34957
34958
34959
34960
34961
34962
34963
34964
34965
34966
34967
34968
34969
34970
34971
34972
34973
34974
34975
34976
34977
34978
34979
34980
34981
34982
34983
34984
34985
34986
34987
34988
34989
34990
34991
34992
34993
34994
34995
34996
34997
34998
34999
35000
35001
35002
35003
35004
35005
35006
35007
35008
35009
35010
35011
35012
35013
35014
35015
35016
35017
35018
35019
35020
35021
35022
35023
35024
35025
35026
35027
35028
35029
35030
35031
35032
35033
35034
35035
35036
35037
35038
35039
35040
35041
35042
35043
35044
35045
35046
35047
35048
35049
35050
35051
35052
35053
35054
35055
35056
35057
35058
35059
35060
35061
35062
35063
35064
35065
35066
35067
35068
35069
35070
35071
35072
35073
35074
35075
35076
35077
35078
35079
35080
35081
35082
35083
35084
35085
35086
35087
35088
35089
35090
35091
35092
35093
35094
35095
35096
35097
35098
35099
35100
35101
35102
35103
35104
35105
35106
35107
35108
35109
35110
35111
35112
35113
35114
35115
35116
35117
35118
35119
35120
35121
35122
35123
35124
35125
35126
35127
35128
35129
35130
35131
35132
35133
35134
35135
35136
35137
35138
35139
35140
35141
35142
35143
35144
35145
35146
35147
35148
35149
35150
35151
35152
35153
35154
35155
35156
35157
35158
35159
35160
35161
35162
35163
35164
35165
35166
35167
35168
35169
35170
35171
35172
35173
35174
35175
35176
35177
35178
35179
35180
35181
35182
35183
35184
35185
35186
35187
35188
35189
35190
35191
35192
35193
35194
35195
35196
35197
35198
35199
35200
35201
35202
35203
35204
35205
35206
35207
35208
35209
35210
35211
35212
35213
35214
35215
35216
35217
35218
35219
35220
35221
35222
35223
35224
35225
35226
35227
35228
35229
35230
35231
35232
35233
35234
35235
35236
35237
35238
35239
35240
35241
35242
35243
35244
35245
35246
35247
35248
35249
35250
35251
35252
35253
35254
35255
35256
35257
35258
35259
35260
35261
35262
35263
35264
35265
35266
35267
35268
35269
35270
35271
35272
35273
35274
35275
35276
35277
35278
35279
35280
35281
35282
35283
35284
35285
35286
35287
35288
35289
35290
35291
35292
35293
35294
35295
35296
35297
35298
35299
35300
35301
35302
35303
35304
35305
35306
35307
35308
35309
35310
35311
35312
35313
35314
35315
35316
35317
35318
35319
35320
35321
35322
35323
35324
35325
35326
35327
35328
35329
35330
35331
35332
35333
35334
35335
35336
35337
35338
35339
35340
35341
35342
35343
35344
35345
35346
35347
35348
35349
35350
35351
35352
35353
35354
35355
35356
35357
35358
35359
35360
35361
35362
35363
35364
35365
35366
35367
35368
35369
35370
35371
35372
35373
35374
35375
35376
35377
35378
35379
35380
35381
35382
35383
35384
35385
35386
35387
35388
35389
35390
35391
35392
35393
35394
35395
35396
35397
35398
35399
35400
35401
35402
35403
35404
35405
35406
35407
35408
35409
35410
35411
35412
35413
35414
35415
35416
35417
35418
35419
35420
35421
35422
35423
35424
35425
35426
35427
35428
35429
35430
35431
35432
35433
35434
35435
35436
35437
35438
35439
35440
35441
35442
35443
35444
35445
35446
35447
35448
35449
35450
35451
35452
35453
35454
35455
35456
35457
35458
35459
35460
35461
35462
35463
35464
35465
35466
35467
35468
35469
35470
35471
35472
35473
35474
35475
35476
35477
35478
35479
35480
35481
35482
35483
35484
35485
35486
35487
35488
35489
35490
35491
35492
35493
35494
35495
35496
35497
35498
35499
35500
35501
35502
35503
35504
35505
35506
35507
35508
35509
35510
35511
35512
35513
35514
35515
35516
35517
35518
35519
35520
35521
35522
35523
35524
35525
35526
35527
35528
35529
35530
35531
35532
35533
35534
35535
35536
35537
35538
35539
35540
35541
35542
35543
35544
35545
35546
35547
35548
35549
35550
35551
35552
35553
35554
35555
35556
35557
35558
35559
35560
35561
35562
35563
35564
35565
35566
35567
35568
35569
35570
35571
35572
35573
35574
35575
35576
35577
35578
35579
35580
35581
35582
35583
35584
35585
35586
35587
35588
35589
35590
35591
35592
35593
35594
35595
35596
35597
35598
35599
35600
35601
35602
35603
35604
35605
35606
35607
35608
35609
35610
35611
35612
35613
35614
35615
35616
35617
35618
35619
35620
35621
35622
35623
35624
35625
35626
35627
35628
35629
35630
35631
35632
35633
35634
35635
35636
35637
35638
35639
35640
35641
35642
35643
35644
35645
35646
35647
35648
35649
35650
35651
35652
35653
35654
35655
35656
35657
35658
35659
35660
35661
35662
35663
35664
35665
35666
35667
35668
35669
35670
35671
35672
35673
35674
35675
35676
35677
35678
35679
35680
35681
35682
35683
35684
35685
35686
35687
35688
35689
35690
35691
35692
35693
35694
35695
35696
35697
35698
35699
35700
35701
35702
35703
35704
35705
35706
35707
35708
35709
35710
35711
35712
35713
35714
35715
35716
35717
35718
35719
35720
35721
35722
35723
35724
35725
35726
35727
35728
35729
35730
35731
35732
35733
35734
35735
35736
35737
35738
35739
35740
35741
35742
35743
35744
35745
35746
35747
35748
35749
35750
35751
35752
35753
35754
35755
35756
35757
35758
35759
35760
35761
35762
35763
35764
35765
35766
35767
35768
35769
35770
35771
35772
35773
35774
35775
35776
35777
35778
35779
35780
35781
35782
35783
35784
35785
35786
35787
35788
35789
35790
35791
35792
35793
35794
35795
35796
35797
35798
35799
35800
35801
35802
35803
35804
35805
35806
35807
35808
35809
35810
35811
35812
35813
35814
35815
35816
35817
35818
35819
35820
35821
35822
35823
35824
35825
35826
35827
35828
35829
35830
35831
35832
35833
35834
35835
35836
35837
35838
35839
35840
35841
35842
35843
35844
35845
35846
35847
35848
35849
35850
35851
35852
35853
35854
35855
35856
35857
35858
35859
35860
35861
35862
35863
35864
35865
35866
35867
35868
35869
35870
35871
35872
35873
35874
35875
35876
35877
35878
35879
35880
35881
35882
35883
35884
35885
35886
35887
35888
35889
35890
35891
35892
35893
35894
35895
35896
35897
35898
35899
35900
35901
35902
35903
35904
35905
35906
35907
35908
35909
35910
35911
35912
35913
35914
35915
35916
35917
35918
35919
35920
35921
35922
35923
35924
35925
35926
35927
35928
35929
35930
35931
35932
35933
35934
35935
35936
35937
35938
35939
35940
35941
35942
35943
35944
35945
35946
35947
35948
35949
35950
35951
35952
35953
35954
35955
35956
35957
35958
35959
35960
35961
35962
35963
35964
35965
35966
35967
35968
35969
35970
35971
35972
35973
35974
35975
35976
35977
35978
35979
35980
35981
35982
35983
35984
35985
35986
35987
35988
35989
35990
35991
35992
35993
35994
35995
35996
35997
35998
35999
36000
36001
36002
36003
36004
36005
36006
36007
36008
36009
36010
36011
36012
36013
36014
36015
36016
36017
36018
36019
36020
36021
36022
36023
36024
36025
36026
36027
36028
36029
36030
36031
36032
36033
36034
36035
36036
36037
36038
36039
36040
36041
36042
36043
36044
36045
36046
36047
36048
36049
36050
36051
36052
36053
36054
36055
36056
36057
36058
36059
36060
36061
36062
36063
36064
36065
36066
36067
36068
36069
36070
36071
36072
36073
36074
36075
36076
36077
36078
36079
36080
36081
36082
36083
36084
36085
36086
36087
36088
36089
36090
36091
36092
36093
36094
36095
36096
36097
36098
36099
36100
36101
36102
36103
36104
36105
36106
36107
36108
36109
36110
36111
36112
36113
36114
36115
36116
36117
36118
36119
36120
36121
36122
36123
36124
36125
36126
36127
36128
36129
36130
36131
36132
36133
36134
36135
36136
36137
36138
36139
36140
36141
36142
36143
36144
36145
36146
36147
36148
36149
36150
36151
36152
36153
36154
36155
36156
36157
36158
36159
36160
36161
36162
36163
36164
36165
36166
36167
36168
36169
36170
36171
36172
36173
36174
36175
36176
36177
36178
36179
36180
36181
36182
36183
36184
36185
36186
36187
36188
36189
36190
36191
36192
36193
36194
36195
36196
36197
36198
36199
36200
36201
36202
36203
36204
36205
36206
36207
36208
36209
36210
36211
36212
36213
36214
36215
36216
36217
36218
36219
36220
36221
36222
36223
36224
36225
36226
36227
36228
36229
36230
36231
36232
36233
36234
36235
36236
36237
36238
36239
36240
36241
36242
36243
36244
36245
36246
36247
36248
36249
36250
36251
36252
36253
36254
36255
36256
36257
36258
36259
36260
36261
36262
36263
36264
36265
36266
36267
36268
36269
36270
36271
36272
36273
36274
36275
36276
36277
36278
36279
36280
36281
36282
36283
36284
36285
36286
36287
36288
36289
36290
36291
36292
36293
36294
36295
36296
36297
36298
36299
36300
36301
36302
36303
36304
36305
36306
36307
36308
36309
36310
36311
36312
36313
36314
36315
36316
36317
36318
36319
36320
36321
36322
36323
36324
36325
36326
36327
36328
36329
36330
36331
36332
36333
36334
36335
36336
36337
36338
36339
36340
36341
36342
36343
36344
36345
36346
36347
36348
36349
36350
36351
36352
36353
36354
36355
36356
36357
36358
36359
36360
36361
36362
36363
36364
36365
36366
36367
36368
36369
36370
36371
36372
36373
36374
36375
36376
36377
36378
36379
36380
36381
36382
36383
36384
36385
36386
36387
36388
36389
36390
36391
36392
36393
36394
36395
36396
36397
36398
36399
36400
36401
36402
36403
36404
36405
36406
36407
36408
36409
36410
36411
36412
36413
36414
36415
36416
36417
36418
36419
36420
36421
36422
36423
36424
36425
36426
36427
36428
36429
36430
36431
36432
36433
36434
36435
36436
36437
36438
36439
36440
36441
36442
36443
36444
36445
36446
36447
36448
36449
36450
36451
36452
36453
36454
36455
36456
36457
36458
36459
36460
36461
36462
36463
36464
36465
36466
36467
36468
36469
36470
36471
36472
36473
36474
36475
36476
36477
36478
36479
36480
36481
36482
36483
36484
36485
36486
36487
36488
36489
36490
36491
36492
36493
36494
36495
36496
36497
36498
36499
36500
36501
36502
36503
36504
36505
36506
36507
36508
36509
36510
36511
36512
36513
36514
36515
36516
36517
36518
36519
36520
36521
36522
36523
36524
36525
36526
36527
36528
36529
36530
36531
36532
36533
36534
36535
36536
36537
36538
36539
36540
36541
36542
36543
36544
36545
36546
36547
36548
36549
36550
36551
36552
36553
36554
36555
36556
36557
36558
36559
36560
36561
36562
36563
36564
36565
36566
36567
36568
36569
36570
36571
36572
36573
36574
36575
36576
36577
36578
36579
36580
36581
36582
36583
36584
36585
36586
36587
36588
36589
36590
36591
36592
36593
36594
36595
36596
36597
36598
36599
36600
36601
36602
36603
36604
36605
36606
36607
36608
36609
36610
36611
36612
36613
36614
36615
36616
36617
36618
36619
36620
36621
36622
36623
36624
36625
36626
36627
36628
36629
36630
36631
36632
36633
36634
36635
36636
36637
36638
36639
36640
36641
36642
36643
36644
36645
36646
36647
36648
36649
36650
36651
36652
36653
36654
36655
36656
36657
36658
36659
36660
36661
36662
36663
36664
36665
36666
36667
36668
36669
36670
36671
36672
36673
36674
36675
36676
36677
36678
36679
36680
36681
36682
36683
36684
36685
36686
36687
36688
36689
36690
36691
36692
36693
36694
36695
36696
36697
36698
36699
36700
36701
36702
36703
36704
36705
36706
36707
36708
36709
36710
36711
36712
36713
36714
36715
36716
36717
36718
36719
36720
36721
36722
36723
36724
36725
36726
36727
36728
36729
36730
36731
36732
36733
36734
36735
36736
36737
36738
36739
36740
36741
36742
36743
36744
36745
36746
36747
36748
36749
36750
36751
36752
36753
36754
36755
36756
36757
36758
36759
36760
36761
36762
36763
36764
36765
36766
36767
36768
36769
36770
36771
36772
36773
36774
36775
36776
36777
36778
36779
36780
36781
36782
36783
36784
36785
36786
36787
36788
36789
36790
36791
36792
36793
36794
36795
36796
36797
36798
36799
36800
36801
36802
36803
36804
36805
36806
36807
36808
36809
36810
36811
36812
36813
36814
36815
36816
36817
36818
36819
36820
36821
36822
36823
36824
36825
36826
36827
36828
36829
36830
36831
36832
36833
36834
36835
36836
36837
36838
36839
36840
36841
36842
36843
36844
36845
36846
36847
36848
36849
36850
36851
36852
36853
36854
36855
36856
36857
36858
36859
36860
36861
36862
36863
36864
36865
36866
36867
36868
36869
36870
36871
36872
36873
36874
36875
36876
36877
36878
36879
36880
36881
36882
36883
36884
36885
36886
36887
36888
36889
36890
36891
36892
36893
36894
36895
36896
36897
36898
36899
36900
36901
36902
36903
36904
36905
36906
36907
36908
36909
36910
36911
36912
36913
36914
36915
36916
36917
36918
36919
36920
36921
36922
36923
36924
36925
36926
36927
36928
36929
36930
36931
36932
36933
36934
36935
36936
36937
36938
36939
36940
36941
36942
36943
36944
36945
36946
36947
36948
36949
36950
36951
36952
36953
36954
36955
36956
36957
36958
36959
36960
36961
36962
36963
36964
36965
36966
36967
36968
36969
36970
36971
36972
36973
36974
36975
36976
36977
36978
36979
36980
36981
36982
36983
36984
36985
36986
36987
36988
36989
36990
36991
36992
36993
36994
36995
36996
36997
36998
36999
37000
37001
37002
37003
37004
37005
37006
37007
37008
37009
37010
37011
37012
37013
37014
37015
37016
37017
37018
37019
37020
37021
37022
37023
37024
37025
37026
37027
37028
37029
37030
37031
37032
37033
37034
37035
37036
37037
37038
37039
37040
37041
37042
37043
37044
37045
37046
37047
37048
37049
37050
37051
37052
37053
37054
37055
37056
37057
37058
37059
37060
37061
37062
37063
37064
37065
37066
37067
37068
37069
37070
37071
37072
37073
37074
37075
37076
37077
37078
37079
37080
37081
37082
37083
37084
37085
37086
37087
37088
37089
37090
37091
37092
37093
37094
37095
37096
37097
37098
37099
37100
37101
37102
37103
37104
37105
37106
37107
37108
37109
37110
37111
37112
37113
37114
37115
37116
37117
37118
37119
37120
37121
37122
37123
37124
37125
37126
37127
37128
37129
37130
37131
37132
37133
37134
37135
37136
37137
37138
37139
37140
37141
37142
37143
37144
37145
37146
37147
37148
37149
37150
37151
37152
37153
37154
37155
37156
37157
37158
37159
37160
37161
37162
37163
37164
37165
37166
37167
37168
37169
37170
37171
37172
37173
37174
37175
37176
37177
37178
37179
37180
37181
37182
37183
37184
37185
37186
37187
37188
37189
37190
37191
37192
37193
37194
37195
37196
37197
37198
37199
37200
37201
37202
37203
37204
37205
37206
37207
37208
37209
37210
37211
37212
37213
37214
37215
37216
37217
37218
37219
37220
37221
37222
37223
37224
37225
37226
37227
37228
37229
37230
37231
37232
37233
37234
37235
37236
37237
37238
37239
37240
37241
37242
37243
37244
37245
37246
37247
37248
37249
37250
37251
37252
37253
37254
37255
37256
37257
37258
37259
37260
37261
37262
37263
37264
37265
37266
37267
37268
37269
37270
37271
37272
37273
37274
37275
37276
37277
37278
37279
37280
37281
37282
37283
37284
37285
37286
37287
37288
37289
37290
37291
37292
37293
37294
37295
37296
37297
37298
37299
37300
37301
37302
37303
37304
37305
37306
37307
37308
37309
37310
37311
37312
37313
37314
37315
37316
37317
37318
37319
37320
37321
37322
37323
37324
37325
37326
37327
37328
37329
37330
37331
37332
37333
37334
37335
37336
37337
37338
37339
37340
37341
37342
37343
37344
37345
37346
37347
37348
37349
37350
37351
37352
37353
37354
37355
37356
37357
37358
37359
37360
37361
37362
37363
37364
37365
37366
37367
37368
37369
37370
37371
37372
37373
37374
37375
37376
37377
37378
37379
37380
37381
37382
37383
37384
37385
37386
37387
37388
37389
37390
37391
37392
37393
37394
37395
37396
37397
37398
37399
37400
37401
37402
37403
37404
37405
37406
37407
37408
37409
37410
37411
37412
37413
37414
37415
37416
37417
37418
37419
37420
37421
37422
37423
37424
37425
37426
37427
37428
37429
37430
37431
37432
37433
37434
37435
37436
37437
37438
37439
37440
37441
37442
37443
37444
37445
37446
37447
37448
37449
37450
37451
37452
37453
37454
37455
37456
37457
37458
37459
37460
37461
37462
37463
37464
37465
37466
37467
37468
37469
37470
37471
37472
37473
37474
37475
37476
37477
37478
37479
37480
37481
37482
37483
37484
37485
37486
37487
37488
37489
37490
37491
37492
37493
37494
37495
37496
37497
37498
37499
37500
37501
37502
37503
37504
37505
37506
37507
37508
37509
37510
37511
37512
37513
37514
37515
37516
37517
37518
37519
37520
37521
37522
37523
37524
37525
37526
37527
37528
37529
37530
37531
37532
37533
37534
37535
37536
37537
37538
37539
37540
37541
37542
37543
37544
37545
37546
37547
37548
37549
37550
37551
37552
37553
37554
37555
37556
37557
37558
37559
37560
37561
37562
37563
37564
37565
37566
37567
37568
37569
37570
37571
37572
37573
37574
37575
37576
37577
37578
37579
37580
37581
37582
37583
37584
37585
37586
37587
37588
37589
37590
37591
37592
37593
37594
37595
37596
37597
37598
37599
37600
37601
37602
37603
37604
37605
37606
37607
37608
37609
37610
37611
37612
37613
37614
37615
37616
37617
37618
37619
37620
37621
37622
37623
37624
37625
37626
37627
37628
37629
37630
37631
37632
37633
37634
37635
37636
37637
37638
37639
37640
37641
37642
37643
37644
37645
37646
37647
37648
37649
37650
37651
37652
37653
37654
37655
37656
37657
37658
37659
37660
37661
37662
37663
37664
37665
37666
37667
37668
37669
37670
37671
37672
37673
37674
37675
37676
37677
37678
37679
37680
37681
37682
37683
37684
37685
37686
37687
37688
37689
37690
37691
37692
37693
37694
37695
37696
37697
37698
37699
37700
37701
37702
37703
37704
37705
37706
37707
37708
37709
37710
37711
37712
37713
37714
37715
37716
37717
37718
37719
37720
37721
37722
37723
37724
37725
37726
37727
37728
37729
37730
37731
37732
37733
37734
37735
37736
37737
37738
37739
37740
37741
37742
37743
37744
37745
37746
37747
37748
37749
37750
37751
37752
37753
37754
37755
37756
37757
37758
37759
37760
37761
37762
37763
37764
37765
37766
37767
37768
37769
37770
37771
37772
37773
37774
37775
37776
37777
37778
37779
37780
37781
37782
37783
37784
37785
37786
37787
37788
37789
37790
37791
37792
37793
37794
37795
37796
37797
37798
37799
37800
37801
37802
37803
37804
37805
37806
37807
37808
37809
37810
37811
37812
37813
37814
37815
37816
37817
37818
37819
37820
37821
37822
37823
37824
37825
37826
37827
37828
37829
37830
37831
37832
37833
37834
37835
37836
37837
37838
37839
37840
37841
37842
37843
37844
37845
37846
37847
37848
37849
37850
37851
37852
37853
37854
37855
37856
37857
37858
37859
37860
37861
37862
37863
37864
37865
37866
37867
37868
37869
37870
37871
37872
37873
37874
37875
37876
37877
37878
37879
37880
37881
37882
37883
37884
37885
37886
37887
37888
37889
37890
37891
37892
37893
37894
37895
37896
37897
37898
37899
37900
37901
37902
37903
37904
37905
37906
37907
37908
37909
37910
37911
37912
37913
37914
37915
37916
37917
37918
37919
37920
37921
37922
37923
37924
37925
37926
37927
37928
37929
37930
37931
37932
37933
37934
37935
37936
37937
37938
37939
37940
37941
37942
37943
37944
37945
37946
37947
37948
37949
37950
37951
37952
37953
37954
37955
37956
37957
37958
37959
37960
37961
37962
37963
37964
37965
37966
37967
37968
37969
37970
37971
37972
37973
37974
37975
37976
37977
37978
37979
37980
37981
37982
37983
37984
37985
37986
37987
37988
37989
37990
37991
37992
37993
37994
37995
37996
37997
37998
37999
38000
38001
38002
38003
38004
38005
38006
38007
38008
38009
38010
38011
38012
38013
38014
38015
38016
38017
38018
38019
38020
38021
38022
38023
38024
38025
38026
38027
38028
38029
38030
38031
38032
38033
38034
38035
38036
38037
38038
38039
38040
38041
38042
38043
38044
38045
38046
38047
38048
38049
38050
38051
38052
38053
38054
38055
38056
38057
38058
38059
38060
38061
38062
38063
38064
38065
38066
38067
38068
38069
38070
38071
38072
38073
38074
38075
38076
38077
38078
38079
38080
38081
38082
38083
38084
38085
38086
38087
38088
38089
38090
38091
38092
38093
38094
38095
38096
38097
38098
38099
38100
38101
38102
38103
38104
38105
38106
38107
38108
38109
38110
38111
38112
38113
38114
38115
38116
38117
38118
38119
38120
38121
38122
38123
38124
38125
38126
38127
38128
38129
38130
38131
38132
38133
38134
38135
38136
38137
38138
38139
38140
38141
38142
38143
38144
38145
38146
38147
38148
38149
38150
38151
38152
38153
38154
38155
38156
38157
38158
38159
38160
38161
38162
38163
38164
38165
38166
38167
38168
38169
38170
38171
38172
38173
38174
38175
38176
38177
38178
38179
38180
38181
38182
38183
38184
38185
38186
38187
38188
38189
38190
38191
38192
38193
38194
38195
38196
38197
38198
38199
38200
38201
38202
38203
38204
38205
38206
38207
38208
38209
38210
38211
38212
38213
38214
38215
38216
38217
38218
38219
38220
38221
38222
38223
38224
38225
38226
38227
38228
38229
38230
38231
38232
38233
38234
38235
38236
38237
38238
38239
38240
38241
38242
38243
38244
38245
38246
38247
38248
38249
38250
38251
38252
38253
38254
38255
38256
38257
38258
38259
38260
38261
38262
38263
38264
38265
38266
38267
38268
38269
38270
38271
38272
38273
38274
38275
38276
38277
38278
38279
38280
38281
38282
38283
38284
38285
38286
38287
38288
38289
38290
38291
38292
38293
38294
38295
38296
38297
38298
38299
38300
38301
38302
38303
38304
38305
38306
38307
38308
38309
38310
38311
38312
38313
38314
38315
38316
38317
38318
38319
38320
38321
38322
38323
38324
38325
38326
38327
38328
38329
38330
38331
38332
38333
38334
38335
38336
38337
38338
38339
38340
38341
38342
38343
38344
38345
38346
38347
38348
38349
38350
38351
38352
38353
38354
38355
38356
38357
38358
38359
38360
38361
38362
38363
38364
38365
38366
38367
38368
38369
38370
38371
38372
38373
38374
38375
38376
38377
38378
38379
38380
38381
38382
38383
38384
38385
38386
38387
38388
38389
38390
38391
38392
38393
38394
38395
38396
38397
38398
38399
38400
38401
38402
38403
38404
38405
38406
38407
38408
38409
38410
38411
38412
38413
38414
38415
38416
38417
38418
38419
38420
38421
38422
38423
38424
38425
38426
38427
38428
38429
38430
38431
38432
38433
38434
38435
38436
38437
38438
38439
38440
38441
38442
38443
38444
38445
38446
38447
38448
38449
38450
38451
38452
38453
38454
38455
38456
38457
38458
38459
38460
38461
38462
38463
38464
38465
38466
38467
38468
38469
38470
38471
38472
38473
38474
38475
38476
38477
38478
38479
38480
38481
38482
38483
38484
38485
38486
38487
38488
38489
38490
38491
38492
38493
38494
38495
38496
38497
38498
38499
38500
38501
38502
38503
38504
38505
38506
38507
38508
38509
38510
38511
38512
38513
38514
38515
38516
38517
38518
38519
38520
38521
38522
38523
38524
38525
38526
38527
38528
38529
38530
38531
38532
38533
38534
38535
38536
38537
38538
38539
38540
38541
38542
38543
38544
38545
38546
38547
38548
38549
38550
38551
38552
38553
38554
38555
38556
38557
38558
38559
38560
38561
38562
38563
38564
38565
38566
38567
38568
38569
38570
38571
38572
38573
38574
38575
38576
38577
38578
38579
38580
38581
38582
38583
38584
38585
38586
38587
38588
38589
38590
38591
38592
38593
38594
38595
38596
38597
38598
38599
38600
38601
38602
38603
38604
38605
38606
38607
38608
38609
38610
38611
38612
38613
38614
38615
38616
38617
38618
38619
38620
38621
38622
38623
38624
38625
38626
38627
38628
38629
38630
38631
38632
38633
38634
38635
38636
38637
38638
38639
38640
38641
38642
38643
38644
38645
38646
38647
38648
38649
38650
38651
38652
38653
38654
38655
38656
38657
38658
38659
38660
38661
38662
38663
38664
38665
38666
38667
38668
38669
38670
38671
38672
38673
38674
38675
38676
38677
38678
38679
38680
38681
38682
38683
38684
38685
38686
38687
38688
38689
38690
38691
38692
38693
38694
38695
38696
38697
38698
38699
38700
38701
38702
38703
38704
38705
38706
38707
38708
38709
38710
38711
38712
38713
38714
38715
38716
38717
38718
38719
38720
38721
38722
38723
38724
38725
38726
38727
38728
38729
38730
38731
38732
38733
38734
38735
38736
38737
38738
38739
38740
38741
38742
38743
38744
38745
38746
38747
38748
38749
38750
38751
38752
38753
38754
38755
38756
38757
38758
38759
38760
38761
38762
38763
38764
38765
38766
38767
38768
38769
38770
38771
38772
38773
38774
38775
38776
38777
38778
38779
38780
38781
38782
38783
38784
38785
38786
38787
38788
38789
38790
38791
38792
38793
38794
38795
38796
38797
38798
38799
38800
38801
38802
38803
38804
38805
38806
38807
38808
38809
38810
38811
38812
38813
38814
38815
38816
38817
38818
38819
38820
38821
38822
38823
38824
38825
38826
38827
38828
38829
38830
38831
38832
38833
38834
38835
38836
38837
38838
38839
38840
38841
38842
38843
38844
38845
38846
38847
38848
38849
38850
38851
38852
38853
38854
38855
38856
38857
38858
38859
38860
38861
38862
38863
38864
38865
38866
38867
38868
38869
38870
38871
38872
38873
38874
38875
38876
38877
38878
38879
38880
38881
38882
38883
38884
38885
38886
38887
38888
38889
38890
38891
38892
38893
38894
38895
38896
38897
38898
38899
38900
38901
38902
38903
38904
38905
38906
38907
38908
38909
38910
38911
38912
38913
38914
38915
38916
38917
38918
38919
38920
38921
38922
38923
38924
38925
38926
38927
38928
38929
38930
38931
38932
38933
38934
38935
38936
38937
38938
38939
38940
38941
38942
38943
38944
38945
38946
38947
38948
38949
38950
38951
38952
38953
38954
38955
38956
38957
38958
38959
38960
38961
38962
38963
38964
38965
38966
38967
38968
38969
38970
38971
38972
38973
38974
38975
38976
38977
38978
38979
38980
38981
38982
38983
38984
38985
38986
38987
38988
38989
38990
38991
38992
38993
38994
38995
38996
38997
38998
38999
39000
39001
39002
39003
39004
39005
39006
39007
39008
39009
39010
39011
39012
39013
39014
39015
39016
39017
39018
39019
39020
39021
39022
39023
39024
39025
39026
39027
39028
39029
39030
39031
39032
39033
39034
39035
39036
39037
39038
39039
39040
39041
39042
39043
39044
39045
39046
39047
39048
39049
39050
39051
39052
39053
39054
39055
39056
39057
39058
39059
39060
39061
39062
39063
39064
39065
39066
39067
39068
39069
39070
39071
39072
39073
39074
39075
39076
39077
39078
39079
39080
39081
39082
39083
39084
39085
39086
39087
39088
39089
39090
39091
39092
39093
39094
39095
39096
39097
39098
39099
39100
39101
39102
39103
39104
39105
39106
39107
39108
39109
39110
39111
39112
39113
39114
39115
39116
39117
39118
39119
39120
39121
39122
39123
39124
39125
39126
39127
39128
39129
39130
39131
39132
39133
39134
39135
39136
39137
39138
39139
39140
39141
39142
39143
39144
39145
39146
39147
39148
39149
39150
39151
39152
39153
39154
39155
39156
39157
39158
39159
39160
39161
39162
39163
39164
39165
39166
39167
39168
39169
39170
39171
39172
39173
39174
39175
39176
39177
39178
39179
39180
39181
39182
39183
39184
39185
39186
39187
39188
39189
39190
39191
39192
39193
39194
39195
39196
39197
39198
39199
39200
39201
39202
39203
39204
39205
39206
39207
39208
39209
39210
39211
39212
39213
39214
39215
39216
39217
39218
39219
39220
39221
39222
39223
39224
39225
39226
39227
39228
39229
39230
39231
39232
39233
39234
39235
39236
39237
39238
39239
39240
39241
39242
39243
39244
39245
39246
39247
39248
39249
39250
39251
39252
39253
39254
39255
39256
39257
39258
39259
39260
39261
39262
39263
39264
39265
39266
39267
39268
39269
39270
39271
39272
39273
39274
39275
39276
39277
39278
39279
39280
39281
39282
39283
39284
39285
39286
39287
39288
39289
39290
39291
39292
39293
39294
39295
39296
39297
39298
39299
39300
39301
39302
39303
39304
39305
39306
39307
39308
39309
39310
39311
39312
39313
39314
39315
39316
39317
39318
39319
39320
39321
39322
39323
39324
39325
39326
39327
39328
39329
39330
39331
39332
39333
39334
39335
39336
39337
39338
39339
39340
39341
39342
39343
39344
39345
39346
39347
39348
39349
39350
39351
39352
39353
39354
39355
39356
39357
39358
39359
39360
39361
39362
39363
39364
39365
39366
39367
39368
39369
39370
39371
39372
39373
39374
39375
39376
39377
39378
39379
39380
39381
39382
39383
39384
39385
39386
39387
39388
39389
39390
39391
39392
39393
39394
39395
39396
39397
39398
39399
39400
39401
39402
39403
39404
39405
39406
39407
39408
39409
39410
39411
39412
39413
39414
39415
39416
39417
39418
39419
39420
39421
39422
39423
39424
39425
39426
39427
39428
39429
39430
39431
39432
39433
39434
39435
39436
39437
39438
39439
39440
39441
39442
39443
39444
39445
39446
39447
39448
39449
39450
39451
39452
39453
39454
39455
39456
39457
39458
39459
39460
39461
39462
39463
39464
39465
39466
39467
39468
39469
39470
39471
39472
39473
39474
39475
39476
39477
39478
39479
39480
39481
39482
39483
39484
39485
39486
39487
39488
39489
39490
39491
39492
39493
39494
39495
39496
39497
39498
39499
39500
39501
39502
39503
39504
39505
39506
39507
39508
39509
39510
39511
39512
39513
39514
39515
39516
39517
39518
39519
39520
39521
39522
39523
39524
39525
39526
39527
39528
39529
39530
39531
39532
39533
39534
39535
39536
39537
39538
39539
39540
39541
39542
39543
39544
39545
39546
39547
39548
39549
39550
39551
39552
39553
39554
39555
39556
39557
39558
39559
39560
39561
39562
39563
39564
39565
39566
39567
39568
39569
39570
39571
39572
39573
39574
39575
39576
39577
39578
39579
39580
39581
39582
39583
39584
39585
39586
39587
39588
39589
39590
39591
39592
39593
39594
39595
39596
39597
39598
39599
39600
39601
39602
39603
39604
39605
39606
39607
39608
39609
39610
39611
39612
39613
39614
39615
39616
39617
39618
39619
39620
39621
39622
39623
39624
39625
39626
39627
39628
39629
39630
39631
39632
39633
39634
39635
39636
39637
39638
39639
39640
39641
39642
39643
39644
39645
39646
39647
39648
39649
39650
39651
39652
39653
39654
39655
39656
39657
39658
39659
39660
39661
39662
39663
39664
39665
39666
39667
39668
39669
39670
39671
39672
39673
39674
39675
39676
39677
39678
39679
39680
39681
39682
39683
39684
39685
39686
39687
39688
39689
39690
39691
39692
39693
39694
39695
39696
39697
39698
39699
39700
39701
39702
39703
39704
39705
39706
39707
39708
39709
39710
39711
39712
39713
39714
39715
39716
39717
39718
39719
39720
39721
39722
39723
39724
39725
39726
39727
39728
39729
39730
39731
39732
39733
39734
39735
39736
39737
39738
39739
39740
39741
39742
39743
39744
39745
39746
39747
39748
39749
39750
39751
39752
39753
39754
39755
39756
39757
39758
39759
39760
39761
39762
39763
39764
39765
39766
39767
39768
39769
39770
39771
39772
39773
39774
39775
39776
39777
39778
39779
39780
39781
39782
39783
39784
39785
39786
39787
39788
39789
39790
39791
39792
39793
39794
39795
39796
39797
39798
39799
39800
39801
39802
39803
39804
39805
39806
39807
39808
39809
39810
39811
39812
39813
39814
39815
39816
39817
39818
39819
39820
39821
39822
39823
39824
39825
39826
39827
39828
39829
39830
39831
39832
39833
39834
39835
39836
39837
39838
39839
39840
39841
39842
39843
39844
39845
39846
39847
39848
39849
39850
39851
39852
39853
39854
39855
39856
39857
39858
39859
39860
39861
39862
39863
39864
39865
39866
39867
39868
39869
39870
39871
39872
39873
39874
39875
39876
39877
39878
39879
39880
39881
39882
39883
39884
39885
39886
39887
39888
39889
39890
39891
39892
39893
39894
39895
39896
39897
39898
39899
39900
39901
39902
39903
39904
39905
39906
39907
39908
39909
39910
39911
39912
39913
39914
39915
39916
39917
39918
39919
39920
39921
39922
39923
39924
39925
39926
39927
39928
39929
39930
39931
39932
39933
39934
39935
39936
39937
39938
39939
39940
39941
39942
39943
39944
39945
39946
39947
39948
39949
39950
39951
39952
39953
39954
39955
39956
39957
39958
39959
39960
39961
39962
39963
39964
39965
39966
39967
39968
39969
39970
39971
39972
39973
39974
39975
39976
39977
39978
39979
39980
39981
39982
39983
39984
39985
39986
39987
39988
39989
39990
39991
39992
39993
39994
39995
39996
39997
39998
39999
40000
40001
40002
40003
40004
40005
40006
40007
40008
40009
40010
40011
40012
40013
40014
40015
40016
40017
40018
40019
40020
40021
40022
40023
40024
40025
40026
40027
40028
40029
40030
40031
40032
40033
40034
40035
40036
40037
40038
40039
40040
40041
40042
40043
40044
40045
40046
40047
40048
40049
40050
40051
40052
40053
40054
40055
40056
40057
40058
40059
40060
40061
40062
40063
40064
40065
40066
40067
40068
40069
40070
40071
40072
40073
40074
40075
40076
40077
40078
40079
40080
40081
40082
40083
40084
40085
40086
40087
40088
40089
40090
40091
40092
40093
40094
40095
40096
40097
40098
40099
40100
40101
40102
40103
40104
40105
40106
40107
40108
40109
40110
40111
40112
40113
40114
40115
40116
40117
40118
40119
40120
40121
40122
40123
40124
40125
40126
40127
40128
40129
40130
40131
40132
40133
40134
40135
40136
40137
40138
40139
40140
40141
40142
40143
40144
40145
40146
40147
40148
40149
40150
40151
40152
40153
40154
40155
40156
40157
40158
40159
40160
40161
40162
40163
40164
40165
40166
40167
40168
40169
40170
40171
40172
40173
40174
40175
40176
40177
40178
40179
40180
40181
40182
40183
40184
40185
40186
40187
40188
40189
40190
40191
40192
40193
40194
40195
40196
40197
40198
40199
40200
40201
40202
40203
40204
40205
40206
40207
40208
40209
40210
40211
40212
40213
40214
40215
40216
40217
40218
40219
40220
40221
40222
40223
40224
40225
40226
40227
40228
40229
40230
40231
40232
40233
40234
40235
40236
40237
40238
40239
40240
40241
40242
40243
40244
40245
40246
40247
40248
40249
40250
40251
40252
40253
40254
40255
40256
40257
40258
40259
40260
40261
40262
40263
40264
40265
40266
40267
40268
40269
40270
40271
40272
40273
40274
40275
40276
40277
40278
40279
40280
40281
40282
40283
40284
40285
40286
40287
40288
40289
40290
40291
40292
40293
40294
40295
40296
40297
40298
40299
40300
40301
40302
40303
40304
40305
40306
40307
40308
40309
40310
40311
40312
40313
40314
40315
40316
40317
40318
40319
40320
40321
40322
40323
40324
40325
40326
40327
40328
40329
40330
40331
40332
40333
40334
40335
40336
40337
40338
40339
40340
40341
40342
40343
40344
40345
40346
40347
40348
40349
40350
40351
40352
40353
40354
40355
40356
40357
40358
40359
40360
40361
40362
40363
40364
40365
40366
40367
40368
40369
40370
40371
40372
40373
40374
40375
40376
40377
40378
40379
40380
40381
40382
40383
40384
40385
40386
40387
40388
40389
40390
40391
40392
40393
40394
40395
40396
40397
40398
40399
40400
40401
40402
40403
40404
40405
40406
40407
40408
40409
40410
40411
40412
40413
40414
40415
40416
40417
40418
40419
40420
40421
40422
40423
40424
40425
40426
40427
40428
40429
40430
40431
40432
40433
40434
40435
40436
40437
40438
40439
40440
40441
40442
40443
40444
40445
40446
40447
40448
40449
40450
40451
40452
40453
40454
40455
40456
40457
40458
40459
40460
40461
40462
40463
40464
40465
40466
40467
40468
40469
40470
40471
40472
40473
40474
40475
40476
40477
40478
40479
40480
40481
40482
40483
40484
40485
40486
40487
40488
40489
40490
40491
40492
40493
40494
40495
40496
40497
40498
40499
40500
40501
40502
40503
40504
40505
40506
40507
40508
40509
40510
40511
40512
40513
40514
40515
40516
40517
40518
40519
40520
40521
40522
40523
40524
40525
40526
40527
40528
40529
40530
40531
40532
40533
40534
40535
40536
40537
40538
40539
40540
40541
40542
40543
40544
40545
40546
40547
40548
40549
40550
40551
40552
40553
40554
40555
40556
40557
40558
40559
40560
40561
40562
40563
40564
40565
40566
40567
40568
40569
40570
40571
40572
40573
40574
40575
40576
40577
40578
40579
40580
40581
40582
40583
40584
40585
40586
40587
40588
40589
40590
40591
40592
40593
40594
40595
40596
40597
40598
40599
40600
40601
40602
40603
40604
40605
40606
40607
40608
40609
40610
40611
40612
40613
40614
40615
40616
40617
40618
40619
40620
40621
40622
40623
40624
40625
40626
40627
40628
40629
40630
40631
40632
40633
40634
40635
40636
40637
40638
40639
40640
40641
40642
40643
40644
40645
40646
40647
40648
40649
40650
40651
40652
40653
40654
40655
40656
40657
40658
40659
40660
40661
40662
40663
40664
40665
40666
40667
40668
40669
40670
40671
40672
40673
40674
40675
40676
40677
40678
40679
40680
40681
40682
40683
40684
40685
40686
40687
40688
40689
40690
40691
40692
40693
40694
40695
40696
40697
40698
40699
40700
40701
40702
40703
40704
40705
40706
40707
40708
40709
40710
40711
40712
40713
40714
40715
40716
40717
40718
40719
40720
40721
40722
40723
40724
40725
40726
40727
40728
40729
40730
40731
40732
40733
40734
40735
40736
40737
40738
40739
40740
40741
40742
40743
40744
40745
40746
40747
40748
40749
40750
40751
40752
40753
40754
40755
40756
40757
40758
40759
40760
40761
40762
40763
40764
40765
40766
40767
40768
40769
40770
40771
40772
40773
40774
40775
40776
40777
40778
40779
40780
40781
40782
40783
40784
40785
40786
40787
40788
40789
40790
40791
40792
40793
40794
40795
40796
40797
40798
40799
40800
40801
40802
40803
40804
40805
40806
40807
40808
40809
40810
40811
40812
40813
40814
40815
40816
40817
40818
40819
40820
40821
40822
40823
40824
40825
40826
40827
40828
40829
40830
40831
40832
40833
40834
40835
40836
40837
40838
40839
40840
40841
40842
40843
40844
40845
40846
40847
40848
40849
40850
40851
40852
40853
40854
40855
40856
40857
40858
40859
40860
40861
40862
40863
40864
40865
40866
40867
40868
40869
40870
40871
40872
40873
40874
40875
40876
40877
40878
40879
40880
40881
40882
40883
40884
40885
40886
40887
40888
40889
40890
40891
40892
40893
40894
40895
40896
40897
40898
40899
40900
40901
40902
40903
40904
40905
40906
40907
40908
40909
40910
40911
40912
40913
40914
40915
40916
40917
40918
40919
40920
40921
40922
40923
40924
40925
40926
40927
40928
40929
40930
40931
40932
40933
40934
40935
40936
40937
40938
40939
40940
40941
40942
40943
40944
40945
40946
40947
40948
40949
40950
40951
40952
40953
40954
40955
40956
40957
40958
40959
40960
40961
40962
40963
40964
40965
40966
40967
40968
40969
40970
40971
40972
40973
40974
40975
40976
40977
40978
40979
40980
40981
40982
40983
40984
40985
40986
40987
40988
40989
40990
40991
40992
40993
40994
40995
40996
40997
40998
40999
41000
41001
41002
41003
41004
41005
41006
41007
41008
41009
41010
41011
41012
41013
41014
41015
41016
41017
41018
41019
41020
41021
41022
41023
41024
41025
41026
41027
41028
41029
41030
41031
41032
41033
41034
41035
41036
41037
41038
41039
41040
41041
41042
41043
41044
41045
41046
41047
41048
41049
41050
41051
41052
41053
41054
41055
41056
41057
41058
41059
41060
41061
41062
41063
41064
41065
41066
41067
41068
41069
41070
41071
41072
41073
41074
41075
41076
41077
41078
41079
41080
41081
41082
41083
41084
41085
41086
41087
41088
41089
41090
41091
41092
41093
41094
41095
41096
41097
41098
41099
41100
41101
41102
41103
41104
41105
41106
41107
41108
41109
41110
41111
41112
41113
41114
41115
41116
41117
41118
41119
41120
41121
41122
41123
41124
41125
41126
41127
41128
41129
41130
41131
41132
41133
41134
41135
41136
41137
41138
41139
41140
41141
41142
41143
41144
41145
41146
41147
41148
41149
41150
41151
41152
41153
41154
41155
41156
41157
41158
41159
41160
41161
41162
41163
41164
41165
41166
41167
41168
41169
41170
41171
41172
41173
41174
41175
41176
41177
41178
41179
41180
41181
41182
41183
41184
41185
41186
41187
41188
41189
41190
41191
41192
41193
41194
41195
41196
41197
41198
41199
41200
41201
41202
41203
41204
41205
41206
41207
41208
41209
41210
41211
41212
41213
41214
41215
41216
41217
41218
41219
41220
41221
41222
41223
41224
41225
41226
41227
41228
41229
41230
41231
41232
41233
41234
41235
41236
41237
41238
41239
41240
41241
41242
41243
41244
41245
41246
41247
41248
41249
41250
41251
41252
41253
41254
41255
41256
41257
41258
41259
41260
41261
41262
41263
41264
41265
41266
41267
41268
41269
41270
41271
41272
41273
41274
41275
41276
41277
41278
41279
41280
41281
41282
41283
41284
41285
41286
41287
41288
41289
41290
41291
41292
41293
41294
41295
41296
41297
41298
41299
41300
41301
41302
41303
41304
41305
41306
41307
41308
41309
41310
41311
41312
41313
41314
41315
41316
41317
41318
41319
41320
41321
41322
41323
41324
41325
41326
41327
41328
41329
41330
41331
41332
41333
41334
41335
41336
41337
41338
41339
41340
41341
41342
41343
41344
41345
41346
41347
41348
41349
41350
41351
41352
41353
41354
41355
41356
41357
41358
41359
41360
41361
41362
41363
41364
41365
41366
41367
41368
41369
41370
41371
41372
41373
41374
41375
41376
41377
41378
41379
41380
41381
41382
41383
41384
41385
41386
41387
41388
41389
41390
41391
41392
41393
41394
41395
41396
41397
41398
41399
41400
41401
41402
41403
41404
41405
41406
41407
41408
41409
41410
41411
41412
41413
41414
41415
41416
41417
41418
41419
41420
41421
41422
41423
41424
41425
41426
41427
41428
41429
41430
41431
41432
41433
41434
41435
41436
41437
41438
41439
41440
41441
41442
41443
41444
41445
41446
41447
41448
41449
41450
41451
41452
41453
41454
41455
41456
41457
41458
41459
41460
41461
41462
41463
41464
41465
41466
41467
41468
41469
41470
41471
41472
41473
41474
41475
41476
41477
41478
41479
41480
41481
41482
41483
41484
41485
41486
41487
41488
41489
41490
41491
41492
41493
41494
41495
41496
41497
41498
41499
41500
41501
41502
41503
41504
41505
41506
41507
41508
41509
41510
41511
41512
41513
41514
41515
41516
41517
41518
41519
41520
41521
41522
41523
41524
41525
41526
41527
41528
41529
41530
41531
41532
41533
41534
41535
41536
41537
41538
41539
41540
41541
41542
41543
41544
41545
41546
41547
41548
41549
41550
41551
41552
41553
41554
41555
41556
41557
41558
41559
41560
41561
41562
41563
41564
41565
41566
41567
41568
41569
41570
41571
41572
41573
41574
41575
41576
41577
41578
41579
41580
41581
41582
41583
41584
41585
41586
41587
41588
41589
41590
41591
41592
41593
41594
41595
41596
41597
41598
41599
41600
41601
41602
41603
41604
41605
41606
41607
41608
41609
41610
41611
41612
41613
41614
41615
41616
41617
41618
41619
41620
41621
41622
41623
41624
41625
41626
41627
41628
41629
41630
41631
41632
41633
41634
41635
41636
41637
41638
41639
41640
41641
41642
41643
41644
41645
41646
41647
41648
41649
41650
41651
41652
41653
41654
41655
41656
41657
41658
41659
41660
41661
41662
41663
41664
41665
41666
41667
41668
41669
41670
41671
41672
41673
41674
41675
41676
41677
41678
41679
41680
41681
41682
41683
41684
41685
41686
41687
41688
41689
41690
41691
41692
41693
41694
41695
41696
41697
41698
41699
41700
41701
41702
41703
41704
41705
41706
41707
41708
41709
41710
41711
41712
41713
41714
41715
41716
41717
41718
41719
41720
41721
41722
41723
41724
41725
41726
41727
41728
41729
41730
41731
41732
41733
41734
41735
41736
41737
41738
41739
41740
41741
41742
41743
41744
41745
41746
41747
41748
41749
41750
41751
41752
41753
41754
41755
41756
41757
41758
41759
41760
41761
41762
41763
41764
41765
41766
41767
41768
41769
41770
41771
41772
41773
41774
41775
41776
41777
41778
41779
41780
41781
41782
41783
41784
41785
41786
41787
41788
41789
41790
41791
41792
41793
41794
41795
41796
41797
41798
41799
41800
41801
41802
41803
41804
41805
41806
41807
41808
41809
41810
41811
41812
41813
41814
41815
41816
41817
41818
41819
41820
41821
41822
41823
41824
41825
41826
41827
41828
41829
41830
41831
41832
41833
41834
41835
41836
41837
41838
41839
41840
41841
41842
41843
41844
41845
41846
41847
41848
41849
41850
41851
41852
41853
41854
41855
41856
41857
41858
41859
41860
41861
41862
41863
41864
41865
41866
41867
41868
41869
41870
41871
41872
41873
41874
41875
41876
41877
41878
41879
41880
41881
41882
41883
41884
41885
41886
41887
41888
41889
41890
41891
41892
41893
41894
41895
41896
41897
41898
41899
41900
41901
41902
41903
41904
41905
41906
41907
41908
41909
41910
41911
41912
41913
41914
41915
41916
41917
41918
41919
41920
41921
41922
41923
41924
41925
41926
41927
41928
41929
41930
41931
41932
41933
41934
41935
41936
41937
41938
41939
41940
41941
41942
41943
41944
41945
41946
41947
41948
41949
41950
41951
41952
41953
41954
41955
41956
41957
41958
41959
41960
41961
41962
41963
41964
41965
41966
41967
41968
41969
41970
41971
41972
41973
41974
41975
41976
41977
41978
41979
41980
41981
41982
41983
41984
41985
41986
41987
41988
41989
41990
41991
41992
41993
41994
41995
41996
41997
41998
41999
42000
42001
42002
42003
42004
42005
42006
42007
42008
42009
42010
42011
42012
42013
42014
42015
42016
42017
42018
42019
42020
42021
42022
42023
42024
42025
42026
42027
42028
42029
42030
42031
42032
42033
42034
42035
42036
42037
42038
42039
42040
42041
42042
42043
42044
42045
42046
42047
42048
42049
42050
42051
42052
42053
42054
42055
42056
42057
42058
42059
42060
42061
42062
42063
42064
42065
42066
42067
42068
42069
42070
42071
42072
42073
42074
42075
42076
42077
42078
42079
42080
42081
42082
42083
42084
42085
42086
42087
42088
42089
42090
42091
42092
42093
42094
42095
42096
42097
42098
42099
42100
42101
42102
42103
42104
42105
42106
42107
42108
42109
42110
42111
42112
42113
42114
42115
42116
42117
42118
42119
42120
42121
42122
42123
42124
42125
42126
42127
42128
42129
42130
42131
42132
42133
42134
42135
42136
42137
42138
42139
42140
42141
42142
42143
42144
42145
42146
42147
42148
42149
42150
42151
42152
42153
42154
42155
42156
42157
42158
42159
42160
42161
42162
42163
42164
42165
42166
42167
42168
42169
42170
42171
42172
42173
42174
42175
42176
42177
42178
42179
42180
42181
42182
42183
42184
42185
42186
42187
42188
42189
42190
42191
42192
42193
42194
42195
42196
42197
42198
42199
42200
42201
42202
42203
42204
42205
42206
42207
42208
42209
42210
42211
42212
42213
42214
42215
42216
42217
42218
42219
42220
42221
42222
42223
42224
42225
42226
42227
42228
42229
42230
42231
42232
42233
42234
42235
42236
42237
42238
42239
42240
42241
42242
42243
42244
42245
42246
42247
42248
42249
42250
42251
42252
42253
42254
42255
42256
42257
42258
42259
42260
42261
42262
42263
42264
42265
42266
42267
42268
42269
42270
42271
42272
42273
42274
42275
42276
42277
42278
42279
42280
42281
42282
42283
42284
42285
42286
42287
42288
42289
42290
42291
42292
42293
42294
42295
42296
42297
42298
42299
42300
42301
42302
42303
42304
42305
42306
42307
42308
42309
42310
42311
42312
42313
42314
42315
42316
42317
42318
42319
42320
42321
42322
42323
42324
42325
42326
42327
42328
42329
42330
42331
42332
42333
42334
42335
42336
42337
42338
42339
42340
42341
42342
42343
42344
42345
42346
42347
42348
42349
42350
42351
42352
42353
42354
42355
42356
42357
42358
42359
42360
42361
42362
42363
42364
42365
42366
42367
42368
42369
42370
42371
42372
42373
42374
42375
42376
42377
42378
42379
42380
42381
42382
42383
42384
42385
42386
42387
42388
42389
42390
42391
42392
42393
42394
42395
42396
42397
42398
42399
42400
42401
42402
42403
42404
42405
42406
42407
42408
42409
42410
42411
42412
42413
42414
42415
42416
42417
42418
42419
42420
42421
42422
42423
42424
42425
42426
42427
42428
42429
42430
42431
42432
42433
42434
42435
42436
42437
42438
42439
42440
42441
42442
42443
42444
42445
42446
42447
42448
42449
42450
42451
42452
42453
42454
42455
42456
42457
42458
42459
42460
42461
42462
42463
42464
42465
42466
42467
42468
42469
42470
42471
42472
42473
42474
42475
42476
42477
42478
42479
42480
42481
42482
42483
42484
42485
42486
42487
42488
42489
42490
42491
42492
42493
42494
42495
42496
42497
42498
42499
42500
42501
42502
42503
42504
42505
42506
42507
42508
42509
42510
42511
42512
42513
42514
42515
42516
42517
42518
42519
42520
42521
42522
42523
42524
42525
42526
42527
42528
42529
42530
42531
42532
42533
42534
42535
42536
42537
42538
42539
42540
42541
42542
42543
42544
42545
42546
42547
42548
42549
42550
42551
42552
42553
42554
42555
42556
42557
42558
42559
42560
42561
42562
42563
42564
42565
42566
42567
42568
42569
42570
42571
42572
42573
42574
42575
42576
42577
42578
42579
42580
42581
42582
42583
42584
42585
42586
42587
42588
42589
42590
42591
42592
42593
42594
42595
42596
42597
42598
42599
42600
42601
42602
42603
42604
42605
42606
42607
42608
42609
42610
42611
42612
42613
42614
42615
42616
42617
42618
42619
42620
42621
42622
42623
42624
42625
42626
42627
42628
42629
42630
42631
42632
42633
42634
42635
42636
42637
42638
42639
42640
42641
42642
42643
42644
42645
42646
42647
42648
42649
42650
42651
42652
42653
42654
42655
42656
42657
42658
42659
42660
42661
42662
42663
42664
42665
42666
42667
42668
42669
42670
42671
42672
42673
42674
42675
42676
42677
42678
42679
42680
42681
42682
42683
42684
42685
42686
42687
42688
42689
42690
42691
42692
42693
42694
42695
42696
42697
42698
42699
42700
42701
42702
42703
42704
42705
42706
42707
42708
42709
42710
42711
42712
42713
42714
42715
42716
42717
42718
42719
42720
42721
42722
42723
42724
42725
42726
42727
42728
42729
42730
42731
42732
42733
42734
42735
42736
42737
42738
42739
42740
42741
42742
42743
42744
42745
42746
42747
42748
42749
42750
42751
42752
42753
42754
42755
42756
42757
42758
42759
42760
42761
42762
42763
42764
42765
42766
42767
42768
42769
42770
42771
42772
42773
42774
42775
42776
42777
42778
42779
42780
42781
42782
42783
42784
42785
42786
42787
42788
42789
42790
42791
42792
42793
42794
42795
42796
42797
42798
42799
42800
42801
42802
42803
42804
42805
42806
42807
42808
42809
42810
42811
42812
42813
42814
42815
42816
42817
42818
42819
42820
42821
42822
42823
42824
42825
42826
42827
42828
42829
42830
42831
42832
42833
42834
42835
42836
42837
42838
42839
42840
42841
42842
42843
42844
42845
42846
42847
42848
42849
42850
42851
42852
42853
42854
42855
42856
42857
42858
42859
42860
42861
42862
42863
42864
42865
42866
42867
42868
42869
42870
42871
42872
42873
42874
42875
42876
42877
42878
42879
42880
42881
42882
42883
42884
42885
42886
42887
42888
42889
42890
42891
42892
42893
42894
42895
42896
42897
42898
42899
42900
42901
42902
42903
42904
42905
42906
42907
42908
42909
42910
42911
42912
42913
42914
42915
42916
42917
42918
42919
42920
42921
42922
42923
42924
42925
42926
42927
42928
42929
42930
42931
42932
42933
42934
42935
42936
42937
42938
42939
42940
42941
42942
42943
42944
42945
42946
42947
42948
42949
42950
42951
42952
42953
42954
42955
42956
42957
42958
42959
42960
42961
42962
42963
42964
42965
42966
42967
42968
42969
42970
42971
42972
42973
42974
42975
42976
42977
42978
42979
42980
42981
42982
42983
42984
42985
42986
42987
42988
42989
42990
42991
42992
42993
42994
42995
42996
42997
42998
42999
43000
43001
43002
43003
43004
43005
43006
43007
43008
43009
43010
43011
43012
43013
43014
43015
43016
43017
43018
43019
43020
43021
43022
43023
43024
43025
43026
43027
43028
43029
43030
43031
43032
43033
43034
43035
43036
43037
43038
43039
43040
43041
43042
43043
43044
43045
43046
43047
43048
43049
43050
43051
43052
43053
43054
43055
43056
43057
43058
43059
43060
43061
43062
43063
43064
43065
43066
43067
43068
43069
43070
43071
43072
43073
43074
43075
43076
43077
43078
43079
43080
43081
43082
43083
43084
43085
43086
43087
43088
43089
43090
43091
43092
43093
43094
43095
43096
43097
43098
43099
43100
43101
43102
43103
43104
43105
43106
43107
43108
43109
43110
43111
43112
43113
43114
43115
43116
43117
43118
43119
43120
43121
43122
43123
43124
43125
43126
43127
43128
43129
43130
43131
43132
43133
43134
43135
43136
43137
43138
43139
43140
43141
43142
43143
43144
43145
43146
43147
43148
43149
43150
43151
43152
43153
43154
43155
43156
43157
43158
43159
43160
43161
43162
43163
43164
43165
43166
43167
43168
43169
43170
43171
43172
43173
43174
43175
43176
43177
43178
43179
43180
43181
43182
43183
43184
43185
43186
43187
43188
43189
43190
43191
43192
43193
43194
43195
43196
43197
43198
43199
43200
43201
43202
43203
43204
43205
43206
43207
43208
43209
43210
43211
43212
43213
43214
43215
43216
43217
43218
43219
43220
43221
43222
43223
43224
43225
43226
43227
43228
43229
43230
43231
43232
43233
43234
43235
43236
43237
43238
43239
43240
43241
43242
43243
43244
43245
43246
43247
43248
43249
43250
43251
43252
43253
43254
43255
43256
43257
43258
43259
43260
43261
43262
43263
43264
43265
43266
43267
43268
43269
43270
43271
43272
43273
43274
43275
43276
43277
43278
43279
43280
43281
43282
43283
43284
43285
43286
43287
43288
43289
43290
43291
43292
43293
43294
43295
43296
43297
43298
43299
43300
43301
43302
43303
43304
43305
43306
43307
43308
43309
43310
43311
43312
43313
43314
43315
43316
43317
43318
43319
43320
43321
43322
43323
43324
43325
43326
43327
43328
43329
43330
43331
43332
43333
43334
43335
43336
43337
43338
43339
43340
43341
43342
43343
43344
43345
43346
43347
43348
43349
43350
43351
43352
43353
43354
43355
43356
43357
43358
43359
43360
43361
43362
43363
43364
43365
43366
43367
43368
43369
43370
43371
43372
43373
43374
43375
43376
43377
43378
43379
43380
43381
43382
43383
43384
43385
43386
43387
43388
43389
43390
43391
43392
43393
43394
43395
43396
43397
43398
43399
43400
43401
43402
43403
43404
43405
43406
43407
43408
43409
43410
43411
43412
43413
43414
43415
43416
43417
43418
43419
43420
43421
43422
43423
43424
43425
43426
43427
43428
43429
43430
43431
43432
43433
43434
43435
43436
43437
43438
43439
43440
43441
43442
43443
43444
43445
43446
43447
43448
43449
43450
43451
43452
43453
43454
43455
43456
43457
43458
43459
43460
43461
43462
43463
43464
43465
43466
43467
43468
43469
43470
43471
43472
43473
43474
43475
43476
43477
43478
43479
43480
43481
43482
43483
43484
43485
43486
43487
43488
43489
43490
43491
43492
43493
43494
43495
43496
43497
43498
43499
43500
43501
43502
43503
43504
43505
43506
43507
43508
43509
43510
43511
43512
43513
43514
43515
43516
43517
43518
43519
43520
43521
43522
43523
43524
43525
43526
43527
43528
43529
43530
43531
43532
43533
43534
43535
43536
43537
43538
43539
43540
43541
43542
43543
43544
43545
43546
43547
43548
43549
43550
43551
43552
43553
43554
43555
43556
43557
43558
43559
43560
43561
43562
43563
43564
43565
43566
43567
43568
43569
43570
43571
43572
43573
43574
43575
43576
43577
43578
43579
43580
43581
43582
43583
43584
43585
43586
43587
43588
43589
43590
43591
43592
43593
43594
43595
43596
43597
43598
43599
43600
43601
43602
43603
43604
43605
43606
43607
43608
43609
43610
43611
43612
43613
43614
43615
43616
43617
43618
43619
43620
43621
43622
43623
43624
43625
43626
43627
43628
43629
43630
43631
43632
43633
43634
43635
43636
43637
43638
43639
43640
43641
43642
43643
43644
43645
43646
43647
43648
43649
43650
43651
43652
43653
43654
43655
43656
43657
43658
43659
43660
43661
43662
43663
43664
43665
43666
43667
43668
43669
43670
43671
43672
43673
43674
43675
43676
43677
43678
43679
43680
43681
43682
43683
43684
43685
43686
43687
43688
43689
43690
43691
43692
43693
43694
43695
43696
43697
43698
43699
43700
43701
43702
43703
43704
43705
43706
43707
43708
43709
43710
43711
43712
43713
43714
43715
43716
43717
43718
43719
43720
43721
43722
43723
43724
43725
43726
43727
43728
43729
43730
43731
43732
43733
43734
43735
43736
43737
43738
43739
43740
43741
43742
43743
43744
43745
43746
43747
43748
43749
43750
43751
43752
43753
43754
43755
43756
43757
43758
43759
43760
43761
43762
43763
43764
43765
43766
43767
43768
43769
43770
43771
43772
43773
43774
43775
43776
43777
43778
43779
43780
43781
43782
43783
43784
43785
43786
43787
43788
43789
43790
43791
43792
43793
43794
43795
43796
43797
43798
43799
43800
43801
43802
43803
43804
43805
43806
43807
43808
43809
43810
43811
43812
43813
43814
43815
43816
43817
43818
43819
43820
43821
43822
43823
43824
43825
43826
43827
43828
43829
43830
43831
43832
43833
43834
43835
43836
43837
43838
43839
43840
43841
43842
43843
43844
43845
43846
43847
43848
43849
43850
43851
43852
43853
43854
43855
43856
43857
43858
43859
43860
43861
43862
43863
43864
43865
43866
43867
43868
43869
43870
43871
43872
43873
43874
43875
43876
43877
43878
43879
43880
43881
43882
43883
43884
43885
43886
43887
43888
43889
43890
43891
43892
43893
43894
43895
43896
43897
43898
43899
43900
43901
43902
43903
43904
43905
43906
43907
43908
43909
43910
43911
43912
43913
43914
43915
43916
43917
43918
43919
43920
43921
43922
43923
43924
43925
43926
43927
43928
43929
43930
43931
43932
43933
43934
43935
43936
43937
43938
43939
43940
43941
43942
43943
43944
43945
43946
43947
43948
43949
43950
43951
43952
43953
43954
43955
43956
43957
43958
43959
43960
43961
43962
43963
43964
43965
43966
43967
43968
43969
43970
43971
43972
43973
43974
43975
43976
43977
43978
43979
43980
43981
43982
43983
43984
43985
43986
43987
43988
43989
43990
43991
43992
43993
43994
43995
43996
43997
43998
43999
44000
44001
44002
44003
44004
44005
44006
44007
44008
44009
44010
44011
44012
44013
44014
44015
44016
44017
44018
44019
44020
44021
44022
44023
44024
44025
44026
44027
44028
44029
44030
44031
44032
44033
44034
44035
44036
44037
44038
44039
44040
44041
44042
44043
44044
44045
44046
44047
44048
44049
44050
44051
44052
44053
44054
44055
44056
44057
44058
44059
44060
44061
44062
44063
44064
44065
44066
44067
44068
44069
44070
44071
44072
44073
44074
44075
44076
44077
44078
44079
44080
44081
44082
44083
44084
44085
44086
44087
44088
44089
44090
44091
44092
44093
44094
44095
44096
44097
44098
44099
44100
44101
44102
44103
44104
44105
44106
44107
44108
44109
44110
44111
44112
44113
44114
44115
44116
44117
44118
44119
44120
44121
44122
44123
44124
44125
44126
44127
44128
44129
44130
44131
44132
44133
44134
44135
44136
44137
44138
44139
44140
44141
44142
44143
44144
44145
44146
44147
44148
44149
44150
44151
44152
44153
44154
44155
44156
44157
44158
44159
44160
44161
44162
44163
44164
44165
44166
44167
44168
44169
44170
44171
44172
44173
44174
44175
44176
44177
44178
44179
44180
44181
44182
44183
44184
44185
44186
44187
44188
44189
44190
44191
44192
44193
44194
44195
44196
44197
44198
44199
44200
44201
44202
44203
44204
44205
44206
44207
44208
44209
44210
44211
44212
44213
44214
44215
44216
44217
44218
44219
44220
44221
44222
44223
44224
44225
44226
44227
44228
44229
44230
44231
44232
44233
44234
44235
44236
44237
44238
44239
44240
44241
44242
44243
44244
44245
44246
44247
44248
44249
44250
44251
44252
44253
44254
44255
44256
44257
44258
44259
44260
44261
44262
44263
44264
44265
44266
44267
44268
44269
44270
44271
44272
44273
44274
44275
44276
44277
44278
44279
44280
44281
44282
44283
44284
44285
44286
44287
44288
44289
44290
44291
44292
44293
44294
44295
44296
44297
44298
44299
44300
44301
44302
44303
44304
44305
44306
44307
44308
44309
44310
44311
44312
44313
44314
44315
44316
44317
44318
44319
44320
44321
44322
44323
44324
44325
44326
44327
44328
44329
44330
44331
44332
44333
44334
44335
44336
44337
44338
44339
44340
44341
44342
44343
44344
44345
44346
44347
44348
44349
44350
44351
44352
44353
44354
44355
44356
44357
44358
44359
44360
44361
44362
44363
44364
44365
44366
44367
44368
44369
44370
44371
44372
44373
44374
44375
44376
44377
44378
44379
44380
44381
44382
44383
44384
44385
44386
44387
44388
44389
44390
44391
44392
44393
44394
44395
44396
44397
44398
44399
44400
44401
44402
44403
44404
44405
44406
44407
44408
44409
44410
44411
44412
44413
44414
44415
44416
44417
44418
44419
44420
44421
44422
44423
44424
44425
44426
44427
44428
44429
44430
44431
44432
44433
44434
44435
44436
44437
44438
44439
44440
44441
44442
44443
44444
44445
44446
44447
44448
44449
44450
44451
44452
44453
44454
44455
44456
44457
44458
44459
44460
44461
44462
44463
44464
44465
44466
44467
44468
44469
44470
44471
44472
44473
44474
44475
44476
44477
44478
44479
44480
44481
44482
44483
44484
44485
44486
44487
44488
44489
44490
44491
44492
44493
44494
44495
44496
44497
44498
44499
44500
44501
44502
44503
44504
44505
44506
44507
44508
44509
44510
44511
44512
44513
44514
44515
44516
44517
44518
44519
44520
44521
44522
44523
44524
44525
44526
44527
44528
44529
44530
44531
44532
44533
44534
44535
44536
44537
44538
44539
44540
44541
44542
44543
44544
44545
44546
44547
44548
44549
44550
44551
44552
44553
44554
44555
44556
44557
44558
44559
44560
44561
44562
44563
44564
44565
44566
44567
44568
44569
44570
44571
44572
44573
44574
44575
44576
44577
44578
44579
44580
44581
44582
44583
44584
44585
44586
44587
44588
44589
44590
44591
44592
44593
44594
44595
44596
44597
44598
44599
44600
44601
44602
44603
44604
44605
44606
44607
44608
44609
44610
44611
44612
44613
44614
44615
44616
44617
44618
44619
44620
44621
44622
44623
44624
44625
44626
44627
44628
44629
44630
44631
44632
44633
44634
44635
44636
44637
44638
44639
44640
44641
44642
44643
44644
44645
44646
44647
44648
44649
44650
44651
44652
44653
44654
44655
44656
44657
44658
44659
44660
44661
44662
44663
44664
44665
44666
44667
44668
44669
44670
44671
44672
44673
44674
44675
44676
44677
44678
44679
44680
44681
44682
44683
44684
44685
44686
44687
44688
44689
44690
44691
44692
44693
44694
44695
44696
44697
44698
44699
44700
44701
44702
44703
44704
44705
44706
44707
44708
44709
44710
44711
44712
44713
44714
44715
44716
44717
44718
44719
44720
44721
44722
44723
44724
44725
44726
44727
44728
44729
44730
44731
44732
44733
44734
44735
44736
44737
44738
44739
44740
44741
44742
44743
44744
44745
44746
44747
44748
44749
44750
44751
44752
44753
44754
44755
44756
44757
44758
44759
44760
44761
44762
44763
44764
44765
44766
44767
44768
44769
44770
44771
44772
44773
44774
44775
44776
44777
44778
44779
44780
44781
44782
44783
44784
44785
44786
44787
44788
44789
44790
44791
44792
44793
44794
44795
44796
44797
44798
44799
44800
44801
44802
44803
44804
44805
44806
44807
44808
44809
44810
44811
44812
44813
44814
44815
44816
44817
44818
44819
44820
44821
44822
44823
44824
44825
44826
44827
44828
44829
44830
44831
44832
44833
44834
44835
44836
44837
44838
44839
44840
44841
44842
44843
44844
44845
44846
44847
44848
44849
44850
44851
44852
44853
44854
44855
44856
44857
44858
44859
44860
44861
44862
44863
44864
44865
44866
44867
44868
44869
44870
44871
44872
44873
44874
44875
44876
44877
44878
44879
44880
44881
44882
44883
44884
44885
44886
44887
44888
44889
44890
44891
44892
44893
44894
44895
44896
44897
44898
44899
44900
44901
44902
44903
44904
44905
44906
44907
44908
44909
44910
44911
44912
44913
44914
44915
44916
44917
44918
44919
44920
44921
44922
44923
44924
44925
44926
44927
44928
44929
44930
44931
44932
44933
44934
44935
44936
44937
44938
44939
44940
44941
44942
44943
44944
44945
44946
44947
44948
44949
44950
44951
44952
44953
44954
44955
44956
44957
44958
44959
44960
44961
44962
44963
44964
44965
44966
44967
44968
44969
44970
44971
44972
44973
44974
44975
44976
44977
44978
44979
44980
44981
44982
44983
44984
44985
44986
44987
44988
44989
44990
44991
44992
44993
44994
44995
44996
44997
44998
44999
45000
45001
45002
45003
45004
45005
45006
45007
45008
45009
45010
45011
45012
45013
45014
45015
45016
45017
45018
45019
45020
45021
45022
45023
45024
45025
45026
45027
45028
45029
45030
45031
45032
45033
45034
45035
45036
45037
45038
45039
45040
45041
45042
45043
45044
45045
45046
45047
45048
45049
45050
45051
45052
45053
45054
45055
45056
45057
45058
45059
45060
45061
45062
45063
45064
45065
45066
45067
45068
45069
45070
45071
45072
45073
45074
45075
45076
45077
45078
45079
45080
45081
45082
45083
45084
45085
45086
45087
45088
45089
45090
45091
45092
45093
45094
45095
45096
45097
45098
45099
45100
45101
45102
45103
45104
45105
45106
45107
45108
45109
45110
45111
45112
45113
45114
45115
45116
45117
45118
45119
45120
45121
45122
45123
45124
45125
45126
45127
45128
45129
45130
45131
45132
45133
45134
45135
45136
45137
45138
45139
45140
45141
45142
45143
45144
45145
45146
45147
45148
45149
45150
45151
45152
45153
45154
45155
45156
45157
45158
45159
45160
45161
45162
45163
45164
45165
45166
45167
45168
45169
45170
45171
45172
45173
45174
45175
45176
45177
45178
45179
45180
45181
45182
45183
45184
45185
45186
45187
45188
45189
45190
45191
45192
45193
45194
45195
45196
45197
45198
45199
45200
45201
45202
45203
45204
45205
45206
45207
45208
45209
45210
45211
45212
45213
45214
45215
45216
45217
45218
45219
45220
45221
45222
45223
45224
45225
45226
45227
45228
45229
45230
45231
45232
45233
45234
45235
45236
45237
45238
45239
45240
45241
45242
45243
45244
45245
45246
45247
45248
45249
45250
45251
45252
45253
45254
45255
45256
45257
45258
45259
45260
45261
45262
45263
45264
45265
45266
45267
45268
45269
45270
45271
45272
45273
45274
45275
45276
45277
45278
45279
45280
45281
45282
45283
45284
45285
45286
45287
45288
45289
45290
45291
45292
45293
45294
45295
45296
45297
45298
45299
45300
45301
45302
45303
45304
45305
45306
45307
45308
45309
45310
45311
45312
45313
45314
45315
45316
45317
45318
45319
45320
45321
45322
45323
45324
45325
45326
45327
45328
45329
45330
45331
45332
45333
45334
45335
45336
45337
45338
45339
45340
45341
45342
45343
45344
45345
45346
45347
45348
45349
45350
45351
45352
45353
45354
45355
45356
45357
45358
45359
45360
45361
45362
45363
45364
45365
45366
45367
45368
45369
45370
45371
45372
45373
45374
45375
45376
45377
45378
45379
45380
45381
45382
45383
45384
45385
45386
45387
45388
45389
45390
45391
45392
45393
45394
45395
45396
45397
45398
45399
45400
45401
45402
45403
45404
45405
45406
45407
45408
45409
45410
45411
45412
45413
45414
45415
45416
45417
45418
45419
45420
45421
45422
45423
45424
45425
45426
45427
45428
45429
45430
45431
45432
45433
45434
45435
45436
45437
45438
45439
45440
45441
45442
45443
45444
45445
45446
45447
45448
45449
45450
45451
45452
45453
45454
45455
45456
45457
45458
45459
45460
45461
45462
45463
45464
45465
45466
45467
45468
45469
45470
45471
45472
45473
45474
45475
45476
45477
45478
45479
45480
45481
45482
45483
45484
45485
45486
45487
45488
45489
45490
45491
45492
45493
45494
45495
45496
45497
45498
45499
45500
45501
45502
45503
45504
45505
45506
45507
45508
45509
45510
45511
45512
45513
45514
45515
45516
45517
45518
45519
45520
45521
45522
45523
45524
45525
45526
45527
45528
45529
45530
45531
45532
45533
45534
45535
45536
45537
45538
45539
45540
45541
45542
45543
45544
45545
45546
45547
45548
45549
45550
45551
45552
45553
45554
45555
45556
45557
45558
45559
45560
45561
45562
45563
45564
45565
45566
45567
45568
45569
45570
45571
45572
45573
45574
45575
45576
45577
45578
45579
45580
45581
45582
45583
45584
45585
45586
45587
45588
45589
45590
45591
45592
45593
45594
45595
45596
45597
45598
45599
45600
45601
45602
45603
45604
45605
45606
45607
45608
45609
45610
45611
45612
45613
45614
45615
45616
45617
45618
45619
45620
45621
45622
45623
45624
45625
45626
45627
45628
45629
45630
45631
45632
45633
45634
45635
45636
45637
45638
45639
45640
45641
45642
45643
45644
45645
45646
45647
45648
45649
45650
45651
45652
45653
45654
45655
45656
45657
45658
45659
45660
45661
45662
45663
45664
45665
45666
45667
45668
45669
45670
45671
45672
45673
45674
45675
45676
45677
45678
45679
45680
45681
45682
45683
45684
45685
45686
45687
45688
45689
45690
45691
45692
45693
45694
45695
45696
45697
45698
45699
45700
45701
45702
45703
45704
45705
45706
45707
45708
45709
45710
45711
45712
45713
45714
45715
45716
45717
45718
45719
45720
45721
45722
45723
45724
45725
45726
45727
45728
45729
45730
45731
45732
45733
45734
45735
45736
45737
45738
45739
45740
45741
45742
45743
45744
45745
45746
45747
45748
45749
45750
45751
45752
45753
45754
45755
45756
45757
45758
45759
45760
45761
45762
45763
45764
45765
45766
45767
45768
45769
45770
45771
45772
45773
45774
45775
45776
45777
45778
45779
45780
45781
45782
45783
45784
45785
45786
45787
45788
45789
45790
45791
45792
45793
45794
45795
45796
45797
45798
45799
45800
45801
45802
45803
45804
45805
45806
45807
45808
45809
45810
45811
45812
45813
45814
45815
45816
45817
45818
45819
45820
45821
45822
45823
45824
45825
45826
45827
45828
45829
45830
45831
45832
45833
45834
45835
45836
45837
45838
45839
45840
45841
45842
45843
45844
45845
45846
45847
45848
45849
45850
45851
45852
45853
45854
45855
45856
45857
45858
45859
45860
45861
45862
45863
45864
45865
45866
45867
45868
45869
45870
45871
45872
45873
45874
45875
45876
45877
45878
45879
45880
45881
45882
45883
45884
45885
45886
45887
45888
45889
45890
45891
45892
45893
45894
45895
45896
45897
45898
45899
45900
45901
45902
45903
45904
45905
45906
45907
45908
45909
45910
45911
45912
45913
45914
45915
45916
45917
45918
45919
45920
45921
45922
45923
45924
45925
45926
45927
45928
45929
45930
45931
45932
45933
45934
45935
45936
45937
45938
45939
45940
45941
45942
45943
45944
45945
45946
45947
45948
45949
45950
45951
45952
45953
45954
45955
45956
45957
45958
45959
45960
45961
45962
45963
45964
45965
45966
45967
45968
45969
45970
45971
45972
45973
45974
45975
45976
45977
45978
45979
45980
45981
45982
45983
45984
45985
45986
45987
45988
45989
45990
45991
45992
45993
45994
45995
45996
45997
45998
45999
46000
46001
46002
46003
46004
46005
46006
46007
46008
46009
46010
46011
46012
46013
46014
46015
46016
46017
46018
46019
46020
46021
46022
46023
46024
46025
46026
46027
46028
46029
46030
46031
46032
46033
46034
46035
46036
46037
46038
46039
46040
46041
46042
46043
46044
46045
46046
46047
46048
46049
46050
46051
46052
46053
46054
46055
46056
46057
46058
46059
46060
46061
46062
46063
46064
46065
46066
46067
46068
46069
46070
46071
46072
46073
46074
46075
46076
46077
46078
46079
46080
46081
46082
46083
46084
46085
46086
46087
46088
46089
46090
46091
46092
46093
46094
46095
46096
46097
46098
46099
46100
46101
46102
46103
46104
46105
46106
46107
46108
46109
46110
46111
46112
46113
46114
46115
46116
46117
46118
46119
46120
46121
46122
46123
46124
46125
46126
46127
46128
46129
46130
46131
46132
46133
46134
46135
46136
46137
46138
46139
46140
46141
46142
46143
46144
46145
46146
46147
46148
46149
46150
46151
46152
46153
46154
46155
46156
46157
46158
46159
46160
46161
46162
46163
46164
46165
46166
46167
46168
46169
46170
46171
46172
46173
46174
46175
46176
46177
46178
46179
46180
46181
46182
46183
46184
46185
46186
46187
46188
46189
46190
46191
46192
46193
46194
46195
46196
46197
46198
46199
46200
46201
46202
46203
46204
46205
46206
46207
46208
46209
46210
46211
46212
46213
46214
46215
46216
46217
46218
46219
46220
46221
46222
46223
46224
46225
46226
46227
46228
46229
46230
46231
46232
46233
46234
46235
46236
46237
46238
46239
46240
46241
46242
46243
46244
46245
46246
46247
46248
46249
46250
46251
46252
46253
46254
46255
46256
46257
46258
46259
46260
46261
46262
46263
46264
46265
46266
46267
46268
46269
46270
46271
46272
46273
46274
46275
46276
46277
46278
46279
46280
46281
46282
46283
46284
46285
46286
46287
46288
46289
46290
46291
46292
46293
46294
46295
46296
46297
46298
46299
46300
46301
46302
46303
46304
46305
46306
46307
46308
46309
46310
46311
46312
46313
46314
46315
46316
46317
46318
46319
46320
46321
46322
46323
46324
46325
46326
46327
46328
46329
46330
46331
46332
46333
46334
46335
46336
46337
46338
46339
46340
46341
46342
46343
46344
46345
46346
46347
46348
46349
46350
46351
46352
46353
46354
46355
46356
46357
46358
46359
46360
46361
46362
46363
46364
46365
46366
46367
46368
46369
46370
46371
46372
46373
46374
46375
46376
46377
46378
46379
46380
46381
46382
46383
46384
46385
46386
46387
46388
46389
46390
46391
46392
46393
46394
46395
46396
46397
46398
46399
46400
46401
46402
46403
46404
46405
46406
46407
46408
46409
46410
46411
46412
46413
46414
46415
46416
46417
46418
46419
46420
46421
46422
46423
46424
46425
46426
46427
46428
46429
46430
46431
46432
46433
46434
46435
46436
46437
46438
46439
46440
46441
46442
46443
46444
46445
46446
46447
46448
46449
46450
46451
46452
46453
46454
46455
46456
46457
46458
46459
46460
46461
46462
46463
46464
46465
46466
46467
46468
46469
46470
46471
46472
46473
46474
46475
46476
46477
46478
46479
46480
46481
46482
46483
46484
46485
46486
46487
46488
46489
46490
46491
46492
46493
46494
46495
46496
46497
46498
46499
46500
46501
46502
46503
46504
46505
46506
46507
46508
46509
46510
46511
46512
46513
46514
46515
46516
46517
46518
46519
46520
46521
46522
46523
46524
46525
46526
46527
46528
46529
46530
46531
46532
46533
46534
46535
46536
46537
46538
46539
46540
46541
46542
46543
46544
46545
46546
46547
46548
46549
46550
46551
46552
46553
46554
46555
46556
46557
46558
46559
46560
46561
46562
46563
46564
46565
46566
46567
46568
46569
46570
46571
46572
46573
46574
46575
46576
46577
46578
46579
46580
46581
46582
46583
46584
46585
46586
46587
46588
46589
46590
46591
46592
46593
46594
46595
46596
46597
46598
46599
46600
46601
46602
46603
46604
46605
46606
46607
46608
46609
46610
46611
46612
46613
46614
46615
46616
46617
46618
46619
46620
46621
46622
46623
46624
46625
46626
46627
46628
46629
46630
46631
46632
46633
46634
46635
46636
46637
46638
46639
46640
46641
46642
46643
46644
46645
46646
46647
46648
46649
46650
46651
46652
46653
46654
46655
46656
46657
46658
46659
46660
46661
46662
46663
46664
46665
46666
46667
46668
46669
46670
46671
46672
46673
46674
46675
46676
46677
46678
46679
46680
46681
46682
46683
46684
46685
46686
46687
46688
46689
46690
46691
46692
46693
46694
46695
46696
46697
46698
46699
46700
46701
46702
46703
46704
46705
46706
46707
46708
46709
46710
46711
46712
46713
46714
46715
46716
46717
46718
46719
46720
46721
46722
46723
46724
46725
46726
46727
46728
46729
46730
46731
46732
46733
46734
46735
46736
46737
46738
46739
46740
46741
46742
46743
46744
46745
46746
46747
46748
46749
46750
46751
46752
46753
46754
46755
46756
46757
46758
46759
46760
46761
46762
46763
46764
46765
46766
46767
46768
46769
46770
46771
46772
46773
46774
46775
46776
46777
46778
46779
46780
46781
46782
46783
46784
46785
46786
46787
46788
46789
46790
46791
46792
46793
46794
46795
46796
46797
46798
46799
46800
46801
46802
46803
46804
46805
46806
46807
46808
46809
46810
46811
46812
46813
46814
46815
46816
46817
46818
46819
46820
46821
46822
46823
46824
46825
46826
46827
46828
46829
46830
46831
46832
46833
46834
46835
46836
46837
46838
46839
46840
46841
46842
46843
46844
46845
46846
46847
46848
46849
46850
46851
46852
46853
46854
46855
46856
46857
46858
46859
46860
46861
46862
46863
46864
46865
46866
46867
46868
46869
46870
46871
46872
46873
46874
46875
46876
46877
46878
46879
46880
46881
46882
46883
46884
46885
46886
46887
46888
46889
46890
46891
46892
46893
46894
46895
46896
46897
46898
46899
46900
46901
46902
46903
46904
46905
46906
46907
46908
46909
46910
46911
46912
46913
46914
46915
46916
46917
46918
46919
46920
46921
46922
46923
46924
46925
46926
46927
46928
46929
46930
46931
46932
46933
46934
46935
46936
46937
46938
46939
46940
46941
46942
46943
46944
46945
46946
46947
46948
46949
46950
46951
46952
46953
46954
46955
46956
46957
46958
46959
46960
46961
46962
46963
46964
46965
46966
46967
46968
46969
46970
46971
46972
46973
46974
46975
46976
46977
46978
46979
46980
46981
46982
46983
46984
46985
46986
46987
46988
46989
46990
46991
46992
46993
46994
46995
46996
46997
46998
46999
47000
47001
47002
47003
47004
47005
47006
47007
47008
47009
47010
47011
47012
47013
47014
47015
47016
47017
47018
47019
47020
47021
47022
47023
47024
47025
47026
47027
47028
47029
47030
47031
47032
47033
47034
47035
47036
47037
47038
47039
47040
47041
47042
47043
47044
47045
47046
47047
47048
47049
47050
47051
47052
47053
47054
47055
47056
47057
47058
47059
47060
47061
47062
47063
47064
47065
47066
47067
47068
47069
47070
47071
47072
47073
47074
47075
47076
47077
47078
47079
47080
47081
47082
47083
47084
47085
47086
47087
47088
47089
47090
47091
47092
47093
47094
47095
47096
47097
47098
47099
47100
47101
47102
47103
47104
47105
47106
47107
47108
47109
47110
47111
47112
47113
47114
47115
47116
47117
47118
47119
47120
47121
47122
47123
47124
47125
47126
47127
47128
47129
47130
47131
47132
47133
47134
47135
47136
47137
47138
47139
47140
47141
47142
47143
47144
47145
47146
47147
47148
47149
47150
47151
47152
47153
47154
47155
47156
47157
47158
47159
47160
47161
47162
47163
47164
47165
47166
47167
47168
47169
47170
47171
47172
47173
47174
47175
47176
47177
47178
47179
47180
47181
47182
47183
47184
47185
47186
47187
47188
47189
47190
47191
47192
47193
47194
47195
47196
47197
47198
47199
47200
47201
47202
47203
47204
47205
47206
47207
47208
47209
47210
47211
47212
47213
47214
47215
47216
47217
47218
47219
47220
47221
47222
47223
47224
47225
47226
47227
47228
47229
47230
47231
47232
47233
47234
47235
47236
47237
47238
47239
47240
47241
47242
47243
47244
47245
47246
47247
47248
47249
47250
47251
47252
47253
47254
47255
47256
47257
47258
47259
47260
47261
47262
47263
47264
47265
47266
47267
47268
47269
47270
47271
47272
47273
47274
47275
47276
47277
47278
47279
47280
47281
47282
47283
47284
47285
47286
47287
47288
47289
47290
47291
47292
47293
47294
47295
47296
47297
47298
47299
47300
47301
47302
47303
47304
47305
47306
47307
47308
47309
47310
47311
47312
47313
47314
47315
47316
47317
47318
47319
47320
47321
47322
47323
47324
47325
47326
47327
47328
47329
47330
47331
47332
47333
47334
47335
47336
47337
47338
47339
47340
47341
47342
47343
47344
47345
47346
47347
47348
47349
47350
47351
47352
47353
47354
47355
47356
47357
47358
47359
47360
47361
47362
47363
47364
47365
47366
47367
47368
47369
47370
47371
47372
47373
47374
47375
47376
47377
47378
47379
47380
47381
47382
47383
47384
47385
47386
47387
47388
47389
47390
47391
47392
47393
47394
47395
47396
47397
47398
47399
47400
47401
47402
47403
47404
47405
47406
47407
47408
47409
47410
47411
47412
47413
47414
47415
47416
47417
47418
47419
47420
47421
47422
47423
47424
47425
47426
47427
47428
47429
47430
47431
47432
47433
47434
47435
47436
47437
47438
47439
47440
47441
47442
47443
47444
47445
47446
47447
47448
47449
47450
47451
47452
47453
47454
47455
47456
47457
47458
47459
47460
47461
47462
47463
47464
47465
47466
47467
47468
47469
47470
47471
47472
47473
47474
47475
47476
47477
47478
47479
47480
47481
47482
47483
47484
47485
47486
47487
47488
47489
47490
47491
47492
47493
47494
47495
47496
47497
47498
47499
47500
47501
47502
47503
47504
47505
47506
47507
47508
47509
47510
47511
47512
47513
47514
47515
47516
47517
47518
47519
47520
47521
47522
47523
47524
47525
47526
47527
47528
47529
47530
47531
47532
47533
47534
47535
47536
47537
47538
47539
47540
47541
47542
47543
47544
47545
47546
47547
47548
47549
47550
47551
47552
47553
47554
47555
47556
47557
47558
47559
47560
47561
47562
47563
47564
47565
47566
47567
47568
47569
47570
47571
47572
47573
47574
47575
47576
47577
47578
47579
47580
47581
47582
47583
47584
47585
47586
47587
47588
47589
47590
47591
47592
47593
47594
47595
47596
47597
47598
47599
47600
47601
47602
47603
47604
47605
47606
47607
47608
47609
47610
47611
47612
47613
47614
47615
47616
47617
47618
47619
47620
47621
47622
47623
47624
47625
47626
47627
47628
47629
47630
47631
47632
47633
47634
47635
47636
47637
47638
47639
47640
47641
47642
47643
47644
47645
47646
47647
47648
47649
47650
47651
47652
47653
47654
47655
47656
47657
47658
47659
47660
47661
47662
47663
47664
47665
47666
47667
47668
47669
47670
47671
47672
47673
47674
47675
47676
47677
47678
47679
47680
47681
47682
47683
47684
47685
47686
47687
47688
47689
47690
47691
47692
47693
47694
47695
47696
47697
47698
47699
47700
47701
47702
47703
47704
47705
47706
47707
47708
47709
47710
47711
47712
47713
47714
47715
47716
47717
47718
47719
47720
47721
47722
47723
47724
47725
47726
47727
47728
47729
47730
47731
47732
47733
47734
47735
47736
47737
47738
47739
47740
47741
47742
47743
47744
47745
47746
47747
47748
47749
47750
47751
47752
47753
47754
47755
47756
47757
47758
47759
47760
47761
47762
47763
47764
47765
47766
47767
47768
47769
47770
47771
47772
47773
47774
47775
47776
47777
47778
47779
47780
47781
47782
47783
47784
47785
47786
47787
47788
47789
47790
47791
47792
47793
47794
47795
47796
47797
47798
47799
47800
47801
47802
47803
47804
47805
47806
47807
47808
47809
47810
47811
47812
47813
47814
47815
47816
47817
47818
47819
47820
47821
47822
47823
47824
47825
47826
47827
47828
47829
47830
47831
47832
47833
47834
47835
47836
47837
47838
47839
47840
47841
47842
47843
47844
47845
47846
47847
47848
47849
47850
47851
47852
47853
47854
47855
47856
47857
47858
47859
47860
47861
47862
47863
47864
47865
47866
47867
47868
47869
47870
47871
47872
47873
47874
47875
47876
47877
47878
47879
47880
47881
47882
47883
47884
47885
47886
47887
47888
47889
47890
47891
47892
47893
47894
47895
47896
47897
47898
47899
47900
47901
47902
47903
47904
47905
47906
47907
47908
47909
47910
47911
47912
47913
47914
47915
47916
47917
47918
47919
47920
47921
47922
47923
47924
47925
47926
47927
47928
47929
47930
47931
47932
47933
47934
47935
47936
47937
47938
47939
47940
47941
47942
47943
47944
47945
47946
47947
47948
47949
47950
47951
47952
47953
47954
47955
47956
47957
47958
47959
47960
47961
47962
47963
47964
47965
47966
47967
47968
47969
47970
47971
47972
47973
47974
47975
47976
47977
47978
47979
47980
47981
47982
47983
47984
47985
47986
47987
47988
47989
47990
47991
47992
47993
47994
47995
47996
47997
47998
47999
48000
48001
48002
48003
48004
48005
48006
48007
48008
48009
48010
48011
48012
48013
48014
48015
48016
48017
48018
48019
48020
48021
48022
48023
48024
48025
48026
48027
48028
48029
48030
48031
48032
48033
48034
48035
48036
48037
48038
48039
48040
48041
48042
48043
48044
48045
48046
48047
48048
48049
48050
48051
48052
48053
48054
48055
48056
48057
48058
48059
48060
48061
48062
48063
48064
48065
48066
48067
48068
48069
48070
48071
48072
48073
48074
48075
48076
48077
48078
48079
48080
48081
48082
48083
48084
48085
48086
48087
48088
48089
48090
48091
48092
48093
48094
48095
48096
48097
48098
48099
48100
48101
48102
48103
48104
48105
48106
48107
48108
48109
48110
48111
48112
48113
48114
48115
48116
48117
48118
48119
48120
48121
48122
48123
48124
48125
48126
48127
48128
48129
48130
48131
48132
48133
48134
48135
48136
48137
48138
48139
48140
48141
48142
48143
48144
48145
48146
48147
48148
48149
48150
48151
48152
48153
48154
48155
48156
48157
48158
48159
48160
48161
48162
48163
48164
48165
48166
48167
48168
48169
48170
48171
48172
48173
48174
48175
48176
48177
48178
48179
48180
48181
48182
48183
48184
48185
48186
48187
48188
48189
48190
48191
48192
48193
48194
48195
48196
48197
48198
48199
48200
48201
48202
48203
48204
48205
48206
48207
48208
48209
48210
48211
48212
48213
48214
48215
48216
48217
48218
48219
48220
48221
48222
48223
48224
48225
48226
48227
48228
48229
48230
48231
48232
48233
48234
48235
48236
48237
48238
48239
48240
48241
48242
48243
48244
48245
48246
48247
48248
48249
48250
48251
48252
48253
48254
48255
48256
48257
48258
48259
48260
48261
48262
48263
48264
48265
48266
48267
48268
48269
48270
48271
48272
48273
48274
48275
48276
48277
48278
48279
48280
48281
48282
48283
48284
48285
48286
48287
48288
48289
48290
48291
48292
48293
48294
48295
48296
48297
48298
48299
48300
48301
48302
48303
48304
48305
48306
48307
48308
48309
48310
48311
48312
48313
48314
48315
48316
48317
48318
48319
48320
48321
48322
48323
48324
48325
48326
48327
48328
48329
48330
48331
48332
48333
48334
48335
48336
48337
48338
48339
48340
48341
48342
48343
48344
48345
48346
48347
48348
48349
48350
48351
48352
48353
48354
48355
48356
48357
48358
48359
48360
48361
48362
48363
48364
48365
48366
48367
48368
48369
48370
48371
48372
48373
48374
48375
48376
48377
48378
48379
48380
48381
48382
48383
48384
48385
48386
48387
48388
48389
48390
48391
48392
48393
48394
48395
48396
48397
48398
48399
48400
48401
48402
48403
48404
48405
48406
48407
48408
48409
48410
48411
48412
48413
48414
48415
48416
48417
48418
48419
48420
48421
48422
48423
48424
48425
48426
48427
48428
48429
48430
48431
48432
48433
48434
48435
48436
48437
48438
48439
48440
48441
48442
48443
48444
48445
48446
48447
48448
48449
48450
48451
48452
48453
48454
48455
48456
48457
48458
48459
48460
48461
48462
48463
48464
48465
48466
48467
48468
48469
48470
48471
48472
48473
48474
48475
48476
48477
48478
48479
48480
48481
48482
48483
48484
48485
48486
48487
48488
48489
48490
48491
48492
48493
48494
48495
48496
48497
48498
48499
48500
48501
48502
48503
48504
48505
48506
48507
48508
48509
48510
48511
48512
48513
48514
48515
48516
48517
48518
48519
48520
48521
48522
48523
48524
48525
48526
48527
48528
48529
48530
48531
48532
48533
48534
48535
48536
48537
48538
48539
48540
48541
48542
48543
48544
48545
48546
48547
48548
48549
48550
48551
48552
48553
48554
48555
48556
48557
48558
48559
48560
48561
48562
48563
48564
48565
48566
48567
48568
48569
48570
48571
48572
48573
48574
48575
48576
48577
48578
48579
48580
48581
48582
48583
48584
48585
48586
48587
48588
48589
48590
48591
48592
48593
48594
48595
48596
48597
48598
48599
48600
48601
48602
48603
48604
48605
48606
48607
48608
48609
48610
48611
48612
48613
48614
48615
48616
48617
48618
48619
48620
48621
48622
48623
48624
48625
48626
48627
48628
48629
48630
48631
48632
48633
48634
48635
48636
48637
48638
48639
48640
48641
48642
48643
48644
48645
48646
48647
48648
48649
48650
48651
48652
48653
48654
48655
48656
48657
48658
48659
48660
48661
48662
48663
48664
48665
48666
48667
48668
48669
48670
48671
48672
48673
48674
48675
48676
48677
48678
48679
48680
48681
48682
48683
48684
48685
48686
48687
48688
48689
48690
48691
48692
48693
48694
48695
48696
48697
48698
48699
48700
48701
48702
48703
48704
48705
48706
48707
48708
48709
48710
48711
48712
48713
48714
48715
48716
48717
48718
48719
48720
48721
48722
48723
48724
48725
48726
48727
48728
48729
48730
48731
48732
48733
48734
48735
48736
48737
48738
48739
48740
48741
48742
48743
48744
48745
48746
48747
48748
48749
48750
48751
48752
48753
48754
48755
48756
48757
48758
48759
48760
48761
48762
48763
48764
48765
48766
48767
48768
48769
48770
48771
48772
48773
48774
48775
48776
48777
48778
48779
48780
48781
48782
48783
48784
48785
48786
48787
48788
48789
48790
48791
48792
48793
48794
48795
48796
48797
48798
48799
48800
48801
48802
48803
48804
48805
48806
48807
48808
48809
48810
48811
48812
48813
48814
48815
48816
48817
48818
48819
48820
48821
48822
48823
48824
48825
48826
48827
48828
48829
48830
48831
48832
48833
48834
48835
48836
48837
48838
48839
48840
48841
48842
48843
48844
48845
48846
48847
48848
48849
48850
48851
48852
48853
48854
48855
48856
48857
48858
48859
48860
48861
48862
48863
48864
48865
48866
48867
48868
48869
48870
48871
48872
48873
48874
48875
48876
48877
48878
48879
48880
48881
48882
48883
48884
48885
48886
48887
48888
48889
48890
48891
48892
48893
48894
48895
48896
48897
48898
48899
48900
48901
48902
48903
48904
48905
48906
48907
48908
48909
48910
48911
48912
48913
48914
48915
48916
48917
48918
48919
48920
48921
48922
48923
48924
48925
48926
48927
48928
48929
48930
48931
48932
48933
48934
48935
48936
48937
48938
48939
48940
48941
48942
48943
48944
48945
48946
48947
48948
48949
48950
48951
48952
48953
48954
48955
48956
48957
48958
48959
48960
48961
48962
48963
48964
48965
48966
48967
48968
48969
48970
48971
48972
48973
48974
48975
48976
48977
48978
48979
48980
48981
48982
48983
48984
48985
48986
48987
48988
48989
48990
48991
48992
48993
48994
48995
48996
48997
48998
48999
49000
49001
49002
49003
49004
49005
49006
49007
49008
49009
49010
49011
49012
49013
49014
49015
49016
49017
49018
49019
49020
49021
49022
49023
49024
49025
49026
49027
49028
49029
49030
49031
49032
49033
49034
49035
49036
49037
49038
49039
49040
49041
49042
49043
49044
49045
49046
49047
49048
49049
49050
49051
49052
49053
49054
49055
49056
49057
49058
49059
49060
49061
49062
49063
49064
49065
49066
49067
49068
49069
49070
49071
49072
49073
49074
49075
49076
49077
49078
49079
49080
49081
49082
49083
49084
49085
49086
49087
49088
49089
49090
49091
49092
49093
49094
49095
49096
49097
49098
49099
49100
49101
49102
49103
49104
49105
49106
49107
49108
49109
49110
49111
49112
49113
49114
49115
49116
49117
49118
49119
49120
49121
49122
49123
49124
49125
49126
49127
49128
49129
49130
49131
49132
49133
49134
49135
49136
49137
49138
49139
49140
49141
49142
49143
49144
49145
49146
49147
49148
49149
49150
49151
49152
49153
49154
49155
49156
49157
49158
49159
49160
49161
49162
49163
49164
49165
49166
49167
49168
49169
49170
49171
49172
49173
49174
49175
49176
49177
49178
49179
49180
49181
49182
49183
49184
49185
49186
49187
49188
49189
49190
49191
49192
49193
49194
49195
49196
49197
49198
49199
49200
49201
49202
49203
49204
49205
49206
49207
49208
49209
49210
49211
49212
49213
49214
49215
49216
49217
49218
49219
49220
49221
49222
49223
49224
49225
49226
49227
49228
49229
49230
49231
49232
49233
49234
49235
49236
49237
49238
49239
49240
49241
49242
49243
49244
49245
49246
49247
49248
49249
49250
49251
49252
49253
49254
49255
49256
49257
49258
49259
49260
49261
49262
49263
49264
49265
49266
49267
49268
49269
49270
49271
49272
49273
49274
49275
49276
49277
49278
49279
49280
49281
49282
49283
49284
49285
49286
49287
49288
49289
49290
49291
49292
49293
49294
49295
49296
49297
49298
49299
49300
49301
49302
49303
49304
49305
49306
49307
49308
49309
49310
49311
49312
49313
49314
49315
49316
49317
49318
49319
49320
49321
49322
49323
49324
49325
49326
49327
49328
49329
49330
49331
49332
49333
49334
49335
49336
49337
49338
49339
49340
49341
49342
49343
49344
49345
49346
49347
49348
49349
49350
49351
49352
49353
49354
49355
49356
49357
49358
49359
49360
49361
49362
49363
49364
49365
49366
49367
49368
49369
49370
49371
49372
49373
49374
49375
49376
49377
49378
49379
49380
49381
49382
49383
49384
49385
49386
49387
49388
49389
49390
49391
49392
49393
49394
49395
49396
49397
49398
49399
49400
49401
49402
49403
49404
49405
49406
49407
49408
49409
49410
49411
49412
49413
49414
49415
49416
49417
49418
49419
49420
49421
49422
49423
49424
49425
49426
49427
49428
49429
49430
49431
49432
49433
49434
49435
49436
49437
49438
49439
49440
49441
49442
49443
49444
49445
49446
49447
49448
49449
49450
49451
49452
49453
49454
49455
49456
49457
49458
49459
49460
49461
49462
49463
49464
49465
49466
49467
49468
49469
49470
49471
49472
49473
49474
49475
49476
49477
49478
49479
49480
49481
49482
49483
49484
49485
49486
49487
49488
49489
49490
49491
49492
49493
49494
49495
49496
49497
49498
49499
49500
49501
49502
49503
49504
49505
49506
49507
49508
49509
49510
49511
49512
49513
49514
49515
49516
49517
49518
49519
49520
49521
49522
49523
49524
49525
49526
49527
49528
49529
49530
49531
49532
49533
49534
49535
49536
49537
49538
49539
49540
49541
49542
49543
49544
49545
49546
49547
49548
49549
49550
49551
49552
49553
49554
49555
49556
49557
49558
49559
49560
49561
49562
49563
49564
49565
49566
49567
49568
49569
49570
49571
49572
49573
49574
49575
49576
49577
49578
49579
49580
49581
49582
49583
49584
49585
49586
49587
49588
49589
49590
49591
49592
49593
49594
49595
49596
49597
49598
49599
49600
49601
49602
49603
49604
49605
49606
49607
49608
49609
49610
49611
49612
49613
49614
49615
49616
49617
49618
49619
49620
49621
49622
49623
49624
49625
49626
49627
49628
49629
49630
49631
49632
49633
49634
49635
49636
49637
49638
49639
49640
49641
49642
49643
49644
49645
49646
49647
49648
49649
49650
49651
49652
49653
49654
49655
49656
49657
49658
49659
49660
49661
49662
49663
49664
49665
49666
49667
49668
49669
49670
49671
49672
49673
49674
49675
49676
49677
49678
49679
49680
49681
49682
49683
49684
49685
49686
49687
49688
49689
49690
49691
49692
49693
49694
49695
49696
49697
49698
49699
49700
49701
49702
49703
49704
49705
49706
49707
49708
49709
49710
49711
49712
49713
49714
49715
49716
49717
49718
49719
49720
49721
49722
49723
49724
49725
49726
49727
49728
49729
49730
49731
49732
49733
49734
49735
49736
49737
49738
49739
49740
49741
49742
49743
49744
49745
49746
49747
49748
49749
49750
49751
49752
49753
49754
49755
49756
49757
49758
49759
49760
49761
49762
49763
49764
49765
49766
49767
49768
49769
49770
49771
49772
49773
49774
49775
49776
49777
49778
49779
49780
49781
49782
49783
49784
49785
49786
49787
49788
49789
49790
49791
49792
49793
49794
49795
49796
49797
49798
49799
49800
49801
49802
49803
49804
49805
49806
49807
49808
49809
49810
49811
49812
49813
49814
49815
49816
49817
49818
49819
49820
49821
49822
49823
49824
49825
49826
49827
49828
49829
49830
49831
49832
49833
49834
49835
49836
49837
49838
49839
49840
49841
49842
49843
49844
49845
49846
49847
49848
49849
49850
49851
49852
49853
49854
49855
49856
49857
49858
49859
49860
49861
49862
49863
49864
49865
49866
49867
49868
49869
49870
49871
49872
49873
49874
49875
49876
49877
49878
49879
49880
49881
49882
49883
49884
49885
49886
49887
49888
49889
49890
49891
49892
49893
49894
49895
49896
49897
49898
49899
49900
49901
49902
49903
49904
49905
49906
49907
49908
49909
49910
49911
49912
49913
49914
49915
49916
49917
49918
49919
49920
49921
49922
49923
49924
49925
49926
49927
49928
49929
49930
49931
49932
49933
49934
49935
49936
49937
49938
49939
49940
49941
49942
49943
49944
49945
49946
49947
49948
49949
49950
49951
49952
49953
49954
49955
49956
49957
49958
49959
49960
49961
49962
49963
49964
49965
49966
49967
49968
49969
49970
49971
49972
49973
49974
49975
49976
49977
49978
49979
49980
49981
49982
49983
49984
49985
49986
49987
49988
49989
49990
49991
49992
49993
49994
49995
49996
49997
49998
49999
50000
50001
50002
50003
50004
50005
50006
50007
50008
50009
50010
50011
50012
50013
50014
50015
50016
50017
50018
50019
50020
50021
50022
50023
50024
50025
50026
50027
50028
50029
50030
50031
50032
50033
50034
50035
50036
50037
50038
50039
50040
50041
50042
50043
50044
50045
50046
50047
50048
50049
50050
50051
50052
50053
50054
50055
50056
50057
50058
50059
50060
50061
50062
50063
50064
50065
50066
50067
50068
50069
50070
50071
50072
50073
50074
50075
50076
50077
50078
50079
50080
50081
50082
50083
50084
50085
50086
50087
50088
50089
50090
50091
50092
50093
50094
50095
50096
50097
50098
50099
50100
50101
50102
50103
50104
50105
50106
50107
50108
50109
50110
50111
50112
50113
50114
50115
50116
50117
50118
50119
50120
50121
50122
50123
50124
50125
50126
50127
50128
50129
50130
50131
50132
50133
50134
50135
50136
50137
50138
50139
50140
50141
50142
50143
50144
50145
50146
50147
50148
50149
50150
50151
50152
50153
50154
50155
50156
50157
50158
50159
50160
50161
50162
50163
50164
50165
50166
50167
50168
50169
50170
50171
50172
50173
50174
50175
50176
50177
50178
50179
50180
50181
50182
50183
50184
50185
50186
50187
50188
50189
50190
50191
50192
50193
50194
50195
50196
50197
50198
50199
50200
50201
50202
50203
50204
50205
50206
50207
50208
50209
50210
50211
50212
50213
50214
50215
50216
50217
50218
50219
50220
50221
50222
50223
50224
50225
50226
50227
50228
50229
50230
50231
50232
50233
50234
50235
50236
50237
50238
50239
50240
50241
50242
50243
50244
50245
50246
50247
50248
50249
50250
50251
50252
50253
50254
50255
50256
50257
50258
50259
50260
50261
50262
50263
50264
50265
50266
50267
50268
50269
50270
50271
50272
50273
50274
50275
50276
50277
50278
50279
50280
50281
50282
50283
50284
50285
50286
50287
50288
50289
50290
50291
50292
50293
50294
50295
50296
50297
50298
50299
50300
50301
50302
50303
50304
50305
50306
50307
50308
50309
50310
50311
50312
50313
50314
50315
50316
50317
50318
50319
50320
50321
50322
50323
50324
50325
50326
50327
50328
50329
50330
50331
50332
50333
50334
50335
50336
50337
50338
50339
50340
50341
50342
50343
50344
50345
50346
50347
50348
50349
50350
50351
50352
50353
50354
50355
50356
50357
50358
50359
50360
50361
50362
50363
50364
50365
50366
50367
50368
50369
50370
50371
50372
50373
50374
50375
50376
50377
50378
50379
50380
50381
50382
50383
50384
50385
50386
50387
50388
50389
50390
50391
50392
50393
50394
50395
50396
50397
50398
50399
50400
50401
50402
50403
50404
50405
50406
50407
50408
50409
50410
50411
50412
50413
50414
50415
50416
50417
50418
50419
50420
50421
50422
50423
50424
50425
50426
50427
50428
50429
50430
50431
50432
50433
50434
50435
50436
50437
50438
50439
50440
50441
50442
50443
50444
50445
50446
50447
50448
50449
50450
50451
50452
50453
50454
50455
50456
50457
50458
50459
50460
50461
50462
50463
50464
50465
50466
50467
50468
50469
50470
50471
50472
50473
50474
50475
50476
50477
50478
50479
50480
50481
50482
50483
50484
50485
50486
50487
50488
50489
50490
50491
50492
50493
50494
50495
50496
50497
50498
50499
50500
50501
50502
50503
50504
50505
50506
50507
50508
50509
50510
50511
50512
50513
50514
50515
50516
50517
50518
50519
50520
50521
50522
50523
50524
50525
50526
50527
50528
50529
50530
50531
50532
50533
50534
50535
50536
50537
50538
50539
50540
50541
50542
50543
50544
50545
50546
50547
50548
50549
50550
50551
50552
50553
50554
50555
50556
50557
50558
50559
50560
50561
50562
50563
50564
50565
50566
50567
50568
50569
50570
50571
50572
50573
50574
50575
50576
50577
50578
50579
50580
50581
50582
50583
50584
50585
50586
50587
50588
50589
50590
50591
50592
50593
50594
50595
50596
50597
50598
50599
50600
50601
50602
50603
50604
50605
50606
50607
50608
50609
50610
50611
50612
50613
50614
50615
50616
50617
50618
50619
50620
50621
50622
50623
50624
50625
50626
50627
50628
50629
50630
50631
50632
50633
50634
50635
50636
50637
50638
50639
50640
50641
50642
50643
50644
50645
50646
50647
50648
50649
50650
50651
50652
50653
50654
50655
50656
50657
50658
50659
50660
50661
50662
50663
50664
50665
50666
50667
50668
50669
50670
50671
50672
50673
50674
50675
50676
50677
50678
50679
50680
50681
50682
50683
50684
50685
50686
50687
50688
50689
50690
50691
50692
50693
50694
50695
50696
50697
50698
50699
50700
50701
50702
50703
50704
50705
50706
50707
50708
50709
50710
50711
50712
50713
50714
50715
50716
50717
50718
50719
50720
50721
50722
50723
50724
50725
50726
50727
50728
50729
50730
50731
50732
50733
50734
50735
50736
50737
50738
50739
50740
50741
50742
50743
50744
50745
50746
50747
50748
50749
50750
50751
50752
50753
50754
50755
50756
50757
50758
50759
50760
50761
50762
50763
50764
50765
50766
50767
50768
50769
50770
50771
50772
50773
50774
50775
50776
50777
50778
50779
50780
50781
50782
50783
50784
50785
50786
50787
50788
50789
50790
50791
50792
50793
50794
50795
50796
50797
50798
50799
50800
50801
50802
50803
50804
50805
50806
50807
50808
50809
50810
50811
50812
50813
50814
50815
50816
50817
50818
50819
50820
50821
50822
50823
50824
50825
50826
50827
50828
50829
50830
50831
50832
50833
50834
50835
50836
50837
50838
50839
50840
50841
50842
50843
50844
50845
50846
50847
50848
50849
50850
50851
50852
50853
50854
50855
50856
50857
50858
50859
50860
50861
50862
50863
50864
50865
50866
50867
50868
50869
50870
50871
50872
50873
50874
50875
50876
50877
50878
50879
50880
50881
50882
50883
50884
50885
50886
50887
50888
50889
50890
50891
50892
50893
50894
50895
50896
50897
50898
50899
50900
50901
50902
50903
50904
50905
50906
50907
50908
50909
50910
50911
50912
50913
50914
50915
50916
50917
50918
50919
50920
50921
50922
50923
50924
50925
50926
50927
50928
50929
50930
50931
50932
50933
50934
50935
50936
50937
50938
50939
50940
50941
50942
50943
50944
50945
50946
50947
50948
50949
50950
50951
50952
50953
50954
50955
50956
50957
50958
50959
50960
50961
50962
50963
50964
50965
50966
50967
50968
50969
50970
50971
50972
50973
50974
50975
50976
50977
50978
50979
50980
50981
50982
50983
50984
50985
50986
50987
50988
50989
50990
50991
50992
50993
50994
50995
50996
50997
50998
50999
51000
51001
51002
51003
51004
51005
51006
51007
51008
51009
51010
51011
51012
51013
51014
51015
51016
51017
51018
51019
51020
51021
51022
51023
51024
51025
51026
51027
51028
51029
51030
51031
51032
51033
51034
51035
51036
51037
51038
51039
51040
51041
51042
51043
51044
51045
51046
51047
51048
51049
51050
51051
51052
51053
51054
51055
51056
51057
51058
51059
51060
51061
51062
51063
51064
51065
51066
51067
51068
51069
51070
51071
51072
51073
51074
51075
51076
51077
51078
51079
51080
51081
51082
51083
51084
51085
51086
51087
51088
51089
51090
51091
51092
51093
51094
51095
51096
51097
51098
51099
51100
51101
51102
51103
51104
51105
51106
51107
51108
51109
51110
51111
51112
51113
51114
51115
51116
51117
51118
51119
51120
51121
51122
51123
51124
51125
51126
51127
51128
51129
51130
51131
51132
51133
51134
51135
51136
51137
51138
51139
51140
51141
51142
51143
51144
51145
51146
51147
51148
51149
51150
51151
51152
51153
51154
51155
51156
51157
51158
51159
51160
51161
51162
51163
51164
51165
51166
51167
51168
51169
51170
51171
51172
51173
51174
51175
51176
51177
51178
51179
51180
51181
51182
51183
51184
51185
51186
51187
51188
51189
51190
51191
51192
51193
51194
51195
51196
51197
51198
51199
51200
51201
51202
51203
51204
51205
51206
51207
51208
51209
51210
51211
51212
51213
51214
51215
51216
51217
51218
51219
51220
51221
51222
51223
51224
51225
51226
51227
51228
51229
51230
51231
51232
51233
51234
51235
51236
51237
51238
51239
51240
51241
51242
51243
51244
51245
51246
51247
51248
51249
51250
51251
51252
51253
51254
51255
51256
51257
51258
51259
51260
51261
51262
51263
51264
51265
51266
51267
51268
51269
51270
51271
51272
51273
51274
51275
51276
51277
51278
51279
51280
51281
51282
51283
51284
51285
51286
51287
51288
51289
51290
51291
51292
51293
51294
51295
51296
51297
51298
51299
51300
51301
51302
51303
51304
51305
51306
51307
51308
51309
51310
51311
51312
51313
51314
51315
51316
51317
51318
51319
51320
51321
51322
51323
51324
51325
51326
51327
51328
51329
51330
51331
51332
51333
51334
51335
51336
51337
51338
51339
51340
51341
51342
51343
51344
51345
51346
51347
51348
51349
51350
51351
51352
51353
51354
51355
51356
51357
51358
51359
51360
51361
51362
51363
51364
51365
51366
51367
51368
51369
51370
51371
51372
51373
51374
51375
51376
51377
51378
51379
51380
51381
51382
51383
51384
51385
51386
51387
51388
51389
51390
51391
51392
51393
51394
51395
51396
51397
51398
51399
51400
51401
51402
51403
51404
51405
51406
51407
51408
51409
51410
51411
51412
51413
51414
51415
51416
51417
51418
51419
51420
51421
51422
51423
51424
51425
51426
51427
51428
51429
51430
51431
51432
51433
51434
51435
51436
51437
51438
51439
51440
51441
51442
51443
51444
51445
51446
51447
51448
51449
51450
51451
51452
51453
51454
51455
51456
51457
51458
51459
51460
51461
51462
51463
51464
51465
51466
51467
51468
51469
51470
51471
51472
51473
51474
51475
51476
51477
51478
51479
51480
51481
51482
51483
51484
51485
51486
51487
51488
51489
51490
51491
51492
51493
51494
51495
51496
51497
51498
51499
51500
51501
51502
51503
51504
51505
51506
51507
51508
51509
51510
51511
51512
51513
51514
51515
51516
51517
51518
51519
51520
51521
51522
51523
51524
51525
51526
51527
51528
51529
51530
51531
51532
51533
51534
51535
51536
51537
51538
51539
51540
51541
51542
51543
51544
51545
51546
51547
51548
51549
51550
51551
51552
51553
51554
51555
51556
51557
51558
51559
51560
51561
51562
51563
51564
51565
51566
51567
51568
51569
51570
51571
51572
51573
51574
51575
51576
51577
51578
51579
51580
51581
51582
51583
51584
51585
51586
51587
51588
51589
51590
51591
51592
51593
51594
51595
51596
51597
51598
51599
51600
51601
51602
51603
51604
51605
51606
51607
51608
51609
51610
51611
51612
51613
51614
51615
51616
51617
51618
51619
51620
51621
51622
51623
51624
51625
51626
51627
51628
51629
51630
51631
51632
51633
51634
51635
51636
51637
51638
51639
51640
51641
51642
51643
51644
51645
51646
51647
51648
51649
51650
51651
51652
51653
51654
51655
51656
51657
51658
51659
51660
51661
51662
51663
51664
51665
51666
51667
51668
51669
51670
51671
51672
51673
51674
51675
51676
51677
51678
51679
51680
51681
51682
51683
51684
51685
51686
51687
51688
51689
51690
51691
51692
51693
51694
51695
51696
51697
51698
51699
51700
51701
51702
51703
51704
51705
51706
51707
51708
51709
51710
51711
51712
51713
51714
51715
51716
51717
51718
51719
51720
51721
51722
51723
51724
51725
51726
51727
51728
51729
51730
51731
51732
51733
51734
51735
51736
51737
51738
51739
51740
51741
51742
51743
51744
51745
51746
51747
51748
51749
51750
51751
51752
51753
51754
51755
51756
51757
51758
51759
51760
51761
51762
51763
51764
51765
51766
51767
51768
51769
51770
51771
51772
51773
51774
51775
51776
51777
51778
51779
51780
51781
51782
51783
51784
51785
51786
51787
51788
51789
51790
51791
51792
51793
51794
51795
51796
51797
51798
51799
51800
51801
51802
51803
51804
51805
51806
51807
51808
51809
51810
51811
51812
51813
51814
51815
51816
51817
51818
51819
51820
51821
51822
51823
51824
51825
51826
51827
51828
51829
51830
51831
51832
51833
51834
51835
51836
51837
51838
51839
51840
51841
51842
51843
51844
51845
51846
51847
51848
51849
51850
51851
51852
51853
51854
51855
51856
51857
51858
51859
51860
51861
51862
51863
51864
51865
51866
51867
51868
51869
51870
51871
51872
51873
51874
51875
51876
51877
51878
51879
51880
51881
51882
51883
51884
51885
51886
51887
51888
51889
51890
51891
51892
51893
51894
51895
51896
51897
51898
51899
51900
51901
51902
51903
51904
51905
51906
51907
51908
51909
51910
51911
51912
51913
51914
51915
51916
51917
51918
51919
51920
51921
51922
51923
51924
51925
51926
51927
51928
51929
51930
51931
51932
51933
51934
51935
51936
51937
51938
51939
51940
51941
51942
51943
51944
51945
51946
51947
51948
51949
51950
51951
51952
51953
51954
51955
51956
51957
51958
51959
51960
51961
51962
51963
51964
51965
51966
51967
51968
51969
51970
51971
51972
51973
51974
51975
51976
51977
51978
51979
51980
51981
51982
51983
51984
51985
51986
51987
51988
51989
51990
51991
51992
51993
51994
51995
51996
51997
51998
51999
52000
52001
52002
52003
52004
52005
52006
52007
52008
52009
52010
52011
52012
52013
52014
52015
52016
52017
52018
52019
52020
52021
52022
52023
52024
52025
52026
52027
52028
52029
52030
52031
52032
52033
52034
52035
52036
52037
52038
52039
52040
52041
52042
52043
52044
52045
52046
52047
52048
52049
52050
52051
52052
52053
52054
52055
52056
52057
52058
52059
52060
52061
52062
52063
52064
52065
52066
52067
52068
52069
52070
52071
52072
52073
52074
52075
52076
52077
52078
52079
52080
52081
52082
52083
52084
52085
52086
52087
52088
52089
52090
52091
52092
52093
52094
52095
52096
52097
52098
52099
52100
52101
52102
52103
52104
52105
52106
52107
52108
52109
52110
52111
52112
52113
52114
52115
52116
52117
52118
52119
52120
52121
52122
52123
52124
52125
52126
52127
52128
52129
52130
52131
52132
52133
52134
52135
52136
52137
52138
52139
52140
52141
52142
52143
52144
52145
52146
52147
52148
52149
52150
52151
52152
52153
52154
52155
52156
52157
52158
52159
52160
52161
52162
52163
52164
52165
52166
52167
52168
52169
52170
52171
52172
52173
52174
52175
52176
52177
52178
52179
52180
52181
52182
52183
52184
52185
52186
52187
52188
52189
52190
52191
52192
52193
52194
52195
52196
52197
52198
52199
52200
52201
52202
52203
52204
52205
52206
52207
52208
52209
52210
52211
52212
52213
52214
52215
52216
52217
52218
52219
52220
52221
52222
52223
52224
52225
52226
52227
52228
52229
52230
52231
52232
52233
52234
52235
52236
52237
52238
52239
52240
52241
52242
52243
52244
52245
52246
52247
52248
52249
52250
52251
52252
52253
52254
52255
52256
52257
52258
52259
52260
52261
52262
52263
52264
52265
52266
52267
52268
52269
52270
52271
52272
52273
52274
52275
52276
52277
52278
52279
52280
52281
52282
52283
52284
52285
52286
52287
52288
52289
52290
52291
52292
52293
52294
52295
52296
52297
52298
52299
52300
52301
52302
52303
52304
52305
52306
52307
52308
52309
52310
52311
52312
52313
52314
52315
52316
52317
52318
52319
52320
52321
52322
52323
52324
52325
52326
52327
52328
52329
52330
52331
52332
52333
52334
52335
52336
52337
52338
52339
52340
52341
52342
52343
52344
52345
52346
52347
52348
52349
52350
52351
52352
52353
52354
52355
52356
52357
52358
52359
52360
52361
52362
52363
52364
52365
52366
52367
52368
52369
52370
52371
52372
52373
52374
52375
52376
52377
52378
52379
52380
52381
52382
52383
52384
52385
52386
52387
52388
52389
52390
52391
52392
52393
52394
52395
52396
52397
52398
52399
52400
52401
52402
52403
52404
52405
52406
52407
52408
52409
52410
52411
52412
52413
52414
52415
52416
52417
52418
52419
52420
52421
52422
52423
52424
52425
52426
52427
52428
52429
52430
52431
52432
52433
52434
52435
52436
52437
52438
52439
52440
52441
52442
52443
52444
52445
52446
52447
52448
52449
52450
52451
52452
52453
52454
52455
52456
52457
52458
52459
52460
52461
52462
52463
52464
52465
52466
52467
52468
52469
52470
52471
52472
52473
52474
52475
52476
52477
52478
52479
52480
52481
52482
52483
52484
52485
52486
52487
52488
52489
52490
52491
52492
52493
52494
52495
52496
52497
52498
52499
52500
52501
52502
52503
52504
52505
52506
52507
52508
52509
52510
52511
52512
52513
52514
52515
52516
52517
52518
52519
52520
52521
52522
52523
52524
52525
52526
52527
52528
52529
52530
52531
52532
52533
52534
52535
52536
52537
52538
52539
52540
52541
52542
52543
52544
52545
52546
52547
52548
52549
52550
52551
52552
52553
52554
52555
52556
52557
52558
52559
52560
52561
52562
52563
52564
52565
52566
52567
52568
52569
52570
52571
52572
52573
52574
52575
52576
52577
52578
52579
52580
52581
52582
52583
52584
52585
52586
52587
52588
52589
52590
52591
52592
52593
52594
52595
52596
52597
52598
52599
52600
52601
52602
52603
52604
52605
52606
52607
52608
52609
52610
52611
52612
52613
52614
52615
52616
52617
52618
52619
52620
52621
52622
52623
52624
52625
52626
52627
52628
52629
52630
52631
52632
52633
52634
52635
52636
52637
52638
52639
52640
52641
52642
52643
52644
52645
52646
52647
52648
52649
52650
52651
52652
52653
52654
52655
52656
52657
52658
52659
52660
52661
52662
52663
52664
52665
52666
52667
52668
52669
52670
52671
52672
52673
52674
52675
52676
52677
52678
52679
52680
52681
52682
52683
52684
52685
52686
52687
52688
52689
52690
52691
52692
52693
52694
52695
52696
52697
52698
52699
52700
52701
52702
52703
52704
52705
52706
52707
52708
52709
52710
52711
52712
52713
52714
52715
52716
52717
52718
52719
52720
52721
52722
52723
52724
52725
52726
52727
52728
52729
52730
52731
52732
52733
52734
52735
52736
52737
52738
52739
52740
52741
52742
52743
52744
52745
52746
52747
52748
52749
52750
52751
52752
52753
52754
52755
52756
52757
52758
52759
52760
52761
52762
52763
52764
52765
52766
52767
52768
52769
52770
52771
52772
52773
52774
52775
52776
52777
52778
52779
52780
52781
52782
52783
52784
52785
52786
52787
52788
52789
52790
52791
52792
52793
52794
52795
52796
52797
52798
52799
52800
52801
52802
52803
52804
52805
52806
52807
52808
52809
52810
52811
52812
52813
52814
52815
52816
52817
52818
52819
52820
52821
52822
52823
52824
52825
52826
52827
52828
52829
52830
52831
52832
52833
52834
52835
52836
52837
52838
52839
52840
52841
52842
52843
52844
52845
52846
52847
52848
52849
52850
52851
52852
52853
52854
52855
52856
52857
52858
52859
52860
52861
52862
52863
52864
52865
52866
52867
52868
52869
52870
52871
52872
52873
52874
52875
52876
52877
52878
52879
52880
52881
52882
52883
52884
52885
52886
52887
52888
52889
52890
52891
52892
52893
52894
52895
52896
52897
52898
52899
52900
52901
52902
52903
52904
52905
52906
52907
52908
52909
52910
52911
52912
52913
52914
52915
52916
52917
52918
52919
52920
52921
52922
52923
52924
52925
52926
52927
52928
52929
52930
52931
52932
52933
52934
52935
52936
52937
52938
52939
52940
52941
52942
52943
52944
52945
52946
52947
52948
52949
52950
52951
52952
52953
52954
52955
52956
52957
52958
52959
52960
52961
52962
52963
52964
52965
52966
52967
52968
52969
52970
52971
52972
52973
52974
52975
52976
52977
52978
52979
52980
52981
52982
52983
52984
52985
52986
52987
52988
52989
52990
52991
52992
52993
52994
52995
52996
52997
52998
52999
53000
53001
53002
53003
53004
53005
53006
53007
53008
53009
53010
53011
53012
53013
53014
53015
53016
53017
53018
53019
53020
53021
53022
53023
53024
53025
53026
53027
53028
53029
53030
53031
53032
53033
53034
53035
53036
53037
53038
53039
53040
53041
53042
53043
53044
53045
53046
53047
53048
53049
53050
53051
53052
53053
53054
53055
53056
53057
53058
53059
53060
53061
53062
53063
53064
53065
53066
53067
53068
53069
53070
53071
53072
53073
53074
53075
53076
53077
53078
53079
53080
53081
53082
53083
53084
53085
53086
53087
53088
53089
53090
53091
53092
53093
53094
53095
53096
53097
53098
53099
53100
53101
53102
53103
53104
53105
53106
53107
53108
53109
53110
53111
53112
53113
53114
53115
53116
53117
53118
53119
53120
53121
53122
53123
53124
53125
53126
53127
53128
53129
53130
53131
53132
53133
53134
53135
53136
53137
53138
53139
53140
53141
53142
53143
53144
53145
53146
53147
53148
53149
53150
53151
53152
53153
53154
53155
53156
53157
53158
53159
53160
53161
53162
53163
53164
53165
53166
53167
53168
53169
53170
53171
53172
53173
53174
53175
53176
53177
53178
53179
53180
53181
53182
53183
53184
53185
53186
53187
53188
53189
53190
53191
53192
53193
53194
53195
53196
53197
53198
53199
53200
53201
53202
53203
53204
53205
53206
53207
53208
53209
53210
53211
53212
53213
53214
53215
53216
53217
53218
53219
53220
53221
53222
53223
53224
53225
53226
53227
53228
53229
53230
53231
53232
53233
53234
53235
53236
53237
53238
53239
53240
53241
53242
53243
53244
53245
53246
53247
53248
53249
53250
53251
53252
53253
53254
53255
53256
53257
53258
53259
53260
53261
53262
53263
53264
53265
53266
53267
53268
53269
53270
53271
53272
53273
53274
53275
53276
53277
53278
53279
53280
53281
53282
53283
53284
53285
53286
53287
53288
53289
53290
53291
53292
53293
53294
53295
53296
53297
53298
53299
53300
53301
53302
53303
53304
53305
53306
53307
53308
53309
53310
53311
53312
53313
53314
53315
53316
53317
53318
53319
53320
53321
53322
53323
53324
53325
53326
53327
53328
53329
53330
53331
53332
53333
53334
53335
53336
53337
53338
53339
53340
53341
53342
53343
53344
53345
53346
53347
53348
53349
53350
53351
53352
53353
53354
53355
53356
53357
53358
53359
53360
53361
53362
53363
53364
53365
53366
53367
53368
53369
53370
53371
53372
53373
53374
53375
53376
53377
53378
53379
53380
53381
53382
53383
53384
53385
53386
53387
53388
53389
53390
53391
53392
53393
53394
53395
53396
53397
53398
53399
53400
53401
53402
53403
53404
53405
53406
53407
53408
53409
53410
53411
53412
53413
53414
53415
53416
53417
53418
53419
53420
53421
53422
53423
53424
53425
53426
53427
53428
53429
53430
53431
53432
53433
53434
53435
53436
53437
53438
53439
53440
53441
53442
53443
53444
53445
53446
53447
53448
53449
53450
53451
53452
53453
53454
53455
53456
53457
53458
53459
53460
53461
53462
53463
53464
53465
53466
53467
53468
53469
53470
53471
53472
53473
53474
53475
53476
53477
53478
53479
53480
53481
53482
53483
53484
53485
53486
53487
53488
53489
53490
53491
53492
53493
53494
53495
53496
53497
53498
53499
53500
53501
53502
53503
53504
53505
53506
53507
53508
53509
53510
53511
53512
53513
53514
53515
53516
53517
53518
53519
53520
53521
53522
53523
53524
53525
53526
53527
53528
53529
53530
53531
53532
53533
53534
53535
53536
53537
53538
53539
53540
53541
53542
53543
53544
53545
53546
53547
53548
53549
53550
53551
53552
53553
53554
53555
53556
53557
53558
53559
53560
53561
53562
53563
53564
53565
53566
53567
53568
53569
53570
53571
53572
53573
53574
53575
53576
53577
53578
53579
53580
53581
53582
53583
53584
53585
53586
53587
53588
53589
53590
53591
53592
53593
53594
53595
53596
53597
53598
53599
53600
53601
53602
53603
53604
53605
53606
53607
53608
53609
53610
53611
53612
53613
53614
53615
53616
53617
53618
53619
53620
53621
53622
53623
53624
53625
53626
53627
53628
53629
53630
53631
53632
53633
53634
53635
53636
53637
53638
53639
53640
53641
53642
53643
53644
53645
53646
53647
53648
53649
53650
53651
53652
53653
53654
53655
53656
53657
53658
53659
53660
53661
53662
53663
53664
53665
53666
53667
53668
53669
53670
53671
53672
53673
53674
53675
53676
53677
53678
53679
53680
53681
53682
53683
53684
53685
53686
53687
53688
53689
53690
53691
53692
53693
53694
53695
53696
53697
53698
53699
53700
53701
53702
53703
53704
53705
53706
53707
53708
53709
53710
53711
53712
53713
53714
53715
53716
53717
53718
53719
53720
53721
53722
53723
53724
53725
53726
53727
53728
53729
53730
53731
53732
53733
53734
53735
53736
53737
53738
53739
53740
53741
53742
53743
53744
53745
53746
53747
53748
53749
53750
53751
53752
53753
53754
53755
53756
53757
53758
53759
53760
53761
53762
53763
53764
53765
53766
53767
53768
53769
53770
53771
53772
53773
53774
53775
53776
53777
53778
53779
53780
53781
53782
53783
53784
53785
53786
53787
53788
53789
53790
53791
53792
53793
53794
53795
53796
53797
53798
53799
53800
53801
53802
53803
53804
53805
53806
53807
53808
53809
53810
53811
53812
53813
53814
53815
53816
53817
53818
53819
53820
53821
53822
53823
53824
53825
53826
53827
53828
53829
53830
53831
53832
53833
53834
53835
53836
53837
53838
53839
53840
53841
53842
53843
53844
53845
53846
53847
53848
53849
53850
53851
53852
53853
53854
53855
53856
53857
53858
53859
53860
53861
53862
53863
53864
53865
53866
53867
53868
53869
53870
53871
53872
53873
53874
53875
53876
53877
53878
53879
53880
53881
53882
53883
53884
53885
53886
53887
53888
53889
53890
53891
53892
53893
53894
53895
53896
53897
53898
53899
53900
53901
53902
53903
53904
53905
53906
53907
53908
53909
53910
53911
53912
53913
53914
53915
53916
53917
53918
53919
53920
53921
53922
53923
53924
53925
53926
53927
53928
53929
53930
53931
53932
53933
53934
53935
53936
53937
53938
53939
53940
53941
53942
53943
53944
53945
53946
53947
53948
53949
53950
53951
53952
53953
53954
53955
53956
53957
53958
53959
53960
53961
53962
53963
53964
53965
53966
53967
53968
53969
53970
53971
53972
53973
53974
53975
53976
53977
53978
53979
53980
53981
53982
53983
53984
53985
53986
53987
53988
53989
53990
53991
53992
53993
53994
53995
53996
53997
53998
53999
54000
54001
54002
54003
54004
54005
54006
54007
54008
54009
54010
54011
54012
54013
54014
54015
54016
54017
54018
54019
54020
54021
54022
54023
54024
54025
54026
54027
54028
54029
54030
54031
54032
54033
54034
54035
54036
54037
54038
54039
54040
54041
54042
54043
54044
54045
54046
54047
54048
54049
54050
54051
54052
54053
54054
54055
54056
54057
54058
54059
54060
54061
54062
54063
54064
54065
54066
54067
54068
54069
54070
54071
54072
54073
54074
54075
54076
54077
54078
54079
54080
54081
54082
54083
54084
54085
54086
54087
54088
54089
54090
54091
54092
54093
54094
54095
54096
54097
54098
54099
54100
54101
54102
54103
54104
54105
54106
54107
54108
54109
54110
54111
54112
54113
54114
54115
54116
54117
54118
54119
54120
54121
54122
54123
54124
54125
54126
54127
54128
54129
54130
54131
54132
54133
54134
54135
54136
54137
54138
54139
54140
54141
54142
54143
54144
54145
54146
54147
54148
54149
54150
54151
54152
54153
54154
54155
54156
54157
54158
54159
54160
54161
54162
54163
54164
54165
54166
54167
54168
54169
54170
54171
54172
54173
54174
54175
54176
54177
54178
54179
54180
54181
54182
54183
54184
54185
54186
54187
54188
54189
54190
54191
54192
54193
54194
54195
54196
54197
54198
54199
54200
54201
54202
54203
54204
54205
54206
54207
54208
54209
54210
54211
54212
54213
54214
54215
54216
54217
54218
54219
54220
54221
54222
54223
54224
54225
54226
54227
54228
54229
54230
54231
54232
54233
54234
54235
54236
54237
54238
54239
54240
54241
54242
54243
54244
54245
54246
54247
54248
54249
54250
54251
54252
54253
54254
54255
54256
54257
54258
54259
54260
54261
54262
54263
54264
54265
54266
54267
54268
54269
54270
54271
54272
54273
54274
54275
54276
54277
54278
54279
54280
54281
54282
54283
54284
54285
54286
54287
54288
54289
54290
54291
54292
54293
54294
54295
54296
54297
54298
54299
54300
54301
54302
54303
54304
54305
54306
54307
54308
54309
54310
54311
54312
54313
54314
54315
54316
54317
54318
54319
54320
54321
54322
54323
54324
54325
54326
54327
54328
54329
54330
54331
54332
54333
54334
54335
54336
54337
54338
54339
54340
54341
54342
54343
54344
54345
54346
54347
54348
54349
54350
54351
54352
54353
54354
54355
54356
54357
54358
54359
54360
54361
54362
54363
54364
54365
54366
54367
54368
54369
54370
54371
54372
54373
54374
54375
54376
54377
54378
54379
54380
54381
54382
54383
54384
54385
54386
54387
54388
54389
54390
54391
54392
54393
54394
54395
54396
54397
54398
54399
54400
54401
54402
54403
54404
54405
54406
54407
54408
54409
54410
54411
54412
54413
54414
54415
54416
54417
54418
54419
54420
54421
54422
54423
54424
54425
54426
54427
54428
54429
54430
54431
54432
54433
54434
54435
54436
54437
54438
54439
54440
54441
54442
54443
54444
54445
54446
54447
54448
54449
54450
54451
54452
54453
54454
54455
54456
54457
54458
54459
54460
54461
54462
54463
54464
54465
54466
54467
54468
54469
54470
54471
54472
54473
54474
54475
54476
54477
54478
54479
54480
54481
54482
54483
54484
54485
54486
54487
54488
54489
54490
54491
54492
54493
54494
54495
54496
54497
54498
54499
54500
54501
54502
54503
54504
54505
54506
54507
54508
54509
54510
54511
54512
54513
54514
54515
54516
54517
54518
54519
54520
54521
54522
54523
54524
54525
54526
54527
54528
54529
54530
54531
54532
54533
54534
54535
54536
54537
54538
54539
54540
54541
54542
54543
54544
54545
54546
54547
54548
54549
54550
54551
54552
54553
54554
54555
54556
54557
54558
54559
54560
54561
54562
54563
54564
54565
54566
54567
54568
54569
54570
54571
54572
54573
54574
54575
54576
54577
54578
54579
54580
54581
54582
54583
54584
54585
54586
54587
54588
54589
54590
54591
54592
54593
54594
54595
54596
54597
54598
54599
54600
54601
54602
54603
54604
54605
54606
54607
54608
54609
54610
54611
54612
54613
54614
54615
54616
54617
54618
54619
54620
54621
54622
54623
54624
54625
54626
54627
54628
54629
54630
54631
54632
54633
54634
54635
54636
54637
54638
54639
54640
54641
54642
54643
54644
54645
54646
54647
54648
54649
54650
54651
54652
54653
54654
54655
54656
54657
54658
54659
54660
54661
54662
54663
54664
54665
54666
54667
54668
54669
54670
54671
54672
54673
54674
54675
54676
54677
54678
54679
54680
54681
54682
54683
54684
54685
54686
54687
54688
54689
54690
54691
54692
54693
54694
54695
54696
54697
54698
54699
54700
54701
54702
54703
54704
54705
54706
54707
54708
54709
54710
54711
54712
54713
54714
54715
54716
54717
54718
54719
54720
54721
54722
54723
54724
54725
54726
54727
54728
54729
54730
54731
54732
54733
54734
54735
54736
54737
54738
54739
54740
54741
54742
54743
54744
54745
54746
54747
54748
54749
54750
54751
54752
54753
54754
54755
54756
54757
54758
54759
54760
54761
54762
54763
54764
54765
54766
54767
54768
54769
54770
54771
54772
54773
54774
54775
54776
54777
54778
54779
54780
54781
54782
54783
54784
54785
54786
54787
54788
54789
54790
54791
54792
54793
54794
54795
54796
54797
54798
54799
54800
54801
54802
54803
54804
54805
54806
54807
54808
54809
54810
54811
54812
54813
54814
54815
54816
54817
54818
54819
54820
54821
54822
54823
54824
54825
54826
54827
54828
54829
54830
54831
54832
54833
54834
54835
54836
54837
54838
54839
54840
54841
54842
54843
54844
54845
54846
54847
54848
54849
54850
54851
54852
54853
54854
54855
54856
54857
54858
54859
54860
54861
54862
54863
54864
54865
54866
54867
54868
54869
54870
54871
54872
54873
54874
54875
54876
54877
54878
54879
54880
54881
54882
54883
54884
54885
54886
54887
54888
54889
54890
54891
54892
54893
54894
54895
54896
54897
54898
54899
54900
54901
54902
54903
54904
54905
54906
54907
54908
54909
54910
54911
54912
54913
54914
54915
54916
54917
54918
54919
54920
54921
54922
54923
54924
54925
54926
54927
54928
54929
54930
54931
54932
54933
54934
54935
54936
54937
54938
54939
54940
54941
54942
54943
54944
54945
54946
54947
54948
54949
54950
54951
54952
54953
54954
54955
54956
54957
54958
54959
54960
54961
54962
54963
54964
54965
54966
54967
54968
54969
54970
54971
54972
54973
54974
54975
54976
54977
54978
54979
54980
54981
54982
54983
54984
54985
54986
54987
54988
54989
54990
54991
54992
54993
54994
54995
54996
54997
54998
54999
55000
55001
55002
55003
55004
55005
55006
55007
55008
55009
55010
55011
55012
55013
55014
55015
55016
55017
55018
55019
55020
55021
55022
55023
55024
55025
55026
55027
55028
55029
55030
55031
55032
55033
55034
55035
55036
55037
55038
55039
55040
55041
55042
55043
55044
55045
55046
55047
55048
55049
55050
55051
55052
55053
55054
55055
55056
55057
55058
55059
55060
55061
55062
55063
55064
55065
55066
55067
55068
55069
55070
55071
55072
55073
55074
55075
55076
55077
55078
55079
55080
55081
55082
55083
55084
55085
55086
55087
55088
55089
55090
55091
55092
55093
55094
55095
55096
55097
55098
55099
55100
55101
55102
55103
55104
55105
55106
55107
55108
55109
55110
55111
55112
55113
55114
55115
55116
55117
55118
55119
55120
55121
55122
55123
55124
55125
55126
55127
55128
55129
55130
55131
55132
55133
55134
55135
55136
55137
55138
55139
55140
55141
55142
55143
55144
55145
55146
55147
55148
55149
55150
55151
55152
55153
55154
55155
55156
55157
55158
55159
55160
55161
55162
55163
55164
55165
55166
55167
55168
55169
55170
55171
55172
55173
55174
55175
55176
55177
55178
55179
55180
55181
55182
55183
55184
55185
55186
55187
55188
55189
55190
55191
55192
55193
55194
55195
55196
55197
55198
55199
55200
55201
55202
55203
55204
55205
55206
55207
55208
55209
55210
55211
55212
55213
55214
55215
55216
55217
55218
55219
55220
55221
55222
55223
55224
55225
55226
55227
55228
55229
55230
55231
55232
55233
55234
55235
55236
55237
55238
55239
55240
55241
55242
55243
55244
55245
55246
55247
55248
55249
55250
55251
55252
55253
55254
55255
55256
55257
55258
55259
55260
55261
55262
55263
55264
55265
55266
55267
55268
55269
55270
55271
55272
55273
55274
55275
55276
55277
55278
55279
55280
55281
55282
55283
55284
55285
55286
55287
55288
55289
55290
55291
55292
55293
55294
55295
55296
55297
55298
55299
55300
55301
55302
55303
55304
55305
55306
55307
55308
55309
55310
55311
55312
55313
55314
55315
55316
55317
55318
55319
55320
55321
55322
55323
55324
55325
55326
55327
55328
55329
55330
55331
55332
55333
55334
55335
55336
55337
55338
55339
55340
55341
55342
55343
55344
55345
55346
55347
55348
55349
55350
55351
55352
55353
55354
55355
55356
55357
55358
55359
55360
55361
55362
55363
55364
55365
55366
55367
55368
55369
55370
55371
55372
55373
55374
55375
55376
55377
55378
55379
55380
55381
55382
55383
55384
55385
55386
55387
55388
55389
55390
55391
55392
55393
55394
55395
55396
55397
55398
55399
55400
55401
55402
55403
55404
55405
55406
55407
55408
55409
55410
55411
55412
55413
55414
55415
55416
55417
55418
55419
55420
55421
55422
55423
55424
55425
55426
55427
55428
55429
55430
55431
55432
55433
55434
55435
55436
55437
55438
55439
55440
55441
55442
55443
55444
55445
55446
55447
55448
55449
55450
55451
55452
55453
55454
55455
55456
55457
55458
55459
55460
55461
55462
55463
55464
55465
55466
55467
55468
55469
55470
55471
55472
55473
55474
55475
55476
55477
55478
55479
55480
55481
55482
55483
55484
55485
55486
55487
55488
55489
55490
55491
55492
55493
55494
55495
55496
55497
55498
55499
55500
55501
55502
55503
55504
55505
55506
55507
55508
55509
55510
55511
55512
55513
55514
55515
55516
55517
55518
55519
55520
55521
55522
55523
55524
55525
55526
55527
55528
55529
55530
55531
55532
55533
55534
55535
55536
55537
55538
55539
55540
55541
55542
55543
55544
55545
55546
55547
55548
55549
55550
55551
55552
55553
55554
55555
55556
55557
55558
55559
55560
55561
55562
55563
55564
55565
55566
55567
55568
55569
55570
55571
55572
55573
55574
55575
55576
55577
55578
55579
55580
55581
55582
55583
55584
55585
55586
55587
55588
55589
55590
55591
55592
55593
55594
55595
55596
55597
55598
55599
55600
55601
55602
55603
55604
55605
55606
55607
55608
55609
55610
55611
55612
55613
55614
55615
55616
55617
55618
55619
55620
55621
55622
55623
55624
55625
55626
55627
55628
55629
55630
55631
55632
55633
55634
55635
55636
55637
55638
55639
55640
55641
55642
55643
55644
55645
55646
55647
55648
55649
55650
55651
55652
55653
55654
55655
55656
55657
55658
55659
55660
55661
55662
55663
55664
55665
55666
55667
55668
55669
55670
55671
55672
55673
55674
55675
55676
55677
55678
55679
55680
55681
55682
55683
55684
55685
55686
55687
55688
55689
55690
55691
55692
55693
55694
55695
55696
55697
55698
55699
55700
55701
55702
55703
55704
55705
55706
55707
55708
55709
55710
55711
55712
55713
55714
55715
55716
55717
55718
55719
55720
55721
55722
55723
55724
55725
55726
55727
55728
55729
55730
55731
55732
55733
55734
55735
55736
55737
55738
55739
55740
55741
55742
55743
55744
55745
55746
55747
55748
55749
55750
55751
55752
55753
55754
55755
55756
55757
55758
55759
55760
55761
55762
55763
55764
55765
55766
55767
55768
55769
55770
55771
55772
55773
55774
55775
55776
55777
55778
55779
55780
55781
55782
55783
55784
55785
55786
55787
55788
55789
55790
55791
55792
55793
55794
55795
55796
55797
55798
55799
55800
55801
55802
55803
55804
55805
55806
55807
55808
55809
55810
55811
55812
55813
55814
55815
55816
55817
55818
55819
55820
55821
55822
55823
55824
55825
55826
55827
55828
55829
55830
55831
55832
55833
55834
55835
55836
55837
55838
55839
55840
55841
55842
55843
55844
55845
55846
55847
55848
55849
55850
55851
55852
55853
55854
55855
55856
55857
55858
55859
55860
55861
55862
55863
55864
55865
55866
55867
55868
55869
55870
55871
55872
55873
55874
55875
55876
55877
55878
55879
55880
55881
55882
55883
55884
55885
55886
55887
55888
55889
55890
55891
55892
55893
55894
55895
55896
55897
55898
55899
55900
55901
55902
55903
55904
55905
55906
55907
55908
55909
55910
55911
55912
55913
55914
55915
55916
55917
55918
55919
55920
55921
55922
55923
55924
55925
55926
55927
55928
55929
55930
55931
55932
55933
55934
55935
55936
55937
55938
55939
55940
55941
55942
55943
55944
55945
55946
55947
55948
55949
55950
55951
55952
55953
55954
55955
55956
55957
55958
55959
55960
55961
55962
55963
55964
55965
55966
55967
55968
55969
55970
55971
55972
55973
55974
55975
55976
55977
55978
55979
55980
55981
55982
55983
55984
55985
55986
55987
55988
55989
55990
55991
55992
55993
55994
55995
55996
55997
55998
55999
56000
56001
56002
56003
56004
56005
56006
56007
56008
56009
56010
56011
56012
56013
56014
56015
56016
56017
56018
56019
56020
56021
56022
56023
56024
56025
56026
56027
56028
56029
56030
56031
56032
56033
56034
56035
56036
56037
56038
56039
56040
56041
56042
56043
56044
56045
56046
56047
56048
56049
56050
56051
56052
56053
56054
56055
56056
56057
56058
56059
56060
56061
56062
56063
56064
56065
56066
56067
56068
56069
56070
56071
56072
56073
56074
56075
56076
56077
56078
56079
56080
56081
56082
56083
56084
56085
56086
56087
56088
56089
56090
56091
56092
56093
56094
56095
56096
56097
56098
56099
56100
56101
56102
56103
56104
56105
56106
56107
56108
56109
56110
56111
56112
56113
56114
56115
56116
56117
56118
56119
56120
56121
56122
56123
56124
56125
56126
56127
56128
56129
56130
56131
56132
56133
56134
56135
56136
56137
56138
56139
56140
56141
56142
56143
56144
56145
56146
56147
56148
56149
56150
56151
56152
56153
56154
56155
56156
56157
56158
56159
56160
56161
56162
56163
56164
56165
56166
56167
56168
56169
56170
56171
56172
56173
56174
56175
56176
56177
56178
56179
56180
56181
56182
56183
56184
56185
56186
56187
56188
56189
56190
56191
56192
56193
56194
56195
56196
56197
56198
56199
56200
56201
56202
56203
56204
56205
56206
56207
56208
56209
56210
56211
56212
56213
56214
56215
56216
56217
56218
56219
56220
56221
56222
56223
56224
56225
56226
56227
56228
56229
56230
56231
56232
56233
56234
56235
56236
56237
56238
56239
56240
56241
56242
56243
56244
56245
56246
56247
56248
56249
56250
56251
56252
56253
56254
56255
56256
56257
56258
56259
56260
56261
56262
56263
56264
56265
56266
56267
56268
56269
56270
56271
56272
56273
56274
56275
56276
56277
56278
56279
56280
56281
56282
56283
56284
56285
56286
56287
56288
56289
56290
56291
56292
56293
56294
56295
56296
56297
56298
56299
56300
56301
56302
56303
56304
56305
56306
56307
56308
56309
56310
56311
56312
56313
56314
56315
56316
56317
56318
56319
56320
56321
56322
56323
56324
56325
56326
56327
56328
56329
56330
56331
56332
56333
56334
56335
56336
56337
56338
56339
56340
56341
56342
56343
56344
56345
56346
56347
56348
56349
56350
56351
56352
56353
56354
56355
56356
56357
56358
56359
56360
56361
56362
56363
56364
56365
56366
56367
56368
56369
56370
56371
56372
56373
56374
56375
56376
56377
56378
56379
56380
56381
56382
56383
56384
56385
56386
56387
56388
56389
56390
56391
56392
56393
56394
56395
56396
56397
56398
56399
56400
56401
56402
56403
56404
56405
56406
56407
56408
56409
56410
56411
56412
56413
56414
56415
56416
56417
56418
56419
56420
56421
56422
56423
56424
56425
56426
56427
56428
56429
56430
56431
56432
56433
56434
56435
56436
56437
56438
56439
56440
56441
56442
56443
56444
56445
56446
56447
56448
56449
56450
56451
56452
56453
56454
56455
56456
56457
56458
56459
56460
56461
56462
56463
56464
56465
56466
56467
56468
56469
56470
56471
56472
56473
56474
56475
56476
56477
56478
56479
56480
56481
56482
56483
56484
56485
56486
56487
56488
56489
56490
56491
56492
56493
56494
56495
56496
56497
56498
56499
56500
56501
56502
56503
56504
56505
56506
56507
56508
56509
56510
56511
56512
56513
56514
56515
56516
56517
56518
56519
56520
56521
56522
56523
56524
56525
56526
56527
56528
56529
56530
56531
56532
56533
56534
56535
56536
56537
56538
56539
56540
56541
56542
56543
56544
56545
56546
56547
56548
56549
56550
56551
56552
56553
56554
56555
56556
56557
56558
56559
56560
56561
56562
56563
56564
56565
56566
56567
56568
56569
56570
56571
56572
56573
56574
56575
56576
56577
56578
56579
56580
56581
56582
56583
56584
56585
56586
56587
56588
56589
56590
56591
56592
56593
56594
56595
56596
56597
56598
56599
56600
56601
56602
56603
56604
56605
56606
56607
56608
56609
56610
56611
56612
56613
56614
56615
56616
56617
56618
56619
56620
56621
56622
56623
56624
56625
56626
56627
56628
56629
56630
56631
56632
56633
56634
56635
56636
56637
56638
56639
56640
56641
56642
56643
56644
56645
56646
56647
56648
56649
56650
56651
56652
56653
56654
56655
56656
56657
56658
56659
56660
56661
56662
56663
56664
56665
56666
56667
56668
56669
56670
56671
56672
56673
56674
56675
56676
56677
56678
56679
56680
56681
56682
56683
56684
56685
56686
56687
56688
56689
56690
56691
56692
56693
56694
56695
56696
56697
56698
56699
56700
56701
56702
56703
56704
56705
56706
56707
56708
56709
56710
56711
56712
56713
56714
56715
56716
56717
56718
56719
56720
56721
56722
56723
56724
56725
56726
56727
56728
56729
56730
56731
56732
56733
56734
56735
56736
56737
56738
56739
56740
56741
56742
56743
56744
56745
56746
56747
56748
56749
56750
56751
56752
56753
56754
56755
56756
56757
56758
56759
56760
56761
56762
56763
56764
56765
56766
56767
56768
56769
56770
56771
56772
56773
56774
56775
56776
56777
56778
56779
56780
56781
56782
56783
56784
56785
56786
56787
56788
56789
56790
56791
56792
56793
56794
56795
56796
56797
56798
56799
56800
56801
56802
56803
56804
56805
56806
56807
56808
56809
56810
56811
56812
56813
56814
56815
56816
56817
56818
56819
56820
56821
56822
56823
56824
56825
56826
56827
56828
56829
56830
56831
56832
56833
56834
56835
56836
56837
56838
56839
56840
56841
56842
56843
56844
56845
56846
56847
56848
56849
56850
56851
56852
56853
56854
56855
56856
56857
56858
56859
56860
56861
56862
56863
56864
56865
56866
56867
56868
56869
56870
56871
56872
56873
56874
56875
56876
56877
56878
56879
56880
56881
56882
56883
56884
56885
56886
56887
56888
56889
56890
56891
56892
56893
56894
56895
56896
56897
56898
56899
56900
56901
56902
56903
56904
56905
56906
56907
56908
56909
56910
56911
56912
56913
56914
56915
56916
56917
56918
56919
56920
56921
56922
56923
56924
56925
56926
56927
56928
56929
56930
56931
56932
56933
56934
56935
56936
56937
56938
56939
56940
56941
56942
56943
56944
56945
56946
56947
56948
56949
56950
56951
56952
56953
56954
56955
56956
56957
56958
56959
56960
56961
56962
56963
56964
56965
56966
56967
56968
56969
56970
56971
56972
56973
56974
56975
56976
56977
56978
56979
56980
56981
56982
56983
56984
56985
56986
56987
56988
56989
56990
56991
56992
56993
56994
56995
56996
56997
56998
56999
57000
57001
57002
57003
57004
57005
57006
57007
57008
57009
57010
57011
57012
57013
57014
57015
57016
57017
57018
57019
57020
57021
57022
57023
57024
57025
57026
57027
57028
57029
57030
57031
57032
57033
57034
57035
57036
57037
57038
57039
57040
57041
57042
57043
57044
57045
57046
57047
57048
57049
57050
57051
57052
57053
57054
57055
57056
57057
57058
57059
57060
57061
57062
57063
57064
57065
57066
57067
57068
57069
57070
57071
57072
57073
57074
57075
57076
57077
57078
57079
57080
57081
57082
57083
57084
57085
57086
57087
57088
57089
57090
57091
57092
57093
57094
57095
57096
57097
57098
57099
57100
57101
57102
57103
57104
57105
57106
57107
57108
57109
57110
57111
57112
57113
57114
57115
57116
57117
57118
57119
57120
57121
57122
57123
57124
57125
57126
57127
57128
57129
57130
57131
57132
57133
57134
57135
57136
57137
57138
57139
57140
57141
57142
57143
57144
57145
57146
57147
57148
57149
57150
57151
57152
57153
57154
57155
57156
57157
57158
57159
57160
57161
57162
57163
57164
57165
57166
57167
57168
57169
57170
57171
57172
57173
57174
57175
57176
57177
57178
57179
57180
57181
57182
57183
57184
57185
57186
57187
57188
57189
57190
57191
57192
57193
57194
57195
57196
57197
57198
57199
57200
57201
57202
57203
57204
57205
57206
57207
57208
57209
57210
57211
57212
57213
57214
57215
57216
57217
57218
57219
57220
57221
57222
57223
57224
57225
57226
57227
57228
57229
57230
57231
57232
57233
57234
57235
57236
57237
57238
57239
57240
57241
57242
57243
57244
57245
57246
57247
57248
57249
57250
57251
57252
57253
57254
57255
57256
57257
57258
57259
57260
57261
57262
57263
57264
57265
57266
57267
57268
57269
57270
57271
57272
57273
57274
57275
57276
57277
57278
57279
57280
57281
57282
57283
57284
57285
57286
57287
57288
57289
57290
57291
57292
57293
57294
57295
57296
57297
57298
57299
57300
57301
57302
57303
57304
57305
57306
57307
57308
57309
57310
57311
57312
57313
57314
57315
57316
57317
57318
57319
57320
57321
57322
57323
57324
57325
57326
57327
57328
57329
57330
57331
57332
57333
57334
57335
57336
57337
57338
57339
57340
57341
57342
57343
57344
57345
57346
57347
57348
57349
57350
57351
57352
57353
57354
57355
57356
57357
57358
57359
57360
57361
57362
57363
57364
57365
57366
57367
57368
57369
57370
57371
57372
57373
57374
57375
57376
57377
57378
57379
57380
57381
57382
57383
57384
57385
57386
57387
57388
57389
57390
57391
57392
57393
57394
57395
57396
57397
57398
57399
57400
57401
57402
57403
57404
57405
57406
57407
57408
57409
57410
57411
57412
57413
57414
57415
57416
57417
57418
57419
57420
57421
57422
57423
57424
57425
57426
57427
57428
57429
57430
57431
57432
57433
57434
57435
57436
57437
57438
57439
57440
57441
57442
57443
57444
57445
57446
57447
57448
57449
57450
57451
57452
57453
57454
57455
57456
57457
57458
57459
57460
57461
57462
57463
57464
57465
57466
57467
57468
57469
57470
57471
57472
57473
57474
57475
57476
57477
57478
57479
57480
57481
57482
57483
57484
57485
57486
57487
57488
57489
57490
57491
57492
57493
57494
57495
57496
57497
57498
57499
57500
57501
57502
57503
57504
57505
57506
57507
57508
57509
57510
57511
57512
57513
57514
57515
57516
57517
57518
57519
57520
57521
57522
57523
57524
57525
57526
57527
57528
57529
57530
57531
57532
57533
57534
57535
57536
57537
57538
57539
57540
57541
57542
57543
57544
57545
57546
57547
57548
57549
57550
57551
57552
57553
57554
57555
57556
57557
57558
57559
57560
57561
57562
57563
57564
57565
57566
57567
57568
57569
57570
57571
57572
57573
57574
57575
57576
57577
57578
57579
57580
57581
57582
57583
57584
57585
57586
57587
57588
57589
57590
57591
57592
57593
57594
57595
57596
57597
57598
57599
57600
57601
57602
57603
57604
57605
57606
57607
57608
57609
57610
57611
57612
57613
57614
57615
57616
57617
57618
57619
57620
57621
57622
57623
57624
57625
57626
57627
57628
57629
57630
57631
57632
57633
57634
57635
57636
57637
57638
57639
57640
57641
57642
57643
57644
57645
57646
57647
57648
57649
57650
57651
57652
57653
57654
57655
57656
57657
57658
57659
57660
57661
57662
57663
57664
57665
57666
57667
57668
57669
57670
57671
57672
57673
57674
57675
57676
57677
57678
57679
57680
57681
57682
57683
57684
57685
57686
57687
57688
57689
57690
57691
57692
57693
57694
57695
57696
57697
57698
57699
57700
57701
57702
57703
57704
57705
57706
57707
57708
57709
57710
57711
57712
57713
57714
57715
57716
57717
57718
57719
57720
57721
57722
57723
57724
57725
57726
57727
57728
57729
57730
57731
57732
57733
57734
57735
57736
57737
57738
57739
57740
57741
57742
57743
57744
57745
57746
57747
57748
57749
57750
57751
57752
57753
57754
57755
57756
57757
57758
57759
57760
57761
57762
57763
57764
57765
57766
57767
57768
57769
57770
57771
57772
57773
57774
57775
57776
57777
57778
57779
57780
57781
57782
57783
57784
57785
57786
57787
57788
57789
57790
57791
57792
57793
57794
57795
57796
57797
57798
57799
57800
57801
57802
57803
57804
57805
57806
57807
57808
57809
57810
57811
57812
57813
57814
57815
57816
57817
57818
57819
57820
57821
57822
57823
57824
57825
57826
57827
57828
57829
57830
57831
57832
57833
57834
57835
57836
57837
57838
57839
57840
57841
57842
57843
57844
57845
57846
57847
57848
57849
57850
57851
57852
57853
57854
57855
57856
57857
57858
57859
57860
57861
57862
57863
57864
57865
57866
57867
57868
57869
57870
57871
57872
57873
57874
57875
57876
57877
57878
57879
57880
57881
57882
57883
57884
57885
57886
57887
57888
57889
57890
57891
57892
57893
57894
57895
57896
57897
57898
57899
57900
57901
57902
57903
57904
57905
57906
57907
57908
57909
57910
57911
57912
57913
57914
57915
57916
57917
57918
57919
57920
57921
57922
57923
57924
57925
57926
57927
57928
57929
57930
57931
57932
57933
57934
57935
57936
57937
57938
57939
57940
57941
57942
57943
57944
57945
57946
57947
57948
57949
57950
57951
57952
57953
57954
57955
57956
57957
57958
57959
57960
57961
57962
57963
57964
57965
57966
57967
57968
57969
57970
57971
57972
57973
57974
57975
57976
57977
57978
57979
57980
57981
57982
57983
57984
57985
57986
57987
57988
57989
57990
57991
57992
57993
57994
57995
57996
57997
57998
57999
58000
58001
58002
58003
58004
58005
58006
58007
58008
58009
58010
58011
58012
58013
58014
58015
58016
58017
58018
58019
58020
58021
58022
58023
58024
58025
58026
58027
58028
58029
58030
58031
58032
58033
58034
58035
58036
58037
58038
58039
58040
58041
58042
58043
58044
58045
58046
58047
58048
58049
58050
58051
58052
58053
58054
58055
58056
58057
58058
58059
58060
58061
58062
58063
58064
58065
58066
58067
58068
58069
58070
58071
58072
58073
58074
58075
58076
58077
58078
58079
58080
58081
58082
58083
58084
58085
58086
58087
58088
58089
58090
58091
58092
58093
58094
58095
58096
58097
58098
58099
58100
58101
58102
58103
58104
58105
58106
58107
58108
58109
58110
58111
58112
58113
58114
58115
58116
58117
58118
58119
58120
58121
58122
58123
58124
58125
58126
58127
58128
58129
58130
58131
58132
58133
58134
58135
58136
58137
58138
58139
58140
58141
58142
58143
58144
58145
58146
58147
58148
58149
58150
58151
58152
58153
58154
58155
58156
58157
58158
58159
58160
58161
58162
58163
58164
58165
58166
58167
58168
58169
58170
58171
58172
58173
58174
58175
58176
58177
58178
58179
58180
58181
58182
58183
58184
58185
58186
58187
58188
58189
58190
58191
58192
58193
58194
58195
58196
58197
58198
58199
58200
58201
58202
58203
58204
58205
58206
58207
58208
58209
58210
58211
58212
58213
58214
58215
58216
58217
58218
58219
58220
58221
58222
58223
58224
58225
58226
58227
58228
58229
58230
58231
58232
58233
58234
58235
58236
58237
58238
58239
58240
58241
58242
58243
58244
58245
58246
58247
58248
58249
58250
58251
58252
58253
58254
58255
58256
58257
58258
58259
58260
58261
58262
58263
58264
58265
58266
58267
58268
58269
58270
58271
58272
58273
58274
58275
58276
58277
58278
58279
58280
58281
58282
58283
58284
58285
58286
58287
58288
58289
58290
58291
58292
58293
58294
58295
58296
58297
58298
58299
58300
58301
58302
58303
58304
58305
58306
58307
58308
58309
58310
58311
58312
58313
58314
58315
58316
58317
58318
58319
58320
58321
58322
58323
58324
58325
58326
58327
58328
58329
58330
58331
58332
58333
58334
58335
58336
58337
58338
58339
58340
58341
58342
58343
58344
58345
58346
58347
58348
58349
58350
58351
58352
58353
58354
58355
58356
58357
58358
58359
58360
58361
58362
58363
58364
58365
58366
58367
58368
58369
58370
58371
58372
58373
58374
58375
58376
58377
58378
58379
58380
58381
58382
58383
58384
58385
58386
58387
58388
58389
58390
58391
58392
58393
58394
58395
58396
58397
58398
58399
58400
58401
58402
58403
58404
58405
58406
58407
58408
58409
58410
58411
58412
58413
58414
58415
58416
58417
58418
58419
58420
58421
58422
58423
58424
58425
58426
58427
58428
58429
58430
58431
58432
58433
58434
58435
58436
58437
58438
58439
58440
58441
58442
58443
58444
58445
58446
58447
58448
58449
58450
58451
58452
58453
58454
58455
58456
58457
58458
58459
58460
58461
58462
58463
58464
58465
58466
58467
58468
58469
58470
58471
58472
58473
58474
58475
58476
58477
58478
58479
58480
58481
58482
58483
58484
58485
58486
58487
58488
58489
58490
58491
58492
58493
58494
58495
58496
58497
58498
58499
58500
58501
58502
58503
58504
58505
58506
58507
58508
58509
58510
58511
58512
58513
58514
58515
58516
58517
58518
58519
58520
58521
58522
58523
58524
58525
58526
58527
58528
58529
58530
58531
58532
58533
58534
58535
58536
58537
58538
58539
58540
58541
58542
58543
58544
58545
58546
58547
58548
58549
58550
58551
58552
58553
58554
58555
58556
58557
58558
58559
58560
58561
58562
58563
58564
58565
58566
58567
58568
58569
58570
58571
58572
58573
58574
58575
58576
58577
58578
58579
58580
58581
58582
58583
58584
58585
58586
58587
58588
58589
58590
58591
58592
58593
58594
58595
58596
58597
58598
58599
58600
58601
58602
58603
58604
58605
58606
58607
58608
58609
58610
58611
58612
58613
58614
58615
58616
58617
58618
58619
58620
58621
58622
58623
58624
58625
58626
58627
58628
58629
58630
58631
58632
58633
58634
58635
58636
58637
58638
58639
58640
58641
58642
58643
58644
58645
58646
58647
58648
58649
58650
58651
58652
58653
58654
58655
58656
58657
58658
58659
58660
58661
58662
58663
58664
58665
58666
58667
58668
58669
58670
58671
58672
58673
58674
58675
58676
58677
58678
58679
58680
58681
58682
58683
58684
58685
58686
58687
58688
58689
58690
58691
58692
58693
58694
58695
58696
58697
58698
58699
58700
58701
58702
58703
58704
58705
58706
58707
58708
58709
58710
58711
58712
58713
58714
58715
58716
58717
58718
58719
58720
58721
58722
58723
58724
58725
58726
58727
58728
58729
58730
58731
58732
58733
58734
58735
58736
58737
58738
58739
58740
58741
58742
58743
58744
58745
58746
58747
58748
58749
58750
58751
58752
58753
58754
58755
58756
58757
58758
58759
58760
58761
58762
58763
58764
58765
58766
58767
58768
58769
58770
58771
58772
58773
58774
58775
58776
58777
58778
58779
58780
58781
58782
58783
58784
58785
58786
58787
58788
58789
58790
58791
58792
58793
58794
58795
58796
58797
58798
58799
58800
58801
58802
58803
58804
58805
58806
58807
58808
58809
58810
58811
58812
58813
58814
58815
58816
58817
58818
58819
58820
58821
58822
58823
58824
58825
58826
58827
58828
58829
58830
58831
58832
58833
58834
58835
58836
58837
58838
58839
58840
58841
58842
58843
58844
58845
58846
58847
58848
58849
58850
58851
58852
58853
58854
58855
58856
58857
58858
58859
58860
58861
58862
58863
58864
58865
58866
58867
58868
58869
58870
58871
58872
58873
58874
58875
58876
58877
58878
58879
58880
58881
58882
58883
58884
58885
58886
58887
58888
58889
58890
58891
58892
58893
58894
58895
58896
58897
58898
58899
58900
58901
58902
58903
58904
58905
58906
58907
58908
58909
58910
58911
58912
58913
58914
58915
58916
58917
58918
58919
58920
58921
58922
58923
58924
58925
58926
58927
58928
58929
58930
58931
58932
58933
58934
58935
58936
58937
58938
58939
58940
58941
58942
58943
58944
58945
58946
58947
58948
58949
58950
58951
58952
58953
58954
58955
58956
58957
58958
58959
58960
58961
58962
58963
58964
58965
58966
58967
58968
58969
58970
58971
58972
58973
58974
58975
58976
58977
58978
58979
58980
58981
58982
58983
58984
58985
58986
58987
58988
58989
58990
58991
58992
58993
58994
58995
58996
58997
58998
58999
59000
59001
59002
59003
59004
59005
59006
59007
59008
59009
59010
59011
59012
59013
59014
59015
59016
59017
59018
59019
59020
59021
59022
59023
59024
59025
59026
59027
59028
59029
59030
59031
59032
59033
59034
59035
59036
59037
59038
59039
59040
59041
59042
59043
59044
59045
59046
59047
59048
59049
59050
59051
59052
59053
59054
59055
59056
59057
59058
59059
59060
59061
59062
59063
59064
59065
59066
59067
59068
59069
59070
59071
59072
59073
59074
59075
59076
59077
59078
59079
59080
59081
59082
59083
59084
59085
59086
59087
59088
59089
59090
59091
59092
59093
59094
59095
59096
59097
59098
59099
59100
59101
59102
59103
59104
59105
59106
59107
59108
59109
59110
59111
59112
59113
59114
59115
59116
59117
59118
59119
59120
59121
59122
59123
59124
59125
59126
59127
59128
59129
59130
59131
59132
59133
59134
59135
59136
59137
59138
59139
59140
59141
59142
59143
59144
59145
59146
59147
59148
59149
59150
59151
59152
59153
59154
59155
59156
59157
59158
59159
59160
59161
59162
59163
59164
59165
59166
59167
59168
59169
59170
59171
59172
59173
59174
59175
59176
59177
59178
59179
59180
59181
59182
59183
59184
59185
59186
59187
59188
59189
59190
59191
59192
59193
59194
59195
59196
59197
59198
59199
59200
59201
59202
59203
59204
59205
59206
59207
59208
59209
59210
59211
59212
59213
59214
59215
59216
59217
59218
59219
59220
59221
59222
59223
59224
59225
59226
59227
59228
59229
59230
59231
59232
59233
59234
59235
59236
59237
59238
59239
59240
59241
59242
59243
59244
59245
59246
59247
59248
59249
59250
59251
59252
59253
59254
59255
59256
59257
59258
59259
59260
59261
59262
59263
59264
59265
59266
59267
59268
59269
59270
59271
59272
59273
59274
59275
59276
59277
59278
59279
59280
59281
59282
59283
59284
59285
59286
59287
59288
59289
59290
59291
59292
59293
59294
59295
59296
59297
59298
59299
59300
59301
59302
59303
59304
59305
59306
59307
59308
59309
59310
59311
59312
59313
59314
59315
59316
59317
59318
59319
59320
59321
59322
59323
59324
59325
59326
59327
59328
59329
59330
59331
59332
59333
59334
59335
59336
59337
59338
59339
59340
59341
59342
59343
59344
59345
59346
59347
59348
59349
59350
59351
59352
59353
59354
59355
59356
59357
59358
59359
59360
59361
59362
59363
59364
59365
59366
59367
59368
59369
59370
59371
59372
59373
59374
59375
59376
59377
59378
59379
59380
59381
59382
59383
59384
59385
59386
59387
59388
59389
59390
59391
59392
59393
59394
59395
59396
59397
59398
59399
59400
59401
59402
59403
59404
59405
59406
59407
59408
59409
59410
59411
59412
59413
59414
59415
59416
59417
59418
59419
59420
59421
59422
59423
59424
59425
59426
59427
59428
59429
59430
59431
59432
59433
59434
59435
59436
59437
59438
59439
59440
59441
59442
59443
59444
59445
59446
59447
59448
59449
59450
59451
59452
59453
59454
59455
59456
59457
59458
59459
59460
59461
59462
59463
59464
59465
59466
59467
59468
59469
59470
59471
59472
59473
59474
59475
59476
59477
59478
59479
59480
59481
59482
59483
59484
59485
59486
59487
59488
59489
59490
59491
59492
59493
59494
59495
59496
59497
59498
59499
59500
59501
59502
59503
59504
59505
59506
59507
59508
59509
59510
59511
59512
59513
59514
59515
59516
59517
59518
59519
59520
59521
59522
59523
59524
59525
59526
59527
59528
59529
59530
59531
59532
59533
59534
59535
59536
59537
59538
59539
59540
59541
59542
59543
59544
59545
59546
59547
59548
59549
59550
59551
59552
59553
59554
59555
59556
59557
59558
59559
59560
59561
59562
59563
59564
59565
59566
59567
59568
59569
59570
59571
59572
59573
59574
59575
59576
59577
59578
59579
59580
59581
59582
59583
59584
59585
59586
59587
59588
59589
59590
59591
59592
59593
59594
59595
59596
59597
59598
59599
59600
59601
59602
59603
59604
59605
59606
59607
59608
59609
59610
59611
59612
59613
59614
59615
59616
59617
59618
59619
59620
59621
59622
59623
59624
59625
59626
59627
59628
59629
59630
59631
59632
59633
59634
59635
59636
59637
59638
59639
59640
59641
59642
59643
59644
59645
59646
59647
59648
59649
59650
59651
59652
59653
59654
59655
59656
59657
59658
59659
59660
59661
59662
59663
59664
59665
59666
59667
59668
59669
59670
59671
59672
59673
59674
59675
59676
59677
59678
59679
59680
59681
59682
59683
59684
59685
59686
59687
59688
59689
59690
59691
59692
59693
59694
59695
59696
59697
59698
59699
59700
59701
59702
59703
59704
59705
59706
59707
59708
59709
59710
59711
59712
59713
59714
59715
59716
59717
59718
59719
59720
59721
59722
59723
59724
59725
59726
59727
59728
59729
59730
59731
59732
59733
59734
59735
59736
59737
59738
59739
59740
59741
59742
59743
59744
59745
59746
59747
59748
59749
59750
59751
59752
59753
59754
59755
59756
59757
59758
59759
59760
59761
59762
59763
59764
59765
59766
59767
59768
59769
59770
59771
59772
59773
59774
59775
59776
59777
59778
59779
59780
59781
59782
59783
59784
59785
59786
59787
59788
59789
59790
59791
59792
59793
59794
59795
59796
59797
59798
59799
59800
59801
59802
59803
59804
59805
59806
59807
59808
59809
59810
59811
59812
59813
59814
59815
59816
59817
59818
59819
59820
59821
59822
59823
59824
59825
59826
59827
59828
59829
59830
59831
59832
59833
59834
59835
59836
59837
59838
59839
59840
59841
59842
59843
59844
59845
59846
59847
59848
59849
59850
59851
59852
59853
59854
59855
59856
59857
59858
59859
59860
59861
59862
59863
59864
59865
59866
59867
59868
59869
59870
59871
59872
59873
59874
59875
59876
59877
59878
59879
59880
59881
59882
59883
59884
59885
59886
59887
59888
59889
59890
59891
59892
59893
59894
59895
59896
59897
59898
59899
59900
59901
59902
59903
59904
59905
59906
59907
59908
59909
59910
59911
59912
59913
59914
59915
59916
59917
59918
59919
59920
59921
59922
59923
59924
59925
59926
59927
59928
59929
59930
59931
59932
59933
59934
59935
59936
59937
59938
59939
59940
59941
59942
59943
59944
59945
59946
59947
59948
59949
59950
59951
59952
59953
59954
59955
59956
59957
59958
59959
59960
59961
59962
59963
59964
59965
59966
59967
59968
59969
59970
59971
59972
59973
59974
59975
59976
59977
59978
59979
59980
59981
59982
59983
59984
59985
59986
59987
59988
59989
59990
59991
59992
59993
59994
59995
59996
59997
59998
59999
60000
60001
60002
60003
60004
60005
60006
60007
60008
60009
60010
60011
60012
60013
60014
60015
60016
60017
60018
60019
60020
60021
60022
60023
60024
60025
60026
60027
60028
60029
60030
60031
60032
60033
60034
60035
60036
60037
60038
60039
60040
60041
60042
60043
60044
60045
60046
60047
60048
60049
60050
60051
60052
60053
60054
60055
60056
60057
60058
60059
60060
60061
60062
60063
60064
60065
60066
60067
60068
60069
60070
60071
60072
60073
60074
60075
60076
60077
60078
60079
60080
60081
60082
60083
60084
60085
60086
60087
60088
60089
60090
60091
60092
60093
60094
60095
60096
60097
60098
60099
60100
60101
60102
60103
60104
60105
60106
60107
60108
60109
60110
60111
60112
60113
60114
60115
60116
60117
60118
60119
60120
60121
60122
60123
60124
60125
60126
60127
60128
60129
60130
60131
60132
60133
60134
60135
60136
60137
60138
60139
60140
60141
60142
60143
60144
60145
60146
60147
60148
60149
60150
60151
60152
60153
60154
60155
60156
60157
60158
60159
60160
60161
60162
60163
60164
60165
60166
60167
60168
60169
60170
60171
60172
60173
60174
60175
60176
60177
60178
60179
60180
60181
60182
60183
60184
60185
60186
60187
60188
60189
60190
60191
60192
60193
60194
60195
60196
60197
60198
60199
60200
60201
60202
60203
60204
60205
60206
60207
60208
60209
60210
60211
60212
60213
60214
60215
60216
60217
60218
60219
60220
60221
60222
60223
60224
60225
60226
60227
60228
60229
60230
60231
60232
60233
60234
60235
60236
60237
60238
60239
60240
60241
60242
60243
60244
60245
60246
60247
60248
60249
60250
60251
60252
60253
60254
60255
60256
60257
60258
60259
60260
60261
60262
60263
60264
60265
60266
60267
60268
60269
60270
60271
60272
60273
60274
60275
60276
60277
60278
60279
60280
60281
60282
60283
60284
60285
60286
60287
60288
60289
60290
60291
60292
60293
60294
60295
60296
60297
60298
60299
60300
60301
60302
60303
60304
60305
60306
60307
60308
60309
60310
60311
60312
60313
60314
60315
60316
60317
60318
60319
60320
60321
60322
60323
60324
60325
60326
60327
60328
60329
60330
60331
60332
60333
60334
60335
60336
60337
60338
60339
60340
60341
60342
60343
60344
60345
60346
60347
60348
60349
60350
60351
60352
60353
60354
60355
60356
60357
60358
60359
60360
60361
60362
60363
60364
60365
60366
60367
60368
60369
60370
60371
60372
60373
60374
60375
60376
60377
60378
60379
60380
60381
60382
60383
60384
60385
60386
60387
60388
60389
60390
60391
60392
60393
60394
60395
60396
60397
60398
60399
60400
60401
60402
60403
60404
60405
60406
60407
60408
60409
60410
60411
60412
60413
60414
60415
60416
60417
60418
60419
60420
60421
60422
60423
60424
60425
60426
60427
60428
60429
60430
60431
60432
60433
60434
60435
60436
60437
60438
60439
60440
60441
60442
60443
60444
60445
60446
60447
60448
60449
60450
60451
60452
60453
60454
60455
60456
60457
60458
60459
60460
60461
60462
60463
60464
60465
60466
60467
60468
60469
60470
60471
60472
60473
60474
60475
60476
60477
60478
60479
60480
60481
60482
60483
60484
60485
60486
60487
60488
60489
60490
60491
60492
60493
60494
60495
60496
60497
60498
60499
60500
60501
60502
60503
60504
60505
60506
60507
60508
60509
60510
60511
60512
60513
60514
60515
60516
60517
60518
60519
60520
60521
60522
60523
60524
60525
60526
60527
60528
60529
60530
60531
60532
60533
60534
60535
60536
60537
60538
60539
60540
60541
60542
60543
60544
60545
60546
60547
60548
60549
60550
60551
60552
60553
60554
60555
60556
60557
60558
60559
60560
60561
60562
60563
60564
60565
60566
60567
60568
60569
60570
60571
60572
60573
60574
60575
60576
60577
60578
60579
60580
60581
60582
60583
60584
60585
60586
60587
60588
60589
60590
60591
60592
60593
60594
60595
60596
60597
60598
60599
60600
60601
60602
60603
60604
60605
60606
60607
60608
60609
60610
60611
60612
60613
60614
60615
60616
60617
60618
60619
60620
60621
60622
60623
60624
60625
60626
60627
60628
60629
60630
60631
60632
60633
60634
60635
60636
60637
60638
60639
60640
60641
60642
60643
60644
60645
60646
60647
60648
60649
60650
60651
60652
60653
60654
60655
60656
60657
60658
60659
60660
60661
60662
60663
60664
60665
60666
60667
60668
60669
60670
60671
60672
60673
60674
60675
60676
60677
60678
60679
60680
60681
60682
60683
60684
60685
60686
60687
60688
60689
60690
60691
60692
60693
60694
60695
60696
60697
60698
60699
60700
60701
60702
60703
60704
60705
60706
60707
60708
60709
60710
60711
60712
60713
60714
60715
60716
60717
60718
60719
60720
60721
60722
60723
60724
60725
60726
60727
60728
60729
60730
60731
60732
60733
60734
60735
60736
60737
60738
60739
60740
60741
60742
60743
60744
60745
60746
60747
60748
60749
60750
60751
60752
60753
60754
60755
60756
60757
60758
60759
60760
60761
60762
60763
60764
60765
60766
60767
60768
60769
60770
60771
60772
60773
60774
60775
60776
60777
60778
60779
60780
60781
60782
60783
60784
60785
60786
60787
60788
60789
60790
60791
60792
60793
60794
60795
60796
60797
60798
60799
60800
60801
60802
60803
60804
60805
60806
60807
60808
60809
60810
60811
60812
60813
60814
60815
60816
60817
60818
60819
60820
60821
60822
60823
60824
60825
60826
60827
60828
60829
60830
60831
60832
60833
60834
60835
60836
60837
60838
60839
60840
60841
60842
60843
60844
60845
60846
60847
60848
60849
60850
60851
60852
60853
60854
60855
60856
60857
60858
60859
60860
60861
60862
60863
60864
60865
60866
60867
60868
60869
60870
60871
60872
60873
60874
60875
60876
60877
60878
60879
60880
60881
60882
60883
60884
60885
60886
60887
60888
60889
60890
60891
60892
60893
60894
60895
60896
60897
60898
60899
60900
60901
60902
60903
60904
60905
60906
60907
60908
60909
60910
60911
60912
60913
60914
60915
60916
60917
60918
60919
60920
60921
60922
60923
60924
60925
60926
60927
60928
60929
60930
60931
60932
60933
60934
60935
60936
60937
60938
60939
60940
60941
60942
60943
60944
60945
60946
60947
60948
60949
60950
60951
60952
60953
60954
60955
60956
60957
60958
60959
60960
60961
60962
60963
60964
60965
60966
60967
60968
60969
60970
60971
60972
60973
60974
60975
60976
60977
60978
60979
60980
60981
60982
60983
60984
60985
60986
60987
60988
60989
60990
60991
60992
60993
60994
60995
60996
60997
60998
60999
61000
61001
61002
61003
61004
61005
61006
61007
61008
61009
61010
61011
61012
61013
61014
61015
61016
61017
61018
61019
61020
61021
61022
61023
61024
61025
61026
61027
61028
61029
61030
61031
61032
61033
61034
61035
61036
61037
61038
61039
61040
61041
61042
61043
61044
61045
61046
61047
61048
61049
61050
61051
61052
61053
61054
61055
61056
61057
61058
61059
61060
61061
61062
61063
61064
61065
61066
61067
61068
61069
61070
61071
61072
61073
61074
61075
61076
61077
61078
61079
61080
61081
61082
61083
61084
61085
61086
61087
61088
61089
61090
61091
61092
61093
61094
61095
61096
61097
61098
61099
61100
61101
61102
61103
61104
61105
61106
61107
61108
61109
61110
61111
61112
61113
61114
61115
61116
61117
61118
61119
61120
61121
61122
61123
61124
61125
61126
61127
61128
61129
61130
61131
61132
61133
61134
61135
61136
61137
61138
61139
61140
61141
61142
61143
61144
61145
61146
61147
61148
61149
61150
61151
61152
61153
61154
61155
61156
61157
61158
61159
61160
61161
61162
61163
61164
61165
61166
61167
61168
61169
61170
61171
61172
61173
61174
61175
61176
61177
61178
61179
61180
61181
61182
61183
61184
61185
61186
61187
61188
61189
61190
61191
61192
61193
61194
61195
61196
61197
61198
61199
61200
61201
61202
61203
61204
61205
61206
61207
61208
61209
61210
61211
61212
61213
61214
61215
61216
61217
61218
61219
61220
61221
61222
61223
61224
61225
61226
61227
61228
61229
61230
61231
61232
61233
61234
61235
61236
61237
61238
61239
61240
61241
61242
61243
61244
61245
61246
61247
61248
61249
61250
61251
61252
61253
61254
61255
61256
61257
61258
61259
61260
61261
61262
61263
61264
61265
61266
61267
61268
61269
61270
61271
61272
61273
61274
61275
61276
61277
61278
61279
61280
61281
61282
61283
61284
61285
61286
61287
61288
61289
61290
61291
61292
61293
61294
61295
61296
61297
61298
61299
61300
61301
61302
61303
61304
61305
61306
61307
61308
61309
61310
61311
61312
61313
61314
61315
61316
61317
61318
61319
61320
61321
61322
61323
61324
61325
61326
61327
61328
61329
61330
61331
61332
61333
61334
61335
61336
61337
61338
61339
61340
61341
61342
61343
61344
61345
61346
61347
61348
61349
61350
61351
61352
61353
61354
61355
61356
61357
61358
61359
61360
61361
61362
61363
61364
61365
61366
61367
61368
61369
61370
61371
61372
61373
61374
61375
61376
61377
61378
61379
61380
61381
61382
61383
61384
61385
61386
61387
61388
61389
61390
61391
61392
61393
61394
61395
61396
61397
61398
61399
61400
61401
61402
61403
61404
61405
61406
61407
61408
61409
61410
61411
61412
61413
61414
61415
61416
61417
61418
61419
61420
61421
61422
61423
61424
61425
61426
61427
61428
61429
61430
61431
61432
61433
61434
61435
61436
61437
61438
61439
61440
61441
61442
61443
61444
61445
61446
61447
61448
61449
61450
61451
61452
61453
61454
61455
61456
61457
61458
61459
61460
61461
61462
61463
61464
61465
61466
61467
61468
61469
61470
61471
61472
61473
61474
61475
61476
61477
61478
61479
61480
61481
61482
61483
61484
61485
61486
61487
61488
61489
61490
61491
61492
61493
61494
61495
61496
61497
61498
61499
61500
61501
61502
61503
61504
61505
61506
61507
61508
61509
61510
61511
61512
61513
61514
61515
61516
61517
61518
61519
61520
61521
61522
61523
61524
61525
61526
61527
61528
61529
61530
61531
61532
61533
61534
61535
61536
61537
61538
61539
61540
61541
61542
61543
61544
61545
61546
61547
61548
61549
61550
61551
61552
61553
61554
61555
61556
61557
61558
61559
61560
61561
61562
61563
61564
61565
61566
61567
61568
61569
61570
61571
61572
61573
61574
61575
61576
61577
61578
61579
61580
61581
61582
61583
61584
61585
61586
61587
61588
61589
61590
61591
61592
61593
61594
61595
61596
61597
61598
61599
61600
61601
61602
61603
61604
61605
61606
61607
61608
61609
61610
61611
61612
61613
61614
61615
61616
61617
61618
61619
61620
61621
61622
61623
61624
61625
61626
61627
61628
61629
61630
61631
61632
61633
61634
61635
61636
61637
61638
61639
61640
61641
61642
61643
61644
61645
61646
61647
61648
61649
61650
61651
61652
61653
61654
61655
61656
61657
61658
61659
61660
61661
61662
61663
61664
61665
61666
61667
61668
61669
61670
61671
61672
61673
61674
61675
61676
61677
61678
61679
61680
61681
61682
61683
61684
61685
61686
61687
61688
61689
61690
61691
61692
61693
61694
61695
61696
61697
61698
61699
61700
61701
61702
61703
61704
61705
61706
61707
61708
61709
61710
61711
61712
61713
61714
61715
61716
61717
61718
61719
61720
61721
61722
61723
61724
61725
61726
61727
61728
61729
61730
61731
61732
61733
61734
61735
61736
61737
61738
61739
61740
61741
61742
61743
61744
61745
61746
61747
61748
61749
61750
61751
61752
61753
61754
61755
61756
61757
61758
61759
61760
61761
61762
61763
61764
61765
61766
61767
61768
61769
61770
61771
61772
61773
61774
61775
61776
61777
61778
61779
61780
61781
61782
61783
61784
61785
61786
61787
61788
61789
61790
61791
61792
61793
61794
61795
61796
61797
61798
61799
61800
61801
61802
61803
61804
61805
61806
61807
61808
61809
61810
61811
61812
61813
61814
61815
61816
61817
61818
61819
61820
61821
61822
61823
61824
61825
61826
61827
61828
61829
61830
61831
61832
61833
61834
61835
61836
61837
61838
61839
61840
61841
61842
61843
61844
61845
61846
61847
61848
61849
61850
61851
61852
61853
61854
61855
61856
61857
61858
61859
61860
61861
61862
61863
61864
61865
61866
61867
61868
61869
61870
61871
61872
61873
61874
61875
61876
61877
61878
61879
61880
61881
61882
61883
61884
61885
61886
61887
61888
61889
61890
61891
61892
61893
61894
61895
61896
61897
61898
61899
61900
61901
61902
61903
61904
61905
61906
61907
61908
61909
61910
61911
61912
61913
61914
61915
61916
61917
61918
61919
61920
61921
61922
61923
61924
61925
61926
61927
61928
61929
61930
61931
61932
61933
61934
61935
61936
61937
61938
61939
61940
61941
61942
61943
61944
61945
61946
61947
61948
61949
61950
61951
61952
61953
61954
61955
61956
61957
61958
61959
61960
61961
61962
61963
61964
61965
61966
61967
61968
61969
61970
61971
61972
61973
61974
61975
61976
61977
61978
61979
61980
61981
61982
61983
61984
61985
61986
61987
61988
61989
61990
61991
61992
61993
61994
61995
61996
61997
61998
61999
62000
62001
62002
62003
62004
62005
62006
62007
62008
62009
62010
62011
62012
62013
62014
62015
62016
62017
62018
62019
62020
62021
62022
62023
62024
62025
62026
62027
62028
62029
62030
62031
62032
62033
62034
62035
62036
62037
62038
62039
62040
62041
62042
62043
62044
62045
62046
62047
62048
62049
62050
62051
62052
62053
62054
62055
62056
62057
62058
62059
62060
62061
62062
62063
62064
62065
62066
62067
62068
62069
62070
62071
62072
62073
62074
62075
62076
62077
62078
62079
62080
62081
62082
62083
62084
62085
62086
62087
62088
62089
62090
62091
62092
62093
62094
62095
62096
62097
62098
62099
62100
62101
62102
62103
62104
62105
62106
62107
62108
62109
62110
62111
62112
62113
62114
62115
62116
62117
62118
62119
62120
62121
62122
62123
62124
62125
62126
62127
62128
62129
62130
62131
62132
62133
62134
62135
62136
62137
62138
62139
62140
62141
62142
62143
62144
62145
62146
62147
62148
62149
62150
62151
62152
62153
62154
62155
62156
62157
62158
62159
62160
62161
62162
62163
62164
62165
62166
62167
62168
62169
62170
62171
62172
62173
62174
62175
62176
62177
62178
62179
62180
62181
62182
62183
62184
62185
62186
62187
62188
62189
62190
62191
62192
62193
62194
62195
62196
62197
62198
62199
62200
62201
62202
62203
62204
62205
62206
62207
62208
62209
62210
62211
62212
62213
62214
62215
62216
62217
62218
62219
62220
62221
62222
62223
62224
62225
62226
62227
62228
62229
62230
62231
62232
62233
62234
62235
62236
62237
62238
62239
62240
62241
62242
62243
62244
62245
62246
62247
62248
62249
62250
62251
62252
62253
62254
62255
62256
62257
62258
62259
62260
62261
62262
62263
62264
62265
62266
62267
62268
62269
62270
62271
62272
62273
62274
62275
62276
62277
62278
62279
62280
62281
62282
62283
62284
62285
62286
62287
62288
62289
62290
62291
62292
62293
62294
62295
62296
62297
62298
62299
62300
62301
62302
62303
62304
62305
62306
62307
62308
62309
62310
62311
62312
62313
62314
62315
62316
62317
62318
62319
62320
62321
62322
62323
62324
62325
62326
62327
62328
62329
62330
62331
62332
62333
62334
62335
62336
62337
62338
62339
62340
62341
62342
62343
62344
62345
62346
62347
62348
62349
62350
62351
62352
62353
62354
62355
62356
62357
62358
62359
62360
62361
62362
62363
62364
62365
62366
62367
62368
62369
62370
62371
62372
62373
62374
62375
62376
62377
62378
62379
62380
62381
62382
62383
62384
62385
62386
62387
62388
62389
62390
62391
62392
62393
62394
62395
62396
62397
62398
62399
62400
62401
62402
62403
62404
62405
62406
62407
62408
62409
62410
62411
62412
62413
62414
62415
62416
62417
62418
62419
62420
62421
62422
62423
62424
62425
62426
62427
62428
62429
62430
62431
62432
62433
62434
62435
62436
62437
62438
62439
62440
62441
62442
62443
62444
62445
62446
62447
62448
62449
62450
62451
62452
62453
62454
62455
62456
62457
62458
62459
62460
62461
62462
62463
62464
62465
62466
62467
62468
62469
62470
62471
62472
62473
62474
62475
62476
62477
62478
62479
62480
62481
62482
62483
62484
62485
62486
62487
62488
62489
62490
62491
62492
62493
62494
62495
62496
62497
62498
62499
62500
62501
62502
62503
62504
62505
62506
62507
62508
62509
62510
62511
62512
62513
62514
62515
62516
62517
62518
62519
62520
62521
62522
62523
62524
62525
62526
62527
62528
62529
62530
62531
62532
62533
62534
62535
62536
62537
62538
62539
62540
62541
62542
62543
62544
62545
62546
62547
62548
62549
62550
62551
62552
62553
62554
62555
62556
62557
62558
62559
62560
62561
62562
62563
62564
62565
62566
62567
62568
62569
62570
62571
62572
62573
62574
62575
62576
62577
62578
62579
62580
62581
62582
62583
62584
62585
62586
62587
62588
62589
62590
62591
62592
62593
62594
62595
62596
62597
62598
62599
62600
62601
62602
62603
62604
62605
62606
62607
62608
62609
62610
62611
62612
62613
62614
62615
62616
62617
62618
62619
62620
62621
62622
62623
62624
62625
62626
62627
62628
62629
62630
62631
62632
62633
62634
62635
62636
62637
62638
62639
62640
62641
62642
62643
62644
62645
62646
62647
62648
62649
62650
62651
62652
62653
62654
62655
62656
62657
62658
62659
62660
62661
62662
62663
62664
62665
62666
62667
62668
62669
62670
62671
62672
62673
62674
62675
62676
62677
62678
62679
62680
62681
62682
62683
62684
62685
62686
62687
62688
62689
62690
62691
62692
62693
62694
62695
62696
62697
62698
62699
62700
62701
62702
62703
62704
62705
62706
62707
62708
62709
62710
62711
62712
62713
62714
62715
62716
62717
62718
62719
62720
62721
62722
62723
62724
62725
62726
62727
62728
62729
62730
62731
62732
62733
62734
62735
62736
62737
62738
62739
62740
62741
62742
62743
62744
62745
62746
62747
62748
62749
62750
62751
62752
62753
62754
62755
62756
62757
62758
62759
62760
62761
62762
62763
62764
62765
62766
62767
62768
62769
62770
62771
62772
62773
62774
62775
62776
62777
62778
62779
62780
62781
62782
62783
62784
62785
62786
62787
62788
62789
62790
62791
62792
62793
62794
62795
62796
62797
62798
62799
62800
62801
62802
62803
62804
62805
62806
62807
62808
62809
62810
62811
62812
62813
62814
62815
62816
62817
62818
62819
62820
62821
62822
62823
62824
62825
62826
62827
62828
62829
62830
62831
62832
62833
62834
62835
62836
62837
62838
62839
62840
62841
62842
62843
62844
62845
62846
62847
62848
62849
62850
62851
62852
62853
62854
62855
62856
62857
62858
62859
62860
62861
62862
62863
62864
62865
62866
62867
62868
62869
62870
62871
62872
62873
62874
62875
62876
62877
62878
62879
62880
62881
62882
62883
62884
62885
62886
62887
62888
62889
62890
62891
62892
62893
62894
62895
62896
62897
62898
62899
62900
62901
62902
62903
62904
62905
62906
62907
62908
62909
62910
62911
62912
62913
62914
62915
62916
62917
62918
62919
62920
62921
62922
62923
62924
62925
62926
62927
62928
62929
62930
62931
62932
62933
62934
62935
62936
62937
62938
62939
62940
62941
62942
62943
62944
62945
62946
62947
62948
62949
62950
62951
62952
62953
62954
62955
62956
62957
62958
62959
62960
62961
62962
62963
62964
62965
62966
62967
62968
62969
62970
62971
62972
62973
62974
62975
62976
62977
62978
62979
62980
62981
62982
62983
62984
62985
62986
62987
62988
62989
62990
62991
62992
62993
62994
62995
62996
62997
62998
62999
63000
63001
63002
63003
63004
63005
63006
63007
63008
63009
63010
63011
63012
63013
63014
63015
63016
63017
63018
63019
63020
63021
63022
63023
63024
63025
63026
63027
63028
63029
63030
63031
63032
63033
63034
63035
63036
63037
63038
63039
63040
63041
63042
63043
63044
63045
63046
63047
63048
63049
63050
63051
63052
63053
63054
63055
63056
63057
63058
63059
63060
63061
63062
63063
63064
63065
63066
63067
63068
63069
63070
63071
63072
63073
63074
63075
63076
63077
63078
63079
63080
63081
63082
63083
63084
63085
63086
63087
63088
63089
63090
63091
63092
63093
63094
63095
63096
63097
63098
63099
63100
63101
63102
63103
63104
63105
63106
63107
63108
63109
63110
63111
63112
63113
63114
63115
63116
63117
63118
63119
63120
63121
63122
63123
63124
63125
63126
63127
63128
63129
63130
63131
63132
63133
63134
63135
63136
63137
63138
63139
63140
63141
63142
63143
63144
63145
63146
63147
63148
63149
63150
63151
63152
63153
63154
63155
63156
63157
63158
63159
63160
63161
63162
63163
63164
63165
63166
63167
63168
63169
63170
63171
63172
63173
63174
63175
63176
63177
63178
63179
63180
63181
63182
63183
63184
63185
63186
63187
63188
63189
63190
63191
63192
63193
63194
63195
63196
63197
63198
63199
63200
63201
63202
63203
63204
63205
63206
63207
63208
63209
63210
63211
63212
63213
63214
63215
63216
63217
63218
63219
63220
63221
63222
63223
63224
63225
63226
63227
63228
63229
63230
63231
63232
63233
63234
63235
63236
63237
63238
63239
63240
63241
63242
63243
63244
63245
63246
63247
63248
63249
63250
63251
63252
63253
63254
63255
63256
63257
63258
63259
63260
63261
63262
63263
63264
63265
63266
63267
63268
63269
63270
63271
63272
63273
63274
63275
63276
63277
63278
63279
63280
63281
63282
63283
63284
63285
63286
63287
63288
63289
63290
63291
63292
63293
63294
63295
63296
63297
63298
63299
63300
63301
63302
63303
63304
63305
63306
63307
63308
63309
63310
63311
63312
63313
63314
63315
63316
63317
63318
63319
63320
63321
63322
63323
63324
63325
63326
63327
63328
63329
63330
63331
63332
63333
63334
63335
63336
63337
63338
63339
63340
63341
63342
63343
63344
63345
63346
63347
63348
63349
63350
63351
63352
63353
63354
63355
63356
63357
63358
63359
63360
63361
63362
63363
63364
63365
63366
63367
63368
63369
63370
63371
63372
63373
63374
63375
63376
63377
63378
63379
63380
63381
63382
63383
63384
63385
63386
63387
63388
63389
63390
63391
63392
63393
63394
63395
63396
63397
63398
63399
63400
63401
63402
63403
63404
63405
63406
63407
63408
63409
63410
63411
63412
63413
63414
63415
63416
63417
63418
63419
63420
63421
63422
63423
63424
63425
63426
63427
63428
63429
63430
63431
63432
63433
63434
63435
63436
63437
63438
63439
63440
63441
63442
63443
63444
63445
63446
63447
63448
63449
63450
63451
63452
63453
63454
63455
63456
63457
63458
63459
63460
63461
63462
63463
63464
63465
63466
63467
63468
63469
63470
63471
63472
63473
63474
63475
63476
63477
63478
63479
63480
63481
63482
63483
63484
63485
63486
63487
63488
63489
63490
63491
63492
63493
63494
63495
63496
63497
63498
63499
63500
63501
63502
63503
63504
63505
63506
63507
63508
63509
63510
63511
63512
63513
63514
63515
63516
63517
63518
63519
63520
63521
63522
63523
63524
63525
63526
63527
63528
63529
63530
63531
63532
63533
63534
63535
63536
63537
63538
63539
63540
63541
63542
63543
63544
63545
63546
63547
63548
63549
63550
63551
63552
63553
63554
63555
63556
63557
63558
63559
63560
63561
63562
63563
63564
63565
63566
63567
63568
63569
63570
63571
63572
63573
63574
63575
63576
63577
63578
63579
63580
63581
63582
63583
63584
63585
63586
63587
63588
63589
63590
63591
63592
63593
63594
63595
63596
63597
63598
63599
63600
63601
63602
63603
63604
63605
63606
63607
63608
63609
63610
63611
63612
63613
63614
63615
63616
63617
63618
63619
63620
63621
63622
63623
63624
63625
63626
63627
63628
63629
63630
63631
63632
63633
63634
63635
63636
63637
63638
63639
63640
63641
63642
63643
63644
63645
63646
63647
63648
63649
63650
63651
63652
63653
63654
63655
63656
63657
63658
63659
63660
63661
63662
63663
63664
63665
63666
63667
63668
63669
63670
63671
63672
63673
63674
63675
63676
63677
63678
63679
63680
63681
63682
63683
63684
63685
63686
63687
63688
63689
63690
63691
63692
63693
63694
63695
63696
63697
63698
63699
63700
63701
63702
63703
63704
63705
63706
63707
63708
63709
63710
63711
63712
63713
63714
63715
63716
63717
63718
63719
63720
63721
63722
63723
63724
63725
63726
63727
63728
63729
63730
63731
63732
63733
63734
63735
63736
63737
63738
63739
63740
63741
63742
63743
63744
63745
63746
63747
63748
63749
63750
63751
63752
63753
63754
63755
63756
63757
63758
63759
63760
63761
63762
63763
63764
63765
63766
63767
63768
63769
63770
63771
63772
63773
63774
63775
63776
63777
63778
63779
63780
63781
63782
63783
63784
63785
63786
63787
63788
63789
63790
63791
63792
63793
63794
63795
63796
63797
63798
63799
63800
63801
63802
63803
63804
63805
63806
63807
63808
63809
63810
63811
63812
63813
63814
63815
63816
63817
63818
63819
63820
63821
63822
63823
63824
63825
63826
63827
63828
63829
63830
63831
63832
63833
63834
63835
63836
63837
63838
63839
63840
63841
63842
63843
63844
63845
63846
63847
63848
63849
63850
63851
63852
63853
63854
63855
63856
63857
63858
63859
63860
63861
63862
63863
63864
63865
63866
63867
63868
63869
63870
63871
63872
63873
63874
63875
63876
63877
63878
63879
63880
63881
63882
63883
63884
63885
63886
63887
63888
63889
63890
63891
63892
63893
63894
63895
63896
63897
63898
63899
63900
63901
63902
63903
63904
63905
63906
63907
63908
63909
63910
63911
63912
63913
63914
63915
63916
63917
63918
63919
63920
63921
63922
63923
63924
63925
63926
63927
63928
63929
63930
63931
63932
63933
63934
63935
63936
63937
63938
63939
63940
63941
63942
63943
63944
63945
63946
63947
63948
63949
63950
63951
63952
63953
63954
63955
63956
63957
63958
63959
63960
63961
63962
63963
63964
63965
63966
63967
63968
63969
63970
63971
63972
63973
63974
63975
63976
63977
63978
63979
63980
63981
63982
63983
63984
63985
63986
63987
63988
63989
63990
63991
63992
63993
63994
63995
63996
63997
63998
63999
64000
64001
64002
64003
64004
64005
64006
64007
64008
64009
64010
64011
64012
64013
64014
64015
64016
64017
64018
64019
64020
64021
64022
64023
64024
64025
64026
64027
64028
64029
64030
64031
64032
64033
64034
64035
64036
64037
64038
64039
64040
64041
64042
64043
64044
64045
64046
64047
64048
64049
64050
64051
64052
64053
64054
64055
64056
64057
64058
64059
64060
64061
64062
64063
64064
64065
64066
64067
64068
64069
64070
64071
64072
64073
64074
64075
64076
64077
64078
64079
64080
64081
64082
64083
64084
64085
64086
64087
64088
64089
64090
64091
64092
64093
64094
64095
64096
64097
64098
64099
64100
64101
64102
64103
64104
64105
64106
64107
64108
64109
64110
64111
64112
64113
64114
64115
64116
64117
64118
64119
64120
64121
64122
64123
64124
64125
64126
64127
64128
64129
64130
64131
64132
64133
64134
64135
64136
64137
64138
64139
64140
64141
64142
64143
64144
64145
64146
64147
64148
64149
64150
64151
64152
64153
64154
64155
64156
64157
64158
64159
64160
64161
64162
64163
64164
64165
64166
64167
64168
64169
64170
64171
64172
64173
64174
64175
64176
64177
64178
64179
64180
64181
64182
64183
64184
64185
64186
64187
64188
64189
64190
64191
64192
64193
64194
64195
64196
64197
64198
64199
64200
64201
64202
64203
64204
64205
64206
64207
64208
64209
64210
64211
64212
64213
64214
64215
64216
64217
64218
64219
64220
64221
64222
64223
64224
64225
64226
64227
64228
64229
64230
64231
64232
64233
64234
64235
64236
64237
64238
64239
64240
64241
64242
64243
64244
64245
64246
64247
64248
64249
64250
64251
64252
64253
64254
64255
64256
64257
64258
64259
64260
64261
64262
64263
64264
64265
64266
64267
64268
64269
64270
64271
64272
64273
64274
64275
64276
64277
64278
64279
64280
64281
64282
64283
64284
64285
64286
64287
64288
64289
64290
64291
64292
64293
64294
64295
64296
64297
64298
64299
64300
64301
64302
64303
64304
64305
64306
64307
64308
64309
64310
64311
64312
64313
64314
64315
64316
64317
64318
64319
64320
64321
64322
64323
64324
64325
64326
64327
64328
64329
64330
64331
64332
64333
64334
64335
64336
64337
64338
64339
64340
64341
64342
64343
64344
64345
64346
64347
64348
64349
64350
64351
64352
64353
64354
64355
64356
64357
64358
64359
64360
64361
64362
64363
64364
64365
64366
64367
64368
64369
64370
64371
64372
64373
64374
64375
64376
64377
64378
64379
64380
64381
64382
64383
64384
64385
64386
64387
64388
64389
64390
64391
64392
64393
64394
64395
64396
64397
64398
64399
64400
64401
64402
64403
64404
64405
64406
64407
64408
64409
64410
64411
64412
64413
64414
64415
64416
64417
64418
64419
64420
64421
64422
64423
64424
64425
64426
64427
64428
64429
64430
64431
64432
64433
64434
64435
64436
64437
64438
64439
64440
64441
64442
64443
64444
64445
64446
64447
64448
64449
64450
64451
64452
64453
64454
64455
64456
64457
64458
64459
64460
64461
64462
64463
64464
64465
64466
64467
64468
64469
64470
64471
64472
64473
64474
64475
64476
64477
64478
64479
64480
64481
64482
64483
64484
64485
64486
64487
64488
64489
64490
64491
64492
64493
64494
64495
64496
64497
64498
64499
64500
64501
64502
64503
64504
64505
64506
64507
64508
64509
64510
64511
64512
64513
64514
64515
64516
64517
64518
64519
64520
64521
64522
64523
64524
64525
64526
64527
64528
64529
64530
64531
64532
64533
64534
64535
64536
64537
64538
64539
64540
64541
64542
64543
64544
64545
64546
64547
64548
64549
64550
64551
64552
64553
64554
64555
64556
64557
64558
64559
64560
64561
64562
64563
64564
64565
64566
64567
64568
64569
64570
64571
64572
64573
64574
64575
64576
64577
64578
64579
64580
64581
64582
64583
64584
64585
64586
64587
64588
64589
64590
64591
64592
64593
64594
64595
64596
64597
64598
64599
64600
64601
64602
64603
64604
64605
64606
64607
64608
64609
64610
64611
64612
64613
64614
64615
64616
64617
64618
64619
64620
64621
64622
64623
64624
64625
64626
64627
64628
64629
64630
64631
64632
64633
64634
64635
64636
64637
64638
64639
64640
64641
64642
64643
64644
64645
64646
64647
64648
64649
64650
64651
64652
64653
64654
64655
64656
64657
64658
64659
64660
64661
64662
64663
64664
64665
64666
64667
64668
64669
64670
64671
64672
64673
64674
64675
64676
64677
64678
64679
64680
64681
64682
64683
64684
64685
64686
64687
64688
64689
64690
64691
64692
64693
64694
64695
64696
64697
64698
64699
64700
64701
64702
64703
64704
64705
64706
64707
64708
64709
64710
64711
64712
64713
64714
64715
64716
64717
64718
64719
64720
64721
64722
64723
64724
64725
64726
64727
64728
64729
64730
64731
64732
64733
64734
64735
64736
64737
64738
64739
64740
64741
64742
64743
64744
64745
64746
64747
64748
64749
64750
64751
64752
64753
64754
64755
64756
64757
64758
64759
64760
64761
64762
64763
64764
64765
64766
64767
64768
64769
64770
64771
64772
64773
64774
64775
64776
64777
64778
64779
64780
64781
64782
64783
64784
64785
64786
64787
64788
64789
64790
64791
64792
64793
64794
64795
64796
64797
64798
64799
64800
64801
64802
64803
64804
64805
64806
64807
64808
64809
64810
64811
64812
64813
64814
64815
64816
64817
64818
64819
64820
64821
64822
64823
64824
64825
64826
64827
64828
64829
64830
64831
64832
64833
64834
64835
64836
64837
64838
64839
64840
64841
64842
64843
64844
64845
64846
64847
64848
64849
64850
64851
64852
64853
64854
64855
64856
64857
64858
64859
64860
64861
64862
64863
64864
64865
64866
64867
64868
64869
64870
64871
64872
64873
64874
64875
64876
64877
64878
64879
64880
64881
64882
64883
64884
64885
64886
64887
64888
64889
64890
64891
64892
64893
64894
64895
64896
64897
64898
64899
64900
64901
64902
64903
64904
64905
64906
64907
64908
64909
64910
64911
64912
64913
64914
64915
64916
64917
64918
64919
64920
64921
64922
64923
64924
64925
64926
64927
64928
64929
64930
64931
64932
64933
64934
64935
64936
64937
64938
64939
64940
64941
64942
64943
64944
64945
64946
64947
64948
64949
64950
64951
64952
64953
64954
64955
64956
64957
64958
64959
64960
64961
64962
64963
64964
64965
64966
64967
64968
64969
64970
64971
64972
64973
64974
64975
64976
64977
64978
64979
64980
64981
64982
64983
64984
64985
64986
64987
64988
64989
64990
64991
64992
64993
64994
64995
64996
64997
64998
64999
65000
65001
65002
65003
65004
65005
65006
65007
65008
65009
65010
65011
65012
65013
65014
65015
65016
65017
65018
65019
65020
65021
65022
65023
65024
65025
65026
65027
65028
65029
65030
65031
65032
65033
65034
65035
65036
65037
65038
65039
65040
65041
65042
65043
65044
65045
65046
65047
65048
65049
65050
65051
65052
65053
65054
65055
65056
65057
65058
65059
65060
65061
65062
65063
65064
65065
65066
65067
65068
65069
65070
65071
65072
65073
65074
65075
65076
65077
65078
65079
65080
65081
65082
65083
65084
65085
65086
65087
65088
65089
65090
65091
65092
65093
65094
65095
65096
65097
65098
65099
65100
65101
65102
65103
65104
65105
65106
65107
65108
65109
65110
65111
65112
65113
65114
65115
65116
65117
65118
65119
65120
65121
65122
65123
65124
65125
65126
65127
65128
65129
65130
65131
65132
65133
65134
65135
65136
65137
65138
65139
65140
65141
65142
65143
65144
65145
65146
65147
65148
65149
65150
65151
65152
65153
65154
65155
65156
65157
65158
65159
65160
65161
65162
65163
65164
65165
65166
65167
65168
65169
65170
65171
65172
65173
65174
65175
65176
65177
65178
65179
65180
65181
65182
65183
65184
65185
65186
65187
65188
65189
65190
65191
65192
65193
65194
65195
65196
65197
65198
65199
65200
65201
65202
65203
65204
65205
65206
65207
65208
65209
65210
65211
65212
65213
65214
65215
65216
65217
65218
65219
65220
65221
65222
65223
65224
65225
65226
65227
65228
65229
65230
65231
65232
65233
65234
65235
65236
65237
65238
65239
65240
65241
65242
65243
65244
65245
65246
65247
65248
65249
65250
65251
65252
65253
65254
65255
65256
65257
65258
65259
65260
65261
65262
65263
65264
65265
65266
65267
65268
65269
65270
65271
65272
65273
65274
65275
65276
65277
65278
65279
65280
65281
65282
65283
65284
65285
65286
65287
65288
65289
65290
65291
65292
65293
65294
65295
65296
65297
65298
65299
65300
65301
65302
65303
65304
65305
65306
65307
65308
65309
65310
65311
65312
65313
65314
65315
65316
65317
65318
65319
65320
65321
65322
65323
65324
65325
65326
65327
65328
65329
65330
65331
65332
65333
65334
65335
65336
65337
65338
65339
65340
65341
65342
65343
65344
65345
65346
65347
65348
65349
65350
65351
65352
65353
65354
65355
65356
65357
65358
65359
65360
65361
65362
65363
65364
65365
65366
65367
65368
65369
65370
65371
65372
65373
65374
65375
65376
65377
65378
65379
65380
65381
65382
65383
65384
65385
65386
65387
65388
65389
65390
65391
65392
65393
65394
65395
65396
65397
65398
65399
65400
65401
65402
65403
65404
65405
65406
65407
65408
65409
65410
65411
65412
65413
65414
65415
65416
65417
65418
65419
65420
65421
65422
65423
65424
65425
65426
65427
65428
65429
65430
65431
65432
65433
65434
65435
65436
65437
65438
65439
65440
65441
65442
65443
65444
65445
65446
65447
65448
65449
65450
65451
65452
65453
65454
65455
65456
65457
65458
65459
65460
65461
65462
65463
65464
65465
65466
65467
65468
65469
65470
65471
65472
65473
65474
65475
65476
65477
65478
65479
65480
65481
65482
65483
65484
65485
65486
65487
65488
65489
65490
65491
65492
65493
65494
65495
65496
65497
65498
65499
65500
65501
65502
65503
65504
65505
65506
65507
65508
65509
65510
65511
65512
65513
65514
65515
65516
65517
65518
65519
65520
65521
65522
65523
65524
65525
65526
65527
65528
65529
65530
65531
65532
65533
65534
65535
65536
65537
65538
65539
65540
65541
65542
65543
65544
65545
65546
65547
65548
65549
65550
65551
65552
65553
65554
65555
65556
65557
65558
65559
65560
65561
65562
65563
65564
65565
65566
65567
65568
65569
65570
65571
65572
65573
65574
65575
65576
65577
65578
65579
65580
65581
65582
65583
65584
65585
65586
65587
65588
65589
65590
65591
65592
65593
65594
65595
65596
65597
65598
65599
65600
65601
65602
65603
65604
65605
65606
65607
65608
65609
65610
65611
65612
65613
65614
65615
65616
65617
65618
65619
65620
65621
65622
65623
65624
65625
65626
65627
65628
65629
65630
65631
65632
65633
65634
65635
65636
65637
65638
65639
65640
65641
65642
65643
65644
65645
65646
65647
65648
65649
65650
65651
65652
65653
65654
65655
65656
65657
65658
65659
65660
65661
65662
65663
65664
65665
65666
65667
65668
65669
65670
65671
65672
65673
65674
65675
65676
65677
65678
65679
65680
65681
65682
65683
65684
65685
65686
65687
65688
65689
65690
65691
65692
65693
65694
65695
65696
65697
65698
65699
65700
65701
65702
65703
65704
65705
65706
65707
65708
65709
65710
65711
65712
65713
65714
65715
65716
65717
65718
65719
65720
65721
65722
65723
65724
65725
65726
65727
65728
65729
65730
65731
65732
65733
65734
65735
65736
65737
65738
65739
65740
65741
65742
65743
65744
65745
65746
65747
65748
65749
65750
65751
65752
65753
65754
65755
65756
65757
65758
65759
65760
65761
65762
65763
65764
65765
65766
65767
65768
65769
65770
65771
65772
65773
65774
65775
65776
65777
65778
65779
65780
65781
65782
65783
65784
65785
65786
65787
65788
65789
65790
65791
65792
65793
65794
65795
65796
65797
65798
65799
65800
65801
65802
65803
65804
65805
65806
65807
65808
65809
65810
65811
65812
65813
65814
65815
65816
65817
65818
65819
65820
65821
65822
65823
65824
65825
65826
65827
65828
65829
65830
65831
65832
65833
65834
65835
65836
65837
65838
65839
65840
65841
65842
65843
65844
65845
65846
65847
65848
65849
65850
65851
65852
65853
65854
65855
65856
65857
65858
65859
65860
65861
65862
65863
65864
65865
65866
65867
65868
65869
65870
65871
65872
65873
65874
65875
65876
65877
65878
65879
65880
65881
65882
65883
65884
65885
65886
65887
65888
65889
65890
65891
65892
65893
65894
65895
65896
65897
65898
65899
65900
65901
65902
65903
65904
65905
65906
65907
65908
65909
65910
65911
65912
65913
65914
65915
65916
65917
65918
65919
65920
65921
65922
65923
65924
65925
65926
65927
65928
65929
65930
65931
65932
65933
65934
65935
65936
65937
65938
65939
65940
65941
65942
65943
65944
65945
65946
65947
65948
65949
65950
65951
65952
65953
65954
65955
65956
65957
65958
65959
65960
65961
65962
65963
65964
65965
65966
65967
65968
65969
65970
65971
65972
65973
65974
65975
65976
65977
65978
65979
65980
65981
65982
65983
65984
65985
65986
65987
65988
65989
65990
65991
65992
65993
65994
65995
65996
65997
65998
65999
66000
66001
66002
66003
66004
66005
66006
66007
66008
66009
66010
66011
66012
66013
66014
66015
66016
66017
66018
66019
66020
66021
66022
66023
66024
66025
66026
66027
66028
66029
66030
66031
66032
66033
66034
66035
66036
66037
66038
66039
66040
66041
66042
66043
66044
66045
66046
66047
66048
66049
66050
66051
66052
66053
66054
66055
66056
66057
66058
66059
66060
66061
66062
66063
66064
66065
66066
66067
66068
66069
66070
66071
66072
66073
66074
66075
66076
66077
66078
66079
66080
66081
66082
66083
66084
66085
66086
66087
66088
66089
66090
66091
66092
66093
66094
66095
66096
66097
66098
66099
66100
66101
66102
66103
66104
66105
66106
66107
66108
66109
66110
66111
66112
66113
66114
66115
66116
66117
66118
66119
66120
66121
66122
66123
66124
66125
66126
66127
66128
66129
66130
66131
66132
66133
66134
66135
66136
66137
66138
66139
66140
66141
66142
66143
66144
66145
66146
66147
66148
66149
66150
66151
66152
66153
66154
66155
66156
66157
66158
66159
66160
66161
66162
66163
66164
66165
66166
66167
66168
66169
66170
66171
66172
66173
66174
66175
66176
66177
66178
66179
66180
66181
66182
66183
66184
66185
66186
66187
66188
66189
66190
66191
66192
66193
66194
66195
66196
66197
66198
66199
66200
66201
66202
66203
66204
66205
66206
66207
66208
66209
66210
66211
66212
66213
66214
66215
66216
66217
66218
66219
66220
66221
66222
66223
66224
66225
66226
66227
66228
66229
66230
66231
66232
66233
66234
66235
66236
66237
66238
66239
66240
66241
66242
66243
66244
66245
66246
66247
66248
66249
66250
66251
66252
66253
66254
66255
66256
66257
66258
66259
66260
66261
66262
66263
66264
66265
66266
66267
66268
66269
66270
66271
66272
66273
66274
66275
66276
66277
66278
66279
66280
66281
66282
66283
66284
66285
66286
66287
66288
66289
66290
66291
66292
66293
66294
66295
66296
66297
66298
66299
66300
66301
66302
66303
66304
66305
66306
66307
66308
66309
66310
66311
66312
66313
66314
66315
66316
66317
66318
66319
66320
66321
66322
66323
66324
66325
66326
66327
66328
66329
66330
66331
66332
66333
66334
66335
66336
66337
66338
66339
66340
66341
66342
66343
66344
66345
66346
66347
66348
66349
66350
66351
66352
66353
66354
66355
66356
66357
66358
66359
66360
66361
66362
66363
66364
66365
66366
66367
66368
66369
66370
66371
66372
66373
66374
66375
66376
66377
66378
66379
66380
66381
66382
66383
66384
66385
66386
66387
66388
66389
66390
66391
66392
66393
66394
66395
66396
66397
66398
66399
66400
66401
66402
66403
66404
66405
66406
66407
66408
66409
66410
66411
66412
66413
66414
66415
66416
66417
66418
66419
66420
66421
66422
66423
66424
66425
66426
66427
66428
66429
66430
66431
66432
66433
66434
66435
66436
66437
66438
66439
66440
66441
66442
66443
66444
66445
66446
66447
66448
66449
66450
66451
66452
66453
66454
66455
66456
66457
66458
66459
66460
66461
66462
66463
66464
66465
66466
66467
66468
66469
66470
66471
66472
66473
66474
66475
66476
66477
66478
66479
66480
66481
66482
66483
66484
66485
66486
66487
66488
66489
66490
66491
66492
66493
66494
66495
66496
66497
66498
66499
66500
66501
66502
66503
66504
66505
66506
66507
66508
66509
66510
66511
66512
66513
66514
66515
66516
66517
66518
66519
66520
66521
66522
66523
66524
66525
66526
66527
66528
66529
66530
66531
66532
66533
66534
66535
66536
66537
66538
66539
66540
66541
66542
66543
66544
66545
66546
66547
66548
66549
66550
66551
66552
66553
66554
66555
66556
66557
66558
66559
66560
66561
66562
66563
66564
66565
66566
66567
66568
66569
66570
66571
66572
66573
66574
66575
66576
66577
66578
66579
66580
66581
66582
66583
66584
66585
66586
66587
66588
66589
66590
66591
66592
66593
66594
66595
66596
66597
66598
66599
66600
66601
66602
66603
66604
66605
66606
66607
66608
66609
66610
66611
66612
66613
66614
66615
66616
66617
66618
66619
66620
66621
66622
66623
66624
66625
66626
66627
66628
66629
66630
66631
66632
66633
66634
66635
66636
66637
66638
66639
66640
66641
66642
66643
66644
66645
66646
66647
66648
66649
66650
66651
66652
66653
66654
66655
66656
66657
66658
66659
66660
66661
66662
66663
66664
66665
66666
66667
66668
66669
66670
66671
66672
66673
66674
66675
66676
66677
66678
66679
66680
66681
66682
66683
66684
66685
66686
66687
66688
66689
66690
66691
66692
66693
66694
66695
66696
66697
66698
66699
66700
66701
66702
66703
66704
66705
66706
66707
66708
66709
66710
66711
66712
66713
66714
66715
66716
66717
66718
66719
66720
66721
66722
66723
66724
66725
66726
66727
66728
66729
66730
66731
66732
66733
66734
66735
66736
66737
66738
66739
66740
66741
66742
66743
66744
66745
66746
66747
66748
66749
66750
66751
66752
66753
66754
66755
66756
66757
66758
66759
66760
66761
66762
66763
66764
66765
66766
66767
66768
66769
66770
66771
66772
66773
66774
66775
66776
66777
66778
66779
66780
66781
66782
66783
66784
66785
66786
66787
66788
66789
66790
66791
66792
66793
66794
66795
66796
66797
66798
66799
66800
66801
66802
66803
66804
66805
66806
66807
66808
66809
66810
66811
66812
66813
66814
66815
66816
66817
66818
66819
66820
66821
66822
66823
66824
66825
66826
66827
66828
66829
66830
66831
66832
66833
66834
66835
66836
66837
66838
66839
66840
66841
66842
66843
66844
66845
66846
66847
66848
66849
66850
66851
66852
66853
66854
66855
66856
66857
66858
66859
66860
66861
66862
66863
66864
66865
66866
66867
66868
66869
66870
66871
66872
66873
66874
66875
66876
66877
66878
66879
66880
66881
66882
66883
66884
66885
66886
66887
66888
66889
66890
66891
66892
66893
66894
66895
66896
66897
66898
66899
66900
66901
66902
66903
66904
66905
66906
66907
66908
66909
66910
66911
66912
66913
66914
66915
66916
66917
66918
66919
66920
66921
66922
66923
66924
66925
66926
66927
66928
66929
66930
66931
66932
66933
66934
66935
66936
66937
66938
66939
66940
66941
66942
66943
66944
66945
66946
66947
66948
66949
66950
66951
66952
66953
66954
66955
66956
66957
66958
66959
66960
66961
66962
66963
66964
66965
66966
66967
66968
66969
66970
66971
66972
66973
66974
66975
66976
66977
66978
66979
66980
66981
66982
66983
66984
66985
66986
66987
66988
66989
66990
66991
66992
66993
66994
66995
66996
66997
66998
66999
67000
67001
67002
67003
67004
67005
67006
67007
67008
67009
67010
67011
67012
67013
67014
67015
67016
67017
67018
67019
67020
67021
67022
67023
67024
67025
67026
67027
67028
67029
67030
67031
67032
67033
67034
67035
67036
67037
67038
67039
67040
67041
67042
67043
67044
67045
67046
67047
67048
67049
67050
67051
67052
67053
67054
67055
67056
67057
67058
67059
67060
67061
67062
67063
67064
67065
67066
67067
67068
67069
67070
67071
67072
67073
67074
67075
67076
67077
67078
67079
67080
67081
67082
67083
67084
67085
67086
67087
67088
67089
67090
67091
67092
67093
67094
67095
67096
67097
67098
67099
67100
67101
67102
67103
67104
67105
67106
67107
67108
67109
67110
67111
67112
67113
67114
67115
67116
67117
67118
67119
67120
67121
67122
67123
67124
67125
67126
67127
67128
67129
67130
67131
67132
67133
67134
67135
67136
67137
67138
67139
67140
67141
67142
67143
67144
67145
67146
67147
67148
67149
67150
67151
67152
67153
67154
67155
67156
67157
67158
67159
67160
67161
67162
67163
67164
67165
67166
67167
67168
67169
67170
67171
67172
67173
67174
67175
67176
67177
67178
67179
67180
67181
67182
67183
67184
67185
67186
67187
67188
67189
67190
67191
67192
67193
67194
67195
67196
67197
67198
67199
67200
67201
67202
67203
67204
67205
67206
67207
67208
67209
67210
67211
67212
67213
67214
67215
67216
67217
67218
67219
67220
67221
67222
67223
67224
67225
67226
67227
67228
67229
67230
67231
67232
67233
67234
67235
67236
67237
67238
67239
67240
67241
67242
67243
67244
67245
67246
67247
67248
67249
67250
67251
67252
67253
67254
67255
67256
67257
67258
67259
67260
67261
67262
67263
67264
67265
67266
67267
67268
67269
67270
67271
67272
67273
67274
67275
67276
67277
67278
67279
67280
67281
67282
67283
67284
67285
67286
67287
67288
67289
67290
67291
67292
67293
67294
67295
67296
67297
67298
67299
67300
67301
67302
67303
67304
67305
67306
67307
67308
67309
67310
67311
67312
67313
67314
67315
67316
67317
67318
67319
67320
67321
67322
67323
67324
67325
67326
67327
67328
67329
67330
67331
67332
67333
67334
67335
67336
67337
67338
67339
67340
67341
67342
67343
67344
67345
67346
67347
67348
67349
67350
67351
67352
67353
67354
67355
67356
67357
67358
67359
67360
67361
67362
67363
67364
67365
67366
67367
67368
67369
67370
67371
67372
67373
67374
67375
67376
67377
67378
67379
67380
67381
67382
67383
67384
67385
67386
67387
67388
67389
67390
67391
67392
67393
67394
67395
67396
67397
67398
67399
67400
67401
67402
67403
67404
67405
67406
67407
67408
67409
67410
67411
67412
67413
67414
67415
67416
67417
67418
67419
67420
67421
67422
67423
67424
67425
67426
67427
67428
67429
67430
67431
67432
67433
67434
67435
67436
67437
67438
67439
67440
67441
67442
67443
67444
67445
67446
67447
67448
67449
67450
67451
67452
67453
67454
67455
67456
67457
67458
67459
67460
67461
67462
67463
67464
67465
67466
67467
67468
67469
67470
67471
67472
67473
67474
67475
67476
67477
67478
67479
67480
67481
67482
67483
67484
67485
67486
67487
67488
67489
67490
67491
67492
67493
67494
67495
67496
67497
67498
67499
67500
67501
67502
67503
67504
67505
67506
67507
67508
67509
67510
67511
67512
67513
67514
67515
67516
67517
67518
67519
67520
67521
67522
67523
67524
67525
67526
67527
67528
67529
67530
67531
67532
67533
67534
67535
67536
67537
67538
67539
67540
67541
67542
67543
67544
67545
67546
67547
67548
67549
67550
67551
67552
67553
67554
67555
67556
67557
67558
67559
67560
67561
67562
67563
67564
67565
67566
67567
67568
67569
67570
67571
67572
67573
67574
67575
67576
67577
67578
67579
67580
67581
67582
67583
67584
67585
67586
67587
67588
67589
67590
67591
67592
67593
67594
67595
67596
67597
67598
67599
67600
67601
67602
67603
67604
67605
67606
67607
67608
67609
67610
67611
67612
67613
67614
67615
67616
67617
67618
67619
67620
67621
67622
67623
67624
67625
67626
67627
67628
67629
67630
67631
67632
67633
67634
67635
67636
67637
67638
67639
67640
67641
67642
67643
67644
67645
67646
67647
67648
67649
67650
67651
67652
67653
67654
67655
67656
67657
67658
67659
67660
67661
67662
67663
67664
67665
67666
67667
67668
67669
67670
67671
67672
67673
67674
67675
67676
67677
67678
67679
67680
67681
67682
67683
67684
67685
67686
67687
67688
67689
67690
67691
67692
67693
67694
67695
67696
67697
67698
67699
67700
67701
67702
67703
67704
67705
67706
67707
67708
67709
67710
67711
67712
67713
67714
67715
67716
67717
67718
67719
67720
67721
67722
67723
67724
67725
67726
67727
67728
67729
67730
67731
67732
67733
67734
67735
67736
67737
67738
67739
67740
67741
67742
67743
67744
67745
67746
67747
67748
67749
67750
67751
67752
67753
67754
67755
67756
67757
67758
67759
67760
67761
67762
67763
67764
67765
67766
67767
67768
67769
67770
67771
67772
67773
67774
67775
67776
67777
67778
67779
67780
67781
67782
67783
67784
67785
67786
67787
67788
67789
67790
67791
67792
67793
67794
67795
67796
67797
67798
67799
67800
67801
67802
67803
67804
67805
67806
67807
67808
67809
67810
67811
67812
67813
67814
67815
67816
67817
67818
67819
67820
67821
67822
67823
67824
67825
67826
67827
67828
67829
67830
67831
67832
67833
67834
67835
67836
67837
67838
67839
67840
67841
67842
67843
67844
67845
67846
67847
67848
67849
67850
67851
67852
67853
67854
67855
67856
67857
67858
67859
67860
67861
67862
67863
67864
67865
67866
67867
67868
67869
67870
67871
67872
67873
67874
67875
67876
67877
67878
67879
67880
67881
67882
67883
67884
67885
67886
67887
67888
67889
67890
67891
67892
67893
67894
67895
67896
67897
67898
67899
67900
67901
67902
67903
67904
67905
67906
67907
67908
67909
67910
67911
67912
67913
67914
67915
67916
67917
67918
67919
67920
67921
67922
67923
67924
67925
67926
67927
67928
67929
67930
67931
67932
67933
67934
67935
67936
67937
67938
67939
67940
67941
67942
67943
67944
67945
67946
67947
67948
67949
67950
67951
67952
67953
67954
67955
67956
67957
67958
67959
67960
67961
67962
67963
67964
67965
67966
67967
67968
67969
67970
67971
67972
67973
67974
67975
67976
67977
67978
67979
67980
67981
67982
67983
67984
67985
67986
67987
67988
67989
67990
67991
67992
67993
67994
67995
67996
67997
67998
67999
68000
68001
68002
68003
68004
68005
68006
68007
68008
68009
68010
68011
68012
68013
68014
68015
68016
68017
68018
68019
68020
68021
68022
68023
68024
68025
68026
68027
68028
68029
68030
68031
68032
68033
68034
68035
68036
68037
68038
68039
68040
68041
68042
68043
68044
68045
68046
68047
68048
68049
68050
68051
68052
68053
68054
68055
68056
68057
68058
68059
68060
68061
68062
68063
68064
68065
68066
68067
68068
68069
68070
68071
68072
68073
68074
68075
68076
68077
68078
68079
68080
68081
68082
68083
68084
68085
68086
68087
68088
68089
68090
68091
68092
68093
68094
68095
68096
68097
68098
68099
68100
68101
68102
68103
68104
68105
68106
68107
68108
68109
68110
68111
68112
68113
68114
68115
68116
68117
68118
68119
68120
68121
68122
68123
68124
68125
68126
68127
68128
68129
68130
68131
68132
68133
68134
68135
68136
68137
68138
68139
68140
68141
68142
68143
68144
68145
68146
68147
68148
68149
68150
68151
68152
68153
68154
68155
68156
68157
68158
68159
68160
68161
68162
68163
68164
68165
68166
68167
68168
68169
68170
68171
68172
68173
68174
68175
68176
68177
68178
68179
68180
68181
68182
68183
68184
68185
68186
68187
68188
68189
68190
68191
68192
68193
68194
68195
68196
68197
68198
68199
68200
68201
68202
68203
68204
68205
68206
68207
68208
68209
68210
68211
68212
68213
68214
68215
68216
68217
68218
68219
68220
68221
68222
68223
68224
68225
68226
68227
68228
68229
68230
68231
68232
68233
68234
68235
68236
68237
68238
68239
68240
68241
68242
68243
68244
68245
68246
68247
68248
68249
68250
68251
68252
68253
68254
68255
68256
68257
68258
68259
68260
68261
68262
68263
68264
68265
68266
68267
68268
68269
68270
68271
68272
68273
68274
68275
68276
68277
68278
68279
68280
68281
68282
68283
68284
68285
68286
68287
68288
68289
68290
68291
68292
68293
68294
68295
68296
68297
68298
68299
68300
68301
68302
68303
68304
68305
68306
68307
68308
68309
68310
68311
68312
68313
68314
68315
68316
68317
68318
68319
68320
68321
68322
68323
68324
68325
68326
68327
68328
68329
68330
68331
68332
68333
68334
68335
68336
68337
68338
68339
68340
68341
68342
68343
68344
68345
68346
68347
68348
68349
68350
68351
68352
68353
68354
68355
68356
68357
68358
68359
68360
68361
68362
68363
68364
68365
68366
68367
68368
68369
68370
68371
68372
68373
68374
68375
68376
68377
68378
68379
68380
68381
68382
68383
68384
68385
68386
68387
68388
68389
68390
68391
68392
68393
68394
68395
68396
68397
68398
68399
68400
68401
68402
68403
68404
68405
68406
68407
68408
68409
68410
68411
68412
68413
68414
68415
68416
68417
68418
68419
68420
68421
68422
68423
68424
68425
68426
68427
68428
68429
68430
68431
68432
68433
68434
68435
68436
68437
68438
68439
68440
68441
68442
68443
68444
68445
68446
68447
68448
68449
68450
68451
68452
68453
68454
68455
68456
68457
68458
68459
68460
68461
68462
68463
68464
68465
68466
68467
68468
68469
68470
68471
68472
68473
68474
68475
68476
68477
68478
68479
68480
68481
68482
68483
68484
68485
68486
68487
68488
68489
68490
68491
68492
68493
68494
68495
68496
68497
68498
68499
68500
68501
68502
68503
68504
68505
68506
68507
68508
68509
68510
68511
68512
68513
68514
68515
68516
68517
68518
68519
68520
68521
68522
68523
68524
68525
68526
68527
68528
68529
68530
68531
68532
68533
68534
68535
68536
68537
68538
68539
68540
68541
68542
68543
68544
68545
68546
68547
68548
68549
68550
68551
68552
68553
68554
68555
68556
68557
68558
68559
68560
68561
68562
68563
68564
68565
68566
68567
68568
68569
68570
68571
68572
68573
68574
68575
68576
68577
68578
68579
68580
68581
68582
68583
68584
68585
68586
68587
68588
68589
68590
68591
68592
68593
68594
68595
68596
68597
68598
68599
68600
68601
68602
68603
68604
68605
68606
68607
68608
68609
68610
68611
68612
68613
68614
68615
68616
68617
68618
68619
68620
68621
68622
68623
68624
68625
68626
68627
68628
68629
68630
68631
68632
68633
68634
68635
68636
68637
68638
68639
68640
68641
68642
68643
68644
68645
68646
68647
68648
68649
68650
68651
68652
68653
68654
68655
68656
68657
68658
68659
68660
68661
68662
68663
68664
68665
68666
68667
68668
68669
68670
68671
68672
68673
68674
68675
68676
68677
68678
68679
68680
68681
68682
68683
68684
68685
68686
68687
68688
68689
68690
68691
68692
68693
68694
68695
68696
68697
68698
68699
68700
68701
68702
68703
68704
68705
68706
68707
68708
68709
68710
68711
68712
68713
68714
68715
68716
68717
68718
68719
68720
68721
68722
68723
68724
68725
68726
68727
68728
68729
68730
68731
68732
68733
68734
68735
68736
68737
68738
68739
68740
68741
68742
68743
68744
68745
68746
68747
68748
68749
68750
68751
68752
68753
68754
68755
68756
68757
68758
68759
68760
68761
68762
68763
68764
68765
68766
68767
68768
68769
68770
68771
68772
68773
68774
68775
68776
68777
68778
68779
68780
68781
68782
68783
68784
68785
68786
68787
68788
68789
68790
68791
68792
68793
68794
68795
68796
68797
68798
68799
68800
68801
68802
68803
68804
68805
68806
68807
68808
68809
68810
68811
68812
68813
68814
68815
68816
68817
68818
68819
68820
68821
68822
68823
68824
68825
68826
68827
68828
68829
68830
68831
68832
68833
68834
68835
68836
68837
68838
68839
68840
68841
68842
68843
68844
68845
68846
68847
68848
68849
68850
68851
68852
68853
68854
68855
68856
68857
68858
68859
68860
68861
68862
68863
68864
68865
68866
68867
68868
68869
68870
68871
68872
68873
68874
68875
68876
68877
68878
68879
68880
68881
68882
68883
68884
68885
68886
68887
68888
68889
68890
68891
68892
68893
68894
68895
68896
68897
68898
68899
68900
68901
68902
68903
68904
68905
68906
68907
68908
68909
68910
68911
68912
68913
68914
68915
68916
68917
68918
68919
68920
68921
68922
68923
68924
68925
68926
68927
68928
68929
68930
68931
68932
68933
68934
68935
68936
68937
68938
68939
68940
68941
68942
68943
68944
68945
68946
68947
68948
68949
68950
68951
68952
68953
68954
68955
68956
68957
68958
68959
68960
68961
68962
68963
68964
68965
68966
68967
68968
68969
68970
68971
68972
68973
68974
68975
68976
68977
68978
68979
68980
68981
68982
68983
68984
68985
68986
68987
68988
68989
68990
68991
68992
68993
68994
68995
68996
68997
68998
68999
69000
69001
69002
69003
69004
69005
69006
69007
69008
69009
69010
69011
69012
69013
69014
69015
69016
69017
69018
69019
69020
69021
69022
69023
69024
69025
69026
69027
69028
69029
69030
69031
69032
69033
69034
69035
69036
69037
69038
69039
69040
69041
69042
69043
69044
69045
69046
69047
69048
69049
69050
69051
69052
69053
69054
69055
69056
69057
69058
69059
69060
69061
69062
69063
69064
69065
69066
69067
69068
69069
69070
69071
69072
69073
69074
69075
69076
69077
69078
69079
69080
69081
69082
69083
69084
69085
69086
69087
69088
69089
69090
69091
69092
69093
69094
69095
69096
69097
69098
69099
69100
69101
69102
69103
69104
69105
69106
69107
69108
69109
69110
69111
69112
69113
69114
69115
69116
69117
69118
69119
69120
69121
69122
69123
69124
69125
69126
69127
69128
69129
69130
69131
69132
69133
69134
69135
69136
69137
69138
69139
69140
69141
69142
69143
69144
69145
69146
69147
69148
69149
69150
69151
69152
69153
69154
69155
69156
69157
69158
69159
69160
69161
69162
69163
69164
69165
69166
69167
69168
69169
69170
69171
69172
69173
69174
69175
69176
69177
69178
69179
69180
69181
69182
69183
69184
69185
69186
69187
69188
69189
69190
69191
69192
69193
69194
69195
69196
69197
69198
69199
69200
69201
69202
69203
69204
69205
69206
69207
69208
69209
69210
69211
69212
69213
69214
69215
69216
69217
69218
69219
69220
69221
69222
69223
69224
69225
69226
69227
69228
69229
69230
69231
69232
69233
69234
69235
69236
69237
69238
69239
69240
69241
69242
69243
69244
69245
69246
69247
69248
69249
69250
69251
69252
69253
69254
69255
69256
69257
69258
69259
69260
69261
69262
69263
69264
69265
69266
69267
69268
69269
69270
69271
69272
69273
69274
69275
69276
69277
69278
69279
69280
69281
69282
69283
69284
69285
69286
69287
69288
69289
69290
69291
69292
69293
69294
69295
69296
69297
69298
69299
69300
69301
69302
69303
69304
69305
69306
69307
69308
69309
69310
69311
69312
69313
69314
69315
69316
69317
69318
69319
69320
69321
69322
69323
69324
69325
69326
69327
69328
69329
69330
69331
69332
69333
69334
69335
69336
69337
69338
69339
69340
69341
69342
69343
69344
69345
69346
69347
69348
69349
69350
69351
69352
69353
69354
69355
69356
69357
69358
69359
69360
69361
69362
69363
69364
69365
69366
69367
69368
69369
69370
69371
69372
69373
69374
69375
69376
69377
69378
69379
69380
69381
69382
69383
69384
69385
69386
69387
69388
69389
69390
69391
69392
69393
69394
69395
69396
69397
69398
69399
69400
69401
69402
69403
69404
69405
69406
69407
69408
69409
69410
69411
69412
69413
69414
69415
69416
69417
69418
69419
69420
69421
69422
69423
69424
69425
69426
69427
69428
69429
69430
69431
69432
69433
69434
69435
69436
69437
69438
69439
69440
69441
69442
69443
69444
69445
69446
69447
69448
69449
69450
69451
69452
69453
69454
69455
69456
69457
69458
69459
69460
69461
69462
69463
69464
69465
69466
69467
69468
69469
69470
69471
69472
69473
69474
69475
69476
69477
69478
69479
69480
69481
69482
69483
69484
69485
69486
69487
69488
69489
69490
69491
69492
69493
69494
69495
69496
69497
69498
69499
69500
69501
69502
69503
69504
69505
69506
69507
69508
69509
69510
69511
69512
69513
69514
69515
69516
69517
69518
69519
69520
69521
69522
69523
69524
69525
69526
69527
69528
69529
69530
69531
69532
69533
69534
69535
69536
69537
69538
69539
69540
69541
69542
69543
69544
69545
69546
69547
69548
69549
69550
69551
69552
69553
69554
69555
69556
69557
69558
69559
69560
69561
69562
69563
69564
69565
69566
69567
69568
69569
69570
69571
69572
69573
69574
69575
69576
69577
69578
69579
69580
69581
69582
69583
69584
69585
69586
69587
69588
69589
69590
69591
69592
69593
69594
69595
69596
69597
69598
69599
69600
69601
69602
69603
69604
69605
69606
69607
69608
69609
69610
69611
69612
69613
69614
69615
69616
69617
69618
69619
69620
69621
69622
69623
69624
69625
69626
69627
69628
69629
69630
69631
69632
69633
69634
69635
69636
69637
69638
69639
69640
69641
69642
69643
69644
69645
69646
69647
69648
69649
69650
69651
69652
69653
69654
69655
69656
69657
69658
69659
69660
69661
69662
69663
69664
69665
69666
69667
69668
69669
69670
69671
69672
69673
69674
69675
69676
69677
69678
69679
69680
69681
69682
69683
69684
69685
69686
69687
69688
69689
69690
69691
69692
69693
69694
69695
69696
69697
69698
69699
69700
69701
69702
69703
69704
69705
69706
69707
69708
69709
69710
69711
69712
69713
69714
69715
69716
69717
69718
69719
69720
69721
69722
69723
69724
69725
69726
69727
69728
69729
69730
69731
69732
69733
69734
69735
69736
69737
69738
69739
69740
69741
69742
69743
69744
69745
69746
69747
69748
69749
69750
69751
69752
69753
69754
69755
69756
69757
69758
69759
69760
69761
69762
69763
69764
69765
69766
69767
69768
69769
69770
69771
69772
69773
69774
69775
69776
69777
69778
69779
69780
69781
69782
69783
69784
69785
69786
69787
69788
69789
69790
69791
69792
69793
69794
69795
69796
69797
69798
69799
69800
69801
69802
69803
69804
69805
69806
69807
69808
69809
69810
69811
69812
69813
69814
69815
69816
69817
69818
69819
69820
69821
69822
69823
69824
69825
69826
69827
69828
69829
69830
69831
69832
69833
69834
69835
69836
69837
69838
69839
69840
69841
69842
69843
69844
69845
69846
69847
69848
69849
69850
69851
69852
69853
69854
69855
69856
69857
69858
69859
69860
69861
69862
69863
69864
69865
69866
69867
69868
69869
69870
69871
69872
69873
69874
69875
69876
69877
69878
69879
69880
69881
69882
69883
69884
69885
69886
69887
69888
69889
69890
69891
69892
69893
69894
69895
69896
69897
69898
69899
69900
69901
69902
69903
69904
69905
69906
69907
69908
69909
69910
69911
69912
69913
69914
69915
69916
69917
69918
69919
69920
69921
69922
69923
69924
69925
69926
69927
69928
69929
69930
69931
69932
69933
69934
69935
69936
69937
69938
69939
69940
69941
69942
69943
69944
69945
69946
69947
69948
69949
69950
69951
69952
69953
69954
69955
69956
69957
69958
69959
69960
69961
69962
69963
69964
69965
69966
69967
69968
69969
69970
69971
69972
69973
69974
69975
69976
69977
69978
69979
69980
69981
69982
69983
69984
69985
69986
69987
69988
69989
69990
69991
69992
69993
69994
69995
69996
69997
69998
69999
70000
70001
70002
70003
70004
70005
70006
70007
70008
70009
70010
70011
70012
70013
70014
70015
70016
70017
70018
70019
70020
70021
70022
70023
70024
70025
70026
70027
70028
70029
70030
70031
70032
70033
70034
70035
70036
70037
70038
70039
70040
70041
70042
70043
70044
70045
70046
70047
70048
70049
70050
70051
70052
70053
70054
70055
70056
70057
70058
70059
70060
70061
70062
70063
70064
70065
70066
70067
70068
70069
70070
70071
70072
70073
70074
70075
70076
70077
70078
70079
70080
70081
70082
70083
70084
70085
70086
70087
70088
70089
70090
70091
70092
70093
70094
70095
70096
70097
70098
70099
70100
70101
70102
70103
70104
70105
70106
70107
70108
70109
70110
70111
70112
70113
70114
70115
70116
70117
70118
70119
70120
70121
70122
70123
70124
70125
70126
70127
70128
70129
70130
70131
70132
70133
70134
70135
70136
70137
70138
70139
70140
70141
70142
70143
70144
70145
70146
70147
70148
70149
70150
70151
70152
70153
70154
70155
70156
70157
70158
70159
70160
70161
70162
70163
70164
70165
70166
70167
70168
70169
70170
70171
70172
70173
70174
70175
70176
70177
70178
70179
70180
70181
70182
70183
70184
70185
70186
70187
70188
70189
70190
70191
70192
70193
70194
70195
70196
70197
70198
70199
70200
70201
70202
70203
70204
70205
70206
70207
70208
70209
70210
70211
70212
70213
70214
70215
70216
70217
70218
70219
70220
70221
70222
70223
70224
70225
70226
70227
70228
70229
70230
70231
70232
70233
70234
70235
70236
70237
70238
70239
70240
70241
70242
70243
70244
70245
70246
70247
70248
70249
70250
70251
70252
70253
70254
70255
70256
70257
70258
70259
70260
70261
70262
70263
70264
70265
70266
70267
70268
70269
70270
70271
70272
70273
70274
70275
70276
70277
70278
70279
70280
70281
70282
70283
70284
70285
70286
70287
70288
70289
70290
70291
70292
70293
70294
70295
70296
70297
70298
70299
70300
70301
70302
70303
70304
70305
70306
70307
70308
70309
70310
70311
70312
70313
70314
70315
70316
70317
70318
70319
70320
70321
70322
70323
70324
70325
70326
70327
70328
70329
70330
70331
70332
70333
70334
70335
70336
70337
70338
70339
70340
70341
70342
70343
70344
70345
70346
70347
70348
70349
70350
70351
70352
70353
70354
70355
70356
70357
70358
70359
70360
70361
70362
70363
70364
70365
70366
70367
70368
70369
70370
70371
70372
70373
70374
70375
70376
70377
70378
70379
70380
70381
70382
70383
70384
70385
70386
70387
70388
70389
70390
70391
70392
70393
70394
70395
70396
70397
70398
70399
70400
70401
70402
70403
70404
70405
70406
70407
70408
70409
70410
70411
70412
70413
70414
70415
70416
70417
70418
70419
70420
70421
70422
70423
70424
70425
70426
70427
70428
70429
70430
70431
70432
70433
70434
70435
70436
70437
70438
70439
70440
70441
70442
70443
70444
70445
70446
70447
70448
70449
70450
70451
70452
70453
70454
70455
70456
70457
70458
70459
70460
70461
70462
70463
70464
70465
70466
70467
70468
70469
70470
70471
70472
70473
70474
70475
70476
70477
70478
70479
70480
70481
70482
70483
70484
70485
70486
70487
70488
70489
70490
70491
70492
70493
70494
70495
70496
70497
70498
70499
70500
70501
70502
70503
70504
70505
70506
70507
70508
70509
70510
70511
70512
70513
70514
70515
70516
70517
70518
70519
70520
70521
70522
70523
70524
70525
70526
70527
70528
70529
70530
70531
70532
70533
70534
70535
70536
70537
70538
70539
70540
70541
70542
70543
70544
70545
70546
70547
70548
70549
70550
70551
70552
70553
70554
70555
70556
70557
70558
70559
70560
70561
70562
70563
70564
70565
70566
70567
70568
70569
70570
70571
70572
70573
70574
70575
70576
70577
70578
70579
70580
70581
70582
70583
70584
70585
70586
70587
70588
70589
70590
70591
70592
70593
70594
70595
70596
70597
70598
70599
70600
70601
70602
70603
70604
70605
70606
70607
70608
70609
70610
70611
70612
70613
70614
70615
70616
70617
70618
70619
70620
70621
70622
70623
70624
70625
70626
70627
70628
70629
70630
70631
70632
70633
70634
70635
70636
70637
70638
70639
70640
70641
70642
70643
70644
70645
70646
70647
70648
70649
70650
70651
70652
70653
70654
70655
70656
70657
70658
70659
70660
70661
70662
70663
70664
70665
70666
70667
70668
70669
70670
70671
70672
70673
70674
70675
70676
70677
70678
70679
70680
70681
70682
70683
70684
70685
70686
70687
70688
70689
70690
70691
70692
70693
70694
70695
70696
70697
70698
70699
70700
70701
70702
70703
70704
70705
70706
70707
70708
70709
70710
70711
70712
70713
70714
70715
70716
70717
70718
70719
70720
70721
70722
70723
70724
70725
70726
70727
70728
70729
70730
70731
70732
70733
70734
70735
70736
70737
70738
70739
70740
70741
70742
70743
70744
70745
70746
70747
70748
70749
70750
70751
70752
70753
70754
70755
70756
70757
70758
70759
70760
70761
70762
70763
70764
70765
70766
70767
70768
70769
70770
70771
70772
70773
70774
70775
70776
70777
70778
70779
70780
70781
70782
70783
70784
70785
70786
70787
70788
70789
70790
70791
70792
70793
70794
70795
70796
70797
70798
70799
70800
70801
70802
70803
70804
70805
70806
70807
70808
70809
70810
70811
70812
70813
70814
70815
70816
70817
70818
70819
70820
70821
70822
70823
70824
70825
70826
70827
70828
70829
70830
70831
70832
70833
70834
70835
70836
70837
70838
70839
70840
70841
70842
70843
70844
70845
70846
70847
70848
70849
70850
70851
70852
70853
70854
70855
70856
70857
70858
70859
70860
70861
70862
70863
70864
70865
70866
70867
70868
70869
70870
70871
70872
70873
70874
70875
70876
70877
70878
70879
70880
70881
70882
70883
70884
70885
70886
70887
70888
70889
70890
70891
70892
70893
70894
70895
70896
70897
70898
70899
70900
70901
70902
70903
70904
70905
70906
70907
70908
70909
70910
70911
70912
70913
70914
70915
70916
70917
70918
70919
70920
70921
70922
70923
70924
70925
70926
70927
70928
70929
70930
70931
70932
70933
70934
70935
70936
70937
70938
70939
70940
70941
70942
70943
70944
70945
70946
70947
70948
70949
70950
70951
70952
70953
70954
70955
70956
70957
70958
70959
70960
70961
70962
70963
70964
70965
70966
70967
70968
70969
70970
70971
70972
70973
70974
70975
70976
70977
70978
70979
70980
70981
70982
70983
70984
70985
70986
70987
70988
70989
70990
70991
70992
70993
70994
70995
70996
70997
70998
70999
71000
71001
71002
71003
71004
71005
71006
71007
71008
71009
71010
71011
71012
71013
71014
71015
71016
71017
71018
71019
71020
71021
71022
71023
71024
71025
71026
71027
71028
71029
71030
71031
71032
71033
71034
71035
71036
71037
71038
71039
71040
71041
71042
71043
71044
71045
71046
71047
71048
71049
71050
71051
71052
71053
71054
71055
71056
71057
71058
71059
71060
71061
71062
71063
71064
71065
71066
71067
71068
71069
71070
71071
71072
71073
71074
71075
71076
71077
71078
71079
71080
71081
71082
71083
71084
71085
71086
71087
71088
71089
71090
71091
71092
71093
71094
71095
71096
71097
71098
71099
71100
71101
71102
71103
71104
71105
71106
71107
71108
71109
71110
71111
71112
71113
71114
71115
71116
71117
71118
71119
71120
71121
71122
71123
71124
71125
71126
71127
71128
71129
71130
71131
71132
71133
71134
71135
71136
71137
71138
71139
71140
71141
71142
71143
71144
71145
71146
71147
71148
71149
71150
71151
71152
71153
71154
71155
71156
71157
71158
71159
71160
71161
71162
71163
71164
71165
71166
71167
71168
71169
71170
71171
71172
71173
71174
71175
71176
71177
71178
71179
71180
71181
71182
71183
71184
71185
71186
71187
71188
71189
71190
71191
71192
71193
71194
71195
71196
71197
71198
71199
71200
71201
71202
71203
71204
71205
71206
71207
71208
71209
71210
71211
71212
71213
71214
71215
71216
71217
71218
71219
71220
71221
71222
71223
71224
71225
71226
71227
71228
71229
71230
71231
71232
71233
71234
71235
71236
71237
71238
71239
71240
71241
71242
71243
71244
71245
71246
71247
71248
71249
71250
71251
71252
71253
71254
71255
71256
71257
71258
71259
71260
71261
71262
71263
71264
71265
71266
71267
71268
71269
71270
71271
71272
71273
71274
71275
71276
71277
71278
71279
71280
71281
71282
71283
71284
71285
71286
71287
71288
71289
71290
71291
71292
71293
71294
71295
71296
71297
71298
71299
71300
71301
71302
71303
71304
71305
71306
71307
71308
71309
71310
71311
71312
71313
71314
71315
71316
71317
71318
71319
71320
71321
71322
71323
71324
71325
71326
71327
71328
71329
71330
71331
71332
71333
71334
71335
71336
71337
71338
71339
71340
71341
71342
71343
71344
71345
71346
71347
71348
71349
71350
71351
71352
71353
71354
71355
71356
71357
71358
71359
71360
71361
71362
71363
71364
71365
71366
71367
71368
71369
71370
71371
71372
71373
71374
71375
71376
71377
71378
71379
71380
71381
71382
71383
71384
71385
71386
71387
71388
71389
71390
71391
71392
71393
71394
71395
71396
71397
71398
71399
71400
71401
71402
71403
71404
71405
71406
71407
71408
71409
71410
71411
71412
71413
71414
71415
71416
71417
71418
71419
71420
71421
71422
71423
71424
71425
71426
71427
71428
71429
71430
71431
71432
71433
71434
71435
71436
71437
71438
71439
71440
71441
71442
71443
71444
71445
71446
71447
71448
71449
71450
71451
71452
71453
71454
71455
71456
71457
71458
71459
71460
71461
71462
71463
71464
71465
71466
71467
71468
71469
71470
71471
71472
71473
71474
71475
71476
71477
71478
71479
71480
71481
71482
71483
71484
71485
71486
71487
71488
71489
71490
71491
71492
71493
71494
71495
71496
71497
71498
71499
71500
71501
71502
71503
71504
71505
71506
71507
71508
71509
71510
71511
71512
71513
71514
71515
71516
71517
71518
71519
71520
71521
71522
71523
71524
71525
71526
71527
71528
71529
71530
71531
71532
71533
71534
71535
71536
71537
71538
71539
71540
71541
71542
71543
71544
71545
71546
71547
71548
71549
71550
71551
71552
71553
71554
71555
71556
71557
71558
71559
71560
71561
71562
71563
71564
71565
71566
71567
71568
71569
71570
71571
71572
71573
71574
71575
71576
71577
71578
71579
71580
71581
71582
71583
71584
71585
71586
71587
71588
71589
71590
71591
71592
71593
71594
71595
71596
71597
71598
71599
71600
71601
71602
71603
71604
71605
71606
71607
71608
71609
71610
71611
71612
71613
71614
71615
71616
71617
71618
71619
71620
71621
71622
71623
71624
71625
71626
71627
71628
71629
71630
71631
71632
71633
71634
71635
71636
71637
71638
71639
71640
71641
71642
71643
71644
71645
71646
71647
71648
71649
71650
71651
71652
71653
71654
71655
71656
71657
71658
71659
71660
71661
71662
71663
71664
71665
71666
71667
71668
71669
71670
71671
71672
71673
71674
71675
71676
71677
71678
71679
71680
71681
71682
71683
71684
71685
71686
71687
71688
71689
71690
71691
71692
71693
71694
71695
71696
71697
71698
71699
71700
71701
71702
71703
71704
71705
71706
71707
71708
71709
71710
71711
71712
71713
71714
71715
71716
71717
71718
71719
71720
71721
71722
71723
71724
71725
71726
71727
71728
71729
71730
71731
71732
71733
71734
71735
71736
71737
71738
71739
71740
71741
71742
71743
71744
71745
71746
71747
71748
71749
71750
71751
71752
71753
71754
71755
71756
71757
71758
71759
71760
71761
71762
71763
71764
71765
71766
71767
71768
71769
71770
71771
71772
71773
71774
71775
71776
71777
71778
71779
71780
71781
71782
71783
71784
71785
71786
71787
71788
71789
71790
71791
71792
71793
71794
71795
71796
71797
71798
71799
71800
71801
71802
71803
71804
71805
71806
71807
71808
71809
71810
71811
71812
71813
71814
71815
71816
71817
71818
71819
71820
71821
71822
71823
71824
71825
71826
71827
71828
71829
71830
71831
71832
71833
71834
71835
71836
71837
71838
71839
71840
71841
71842
71843
71844
71845
71846
71847
71848
71849
71850
71851
71852
71853
71854
71855
71856
71857
71858
71859
71860
71861
71862
71863
71864
71865
71866
71867
71868
71869
71870
71871
71872
71873
71874
71875
71876
71877
71878
71879
71880
71881
71882
71883
71884
71885
71886
71887
71888
71889
71890
71891
71892
71893
71894
71895
71896
71897
71898
71899
71900
71901
71902
71903
71904
71905
71906
71907
71908
71909
71910
71911
71912
71913
71914
71915
71916
71917
71918
71919
71920
71921
71922
71923
71924
71925
71926
71927
71928
71929
71930
71931
71932
71933
71934
71935
71936
71937
71938
71939
71940
71941
71942
71943
71944
71945
71946
71947
71948
71949
71950
71951
71952
71953
71954
71955
71956
71957
71958
71959
71960
71961
71962
71963
71964
71965
71966
71967
71968
71969
71970
71971
71972
71973
71974
71975
71976
71977
71978
71979
71980
71981
71982
71983
71984
71985
71986
71987
71988
71989
71990
71991
71992
71993
71994
71995
71996
71997
71998
71999
72000
72001
72002
72003
72004
72005
72006
72007
72008
72009
72010
72011
72012
72013
72014
72015
72016
72017
72018
72019
72020
72021
72022
72023
72024
72025
72026
72027
72028
72029
72030
72031
72032
72033
72034
72035
72036
72037
72038
72039
72040
72041
72042
72043
72044
72045
72046
72047
72048
72049
72050
72051
72052
72053
72054
72055
72056
72057
72058
72059
72060
72061
72062
72063
72064
72065
72066
72067
72068
72069
72070
72071
72072
72073
72074
72075
72076
72077
72078
72079
72080
72081
72082
72083
72084
72085
72086
72087
72088
72089
72090
72091
72092
72093
72094
72095
72096
72097
72098
72099
72100
72101
72102
72103
72104
72105
72106
72107
72108
72109
72110
72111
72112
72113
72114
72115
72116
72117
72118
72119
72120
72121
72122
72123
72124
72125
72126
72127
72128
72129
72130
72131
72132
72133
72134
72135
72136
72137
72138
72139
72140
72141
72142
72143
72144
72145
72146
72147
72148
72149
72150
72151
72152
72153
72154
72155
72156
72157
72158
72159
72160
72161
72162
72163
72164
72165
72166
72167
72168
72169
72170
72171
72172
72173
72174
72175
72176
72177
72178
72179
72180
72181
72182
72183
72184
72185
72186
72187
72188
72189
72190
72191
72192
72193
72194
72195
72196
72197
72198
72199
72200
72201
72202
72203
72204
72205
72206
72207
72208
72209
72210
72211
72212
72213
72214
72215
72216
72217
72218
72219
72220
72221
72222
72223
72224
72225
72226
72227
72228
72229
72230
72231
72232
72233
72234
72235
72236
72237
72238
72239
72240
72241
72242
72243
72244
72245
72246
72247
72248
72249
72250
72251
72252
72253
72254
72255
72256
72257
72258
72259
72260
72261
72262
72263
72264
72265
72266
72267
72268
72269
72270
72271
72272
72273
72274
72275
72276
72277
72278
72279
72280
72281
72282
72283
72284
72285
72286
72287
72288
72289
72290
72291
72292
72293
72294
72295
72296
72297
72298
72299
72300
72301
72302
72303
72304
72305
72306
72307
72308
72309
72310
72311
72312
72313
72314
72315
72316
72317
72318
72319
72320
72321
72322
72323
72324
72325
72326
72327
72328
72329
72330
72331
72332
72333
72334
72335
72336
72337
72338
72339
72340
72341
72342
72343
72344
72345
72346
72347
72348
72349
72350
72351
72352
72353
72354
72355
72356
72357
72358
72359
72360
72361
72362
72363
72364
72365
72366
72367
72368
72369
72370
72371
72372
72373
72374
72375
72376
72377
72378
72379
72380
72381
72382
72383
72384
72385
72386
72387
72388
72389
72390
72391
72392
72393
72394
72395
72396
72397
72398
72399
72400
72401
72402
72403
72404
72405
72406
72407
72408
72409
72410
72411
72412
72413
72414
72415
72416
72417
72418
72419
72420
72421
72422
72423
72424
72425
72426
72427
72428
72429
72430
72431
72432
72433
72434
72435
72436
72437
72438
72439
72440
72441
72442
72443
72444
72445
72446
72447
72448
72449
72450
72451
72452
72453
72454
72455
72456
72457
72458
72459
72460
72461
72462
72463
72464
72465
72466
72467
72468
72469
72470
72471
72472
72473
72474
72475
72476
72477
72478
72479
72480
72481
72482
72483
72484
72485
72486
72487
72488
72489
72490
72491
72492
72493
72494
72495
72496
72497
72498
72499
72500
72501
72502
72503
72504
72505
72506
72507
72508
72509
72510
72511
72512
72513
72514
72515
72516
72517
72518
72519
72520
72521
72522
72523
72524
72525
72526
72527
72528
72529
72530
72531
72532
72533
72534
72535
72536
72537
72538
72539
72540
72541
72542
72543
72544
72545
72546
72547
72548
72549
72550
72551
72552
72553
72554
72555
72556
72557
72558
72559
72560
72561
72562
72563
72564
72565
72566
72567
72568
72569
72570
72571
72572
72573
72574
72575
72576
72577
72578
72579
72580
72581
72582
72583
72584
72585
72586
72587
72588
72589
72590
72591
72592
72593
72594
72595
72596
72597
72598
72599
72600
72601
72602
72603
72604
72605
72606
72607
72608
72609
72610
72611
72612
72613
72614
72615
72616
72617
72618
72619
72620
72621
72622
72623
72624
72625
72626
72627
72628
72629
72630
72631
72632
72633
72634
72635
72636
72637
72638
72639
72640
72641
72642
72643
72644
72645
72646
72647
72648
72649
72650
72651
72652
72653
72654
72655
72656
72657
72658
72659
72660
72661
72662
72663
72664
72665
72666
72667
72668
72669
72670
72671
72672
72673
72674
72675
72676
72677
72678
72679
72680
72681
72682
72683
72684
72685
72686
72687
72688
72689
72690
72691
72692
72693
72694
72695
72696
72697
72698
72699
72700
72701
72702
72703
72704
72705
72706
72707
72708
72709
72710
72711
72712
72713
72714
72715
72716
72717
72718
72719
72720
72721
72722
72723
72724
72725
72726
72727
72728
72729
72730
72731
72732
72733
72734
72735
72736
72737
72738
72739
72740
72741
72742
72743
72744
72745
72746
72747
72748
72749
72750
72751
72752
72753
72754
72755
72756
72757
72758
72759
72760
72761
72762
72763
72764
72765
72766
72767
72768
72769
72770
72771
72772
72773
72774
72775
72776
72777
72778
72779
72780
72781
72782
72783
72784
72785
72786
72787
72788
72789
72790
72791
72792
72793
72794
72795
72796
72797
72798
72799
72800
72801
72802
72803
72804
72805
72806
72807
72808
72809
72810
72811
72812
72813
72814
72815
72816
72817
72818
72819
72820
72821
72822
72823
72824
72825
72826
72827
72828
72829
72830
72831
72832
72833
72834
72835
72836
72837
72838
72839
72840
72841
72842
72843
72844
72845
72846
72847
72848
72849
72850
72851
72852
72853
72854
72855
72856
72857
72858
72859
72860
72861
72862
72863
72864
72865
72866
72867
72868
72869
72870
72871
72872
72873
72874
72875
72876
72877
72878
72879
72880
72881
72882
72883
72884
72885
72886
72887
72888
72889
72890
72891
72892
72893
72894
72895
72896
72897
72898
72899
72900
72901
72902
72903
72904
72905
72906
72907
72908
72909
72910
72911
72912
72913
72914
72915
72916
72917
72918
72919
72920
72921
72922
72923
72924
72925
72926
72927
72928
72929
72930
72931
72932
72933
72934
72935
72936
72937
72938
72939
72940
72941
72942
72943
72944
72945
72946
72947
72948
72949
72950
72951
72952
72953
72954
72955
72956
72957
72958
72959
72960
72961
72962
72963
72964
72965
72966
72967
72968
72969
72970
72971
72972
72973
72974
72975
72976
72977
72978
72979
72980
72981
72982
72983
72984
72985
72986
72987
72988
72989
72990
72991
72992
72993
72994
72995
72996
72997
72998
72999
73000
73001
73002
73003
73004
73005
73006
73007
73008
73009
73010
73011
73012
73013
73014
73015
73016
73017
73018
73019
73020
73021
73022
73023
73024
73025
73026
73027
73028
73029
73030
73031
73032
73033
73034
73035
73036
73037
73038
73039
73040
73041
73042
73043
73044
73045
73046
73047
73048
73049
73050
73051
73052
73053
73054
73055
73056
73057
73058
73059
73060
73061
73062
73063
73064
73065
73066
73067
73068
73069
73070
73071
73072
73073
73074
73075
73076
73077
73078
73079
73080
73081
73082
73083
73084
73085
73086
73087
73088
73089
73090
73091
73092
73093
73094
73095
73096
73097
73098
73099
73100
73101
73102
73103
73104
73105
73106
73107
73108
73109
73110
73111
73112
73113
73114
73115
73116
73117
73118
73119
73120
73121
73122
73123
73124
73125
73126
73127
73128
73129
73130
73131
73132
73133
73134
73135
73136
73137
73138
73139
73140
73141
73142
73143
73144
73145
73146
73147
73148
73149
73150
73151
73152
73153
73154
73155
73156
73157
73158
73159
73160
73161
73162
73163
73164
73165
73166
73167
73168
73169
73170
73171
73172
73173
73174
73175
73176
73177
73178
73179
73180
73181
73182
73183
73184
73185
73186
73187
73188
73189
73190
73191
73192
73193
73194
73195
73196
73197
73198
73199
73200
73201
73202
73203
73204
73205
73206
73207
73208
73209
73210
73211
73212
73213
73214
73215
73216
73217
73218
73219
73220
73221
73222
73223
73224
73225
73226
73227
73228
73229
73230
73231
73232
73233
73234
73235
73236
73237
73238
73239
73240
73241
73242
73243
73244
73245
73246
73247
73248
73249
73250
73251
73252
73253
73254
73255
73256
73257
73258
73259
73260
73261
73262
73263
73264
73265
73266
73267
73268
73269
73270
73271
73272
73273
73274
73275
73276
73277
73278
73279
73280
73281
73282
73283
73284
73285
73286
73287
73288
73289
73290
73291
73292
73293
73294
73295
73296
73297
73298
73299
73300
73301
73302
73303
73304
73305
73306
73307
73308
73309
73310
73311
73312
73313
73314
73315
73316
73317
73318
73319
73320
73321
73322
73323
73324
73325
73326
73327
73328
73329
73330
73331
73332
73333
73334
73335
73336
73337
73338
73339
73340
73341
73342
73343
73344
73345
73346
73347
73348
73349
73350
73351
73352
73353
73354
73355
73356
73357
73358
73359
73360
73361
73362
73363
73364
73365
73366
73367
73368
73369
73370
73371
73372
73373
73374
73375
73376
73377
73378
73379
73380
73381
73382
73383
73384
73385
73386
73387
73388
73389
73390
73391
73392
73393
73394
73395
73396
73397
73398
73399
73400
73401
73402
73403
73404
73405
73406
73407
73408
73409
73410
73411
73412
73413
73414
73415
73416
73417
73418
73419
73420
73421
73422
73423
73424
73425
73426
73427
73428
73429
73430
73431
73432
73433
73434
73435
73436
73437
73438
73439
73440
73441
73442
73443
73444
73445
73446
73447
73448
73449
73450
73451
73452
73453
73454
73455
73456
73457
73458
73459
73460
73461
73462
73463
73464
73465
73466
73467
73468
73469
73470
73471
73472
73473
73474
73475
73476
73477
73478
73479
73480
73481
73482
73483
73484
73485
73486
73487
73488
73489
73490
73491
73492
73493
73494
73495
73496
73497
73498
73499
73500
73501
73502
73503
73504
73505
73506
73507
73508
73509
73510
73511
73512
73513
73514
73515
73516
73517
73518
73519
73520
73521
73522
73523
73524
73525
73526
73527
73528
73529
73530
73531
73532
73533
73534
73535
73536
73537
73538
73539
73540
73541
73542
73543
73544
73545
73546
73547
73548
73549
73550
73551
73552
73553
73554
73555
73556
73557
73558
73559
73560
73561
73562
73563
73564
73565
73566
73567
73568
73569
73570
73571
73572
73573
73574
73575
73576
73577
73578
73579
73580
73581
73582
73583
73584
73585
73586
73587
73588
73589
73590
73591
73592
73593
73594
73595
73596
73597
73598
73599
73600
73601
73602
73603
73604
73605
73606
73607
73608
73609
73610
73611
73612
73613
73614
73615
73616
73617
73618
73619
73620
73621
73622
73623
73624
73625
73626
73627
73628
73629
73630
73631
73632
73633
73634
73635
73636
73637
73638
73639
73640
73641
73642
73643
73644
73645
73646
73647
73648
73649
73650
73651
73652
73653
73654
73655
73656
73657
73658
73659
73660
73661
73662
73663
73664
73665
73666
73667
73668
73669
73670
73671
73672
73673
73674
73675
73676
73677
73678
73679
73680
73681
73682
73683
73684
73685
73686
73687
73688
73689
73690
73691
73692
73693
73694
73695
73696
73697
73698
73699
73700
73701
73702
73703
73704
73705
73706
73707
73708
73709
73710
73711
73712
73713
73714
73715
73716
73717
73718
73719
73720
73721
73722
73723
73724
73725
73726
73727
73728
73729
73730
73731
73732
73733
73734
73735
73736
73737
73738
73739
73740
73741
73742
73743
73744
73745
73746
73747
73748
73749
73750
73751
73752
73753
73754
73755
73756
73757
73758
73759
73760
73761
73762
73763
73764
73765
73766
73767
73768
73769
73770
73771
73772
73773
73774
73775
73776
73777
73778
73779
73780
73781
73782
73783
73784
73785
73786
73787
73788
73789
73790
73791
73792
73793
73794
73795
73796
73797
73798
73799
73800
73801
73802
73803
73804
73805
73806
73807
73808
73809
73810
73811
73812
73813
73814
73815
73816
73817
73818
73819
73820
73821
73822
73823
73824
73825
73826
73827
73828
73829
73830
73831
73832
73833
73834
73835
73836
73837
73838
73839
73840
73841
73842
73843
73844
73845
73846
73847
73848
73849
73850
73851
73852
73853
73854
73855
73856
73857
73858
73859
73860
73861
73862
73863
73864
73865
73866
73867
73868
73869
73870
73871
73872
73873
73874
73875
73876
73877
73878
73879
73880
73881
73882
73883
73884
73885
73886
73887
73888
73889
73890
73891
73892
73893
73894
73895
73896
73897
73898
73899
73900
73901
73902
73903
73904
73905
73906
73907
73908
73909
73910
73911
73912
73913
73914
73915
73916
73917
73918
73919
73920
73921
73922
73923
73924
73925
73926
73927
73928
73929
73930
73931
73932
73933
73934
73935
73936
73937
73938
73939
73940
73941
73942
73943
73944
73945
73946
73947
73948
73949
73950
73951
73952
73953
73954
73955
73956
73957
73958
73959
73960
73961
73962
73963
73964
73965
73966
73967
73968
73969
73970
73971
73972
73973
73974
73975
73976
73977
73978
73979
73980
73981
73982
73983
73984
73985
73986
73987
73988
73989
73990
73991
|
/***********************license start***************
* Copyright (c) 2003-2009 Cavium Networks (support@cavium.com). All rights
* reserved.
*
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met:
*
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* * Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials provided
* with the distribution.
*
* * Neither the name of Cavium Networks nor the names of
* its contributors may be used to endorse or promote products
* derived from this software without specific prior written
* permission.
*
* TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
* AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS
* OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
* RESPECT TO THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY
* REPRESENTATION OR DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT
* DEFECTS, AND CAVIUM SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES
* OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR
* PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET
* POSSESSION OR CORRESPONDENCE TO DESCRIPTION. THE ENTIRE RISK ARISING OUT
* OF USE OR PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
*
*
* For any questions regarding licensing please contact marketing@caviumnetworks.com
*
***********************license end**************************************/
/**
* @file
*
* Configuration and status register (CSR) address and type definitions for
* Octeon. Include cvmx-csr.h instead of this file directly.
*
* This file is auto generated. Do not edit.
*
* <hr>$Revision: 41586 $<hr>
*
*/
#ifndef __CVMX_CSR_TYPEDEFS_H__
#define __CVMX_CSR_TYPEDEFS_H__
/**
* cvmx_agl_gmx_bad_reg
*
* AGL_GMX_BAD_REG = A collection of things that have gone very, very wrong
*
*
* Notes:
* OUT_OVR[0], OVRFLW, TXPOP, TXPSH will be reset when MIX0_CTL[RESET] is set to 1.
* OUT_OVR[1], OVRFLW1, TXPOP1, TXPSH1 will be reset when MIX1_CTL[RESET] is set to 1.
* LOSTSTAT, STATOVR, STATOVR will bee reset when both MIX0/1_CTL[RESET] are set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_bad_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t txpsh1 : 1; /**< TX FIFO overflow (MII1) */
uint64_t txpop1 : 1; /**< TX FIFO underflow (MII1) */
uint64_t ovrflw1 : 1; /**< RX FIFO overflow (MII1) */
uint64_t txpsh : 1; /**< TX FIFO overflow */
uint64_t txpop : 1; /**< TX FIFO underflow */
uint64_t ovrflw : 1; /**< RX FIFO overflow */
uint64_t reserved_27_31 : 5;
uint64_t statovr : 1; /**< TX Statistics overflow */
uint64_t reserved_23_25 : 3;
uint64_t loststat : 1; /**< TX Statistics data was over-written
TX Stats are corrupted */
uint64_t reserved_4_21 : 18;
uint64_t out_ovr : 2; /**< Outbound data FIFO overflow */
uint64_t reserved_0_1 : 2;
#else
uint64_t reserved_0_1 : 2;
uint64_t out_ovr : 2;
uint64_t reserved_4_21 : 18;
uint64_t loststat : 1;
uint64_t reserved_23_25 : 3;
uint64_t statovr : 1;
uint64_t reserved_27_31 : 5;
uint64_t ovrflw : 1;
uint64_t txpop : 1;
uint64_t txpsh : 1;
uint64_t ovrflw1 : 1;
uint64_t txpop1 : 1;
uint64_t txpsh1 : 1;
uint64_t reserved_38_63 : 26;
#endif
} s;
struct cvmx_agl_gmx_bad_reg_s cn52xx;
struct cvmx_agl_gmx_bad_reg_s cn52xxp1;
struct cvmx_agl_gmx_bad_reg_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_35_63 : 29;
uint64_t txpsh : 1; /**< TX FIFO overflow */
uint64_t txpop : 1; /**< TX FIFO underflow */
uint64_t ovrflw : 1; /**< RX FIFO overflow */
uint64_t reserved_27_31 : 5;
uint64_t statovr : 1; /**< TX Statistics overflow */
uint64_t reserved_23_25 : 3;
uint64_t loststat : 1; /**< TX Statistics data was over-written
TX Stats are corrupted */
uint64_t reserved_3_21 : 19;
uint64_t out_ovr : 1; /**< Outbound data FIFO overflow */
uint64_t reserved_0_1 : 2;
#else
uint64_t reserved_0_1 : 2;
uint64_t out_ovr : 1;
uint64_t reserved_3_21 : 19;
uint64_t loststat : 1;
uint64_t reserved_23_25 : 3;
uint64_t statovr : 1;
uint64_t reserved_27_31 : 5;
uint64_t ovrflw : 1;
uint64_t txpop : 1;
uint64_t txpsh : 1;
uint64_t reserved_35_63 : 29;
#endif
} cn56xx;
struct cvmx_agl_gmx_bad_reg_cn56xx cn56xxp1;
} cvmx_agl_gmx_bad_reg_t;
/**
* cvmx_agl_gmx_bist
*
* AGL_GMX_BIST = GMX BIST Results
*
*
* Notes:
* Not reset when MIX*_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_bist_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t status : 10; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
- 0: gmx#.inb.drf64x78m1_bist
- 1: gmx#.outb.fif.drf64x71m1_bist
- 2: gmx#.csr.gmi0.srf8x64m1_bist
- 3: 0
- 4: 0
- 5: 0
- 6: gmx#.csr.drf20x80m1_bist
- 7: gmx#.outb.stat.drf16x27m1_bist
- 8: gmx#.outb.stat.drf40x64m1_bist
- 9: 0 */
#else
uint64_t status : 10;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_agl_gmx_bist_s cn52xx;
struct cvmx_agl_gmx_bist_s cn52xxp1;
struct cvmx_agl_gmx_bist_s cn56xx;
struct cvmx_agl_gmx_bist_s cn56xxp1;
} cvmx_agl_gmx_bist_t;
/**
* cvmx_agl_gmx_drv_ctl
*
* AGL_GMX_DRV_CTL = GMX Drive Control
*
*
* Notes:
* NCTL, PCTL, BYP_EN will be reset when MIX0_CTL[RESET] is set to 1.
* NCTL1, PCTL1, BYP_EN1 will be reset when MIX1_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_drv_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t byp_en1 : 1; /**< Compensation Controller Bypass Enable (MII1) */
uint64_t reserved_45_47 : 3;
uint64_t pctl1 : 5; /**< AGL PCTL (MII1) */
uint64_t reserved_37_39 : 3;
uint64_t nctl1 : 5; /**< AGL NCTL (MII1) */
uint64_t reserved_17_31 : 15;
uint64_t byp_en : 1; /**< Compensation Controller Bypass Enable */
uint64_t reserved_13_15 : 3;
uint64_t pctl : 5; /**< AGL PCTL */
uint64_t reserved_5_7 : 3;
uint64_t nctl : 5; /**< AGL NCTL */
#else
uint64_t nctl : 5;
uint64_t reserved_5_7 : 3;
uint64_t pctl : 5;
uint64_t reserved_13_15 : 3;
uint64_t byp_en : 1;
uint64_t reserved_17_31 : 15;
uint64_t nctl1 : 5;
uint64_t reserved_37_39 : 3;
uint64_t pctl1 : 5;
uint64_t reserved_45_47 : 3;
uint64_t byp_en1 : 1;
uint64_t reserved_49_63 : 15;
#endif
} s;
struct cvmx_agl_gmx_drv_ctl_s cn52xx;
struct cvmx_agl_gmx_drv_ctl_s cn52xxp1;
struct cvmx_agl_gmx_drv_ctl_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t byp_en : 1; /**< Compensation Controller Bypass Enable */
uint64_t reserved_13_15 : 3;
uint64_t pctl : 5; /**< AGL PCTL */
uint64_t reserved_5_7 : 3;
uint64_t nctl : 5; /**< AGL NCTL */
#else
uint64_t nctl : 5;
uint64_t reserved_5_7 : 3;
uint64_t pctl : 5;
uint64_t reserved_13_15 : 3;
uint64_t byp_en : 1;
uint64_t reserved_17_63 : 47;
#endif
} cn56xx;
struct cvmx_agl_gmx_drv_ctl_cn56xx cn56xxp1;
} cvmx_agl_gmx_drv_ctl_t;
/**
* cvmx_agl_gmx_inf_mode
*
* AGL_GMX_INF_MODE = Interface Mode
*
*
* Notes:
* Not reset when MIX*_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_inf_mode_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t en : 1; /**< Interface Enable */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t en : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_agl_gmx_inf_mode_s cn52xx;
struct cvmx_agl_gmx_inf_mode_s cn52xxp1;
struct cvmx_agl_gmx_inf_mode_s cn56xx;
struct cvmx_agl_gmx_inf_mode_s cn56xxp1;
} cvmx_agl_gmx_inf_mode_t;
/**
* cvmx_agl_gmx_prt#_cfg
*
* AGL_GMX_PRT_CFG = Port description
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_prtx_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t tx_en : 1; /**< Port enable. Must be set for Octane to send
RMGII traffic. When this bit clear on a given
port, then all MII cycles will appear as
inter-frame cycles. */
uint64_t rx_en : 1; /**< Port enable. Must be set for Octane to receive
RMGII traffic. When this bit clear on a given
port, then the all MII cycles will appear as
inter-frame cycles. */
uint64_t slottime : 1; /**< Slot Time for Half-Duplex operation
0 = 512 bitimes (10/100Mbs operation)
1 = Reserved */
uint64_t duplex : 1; /**< Duplex
0 = Half Duplex (collisions/extentions/bursts)
1 = Full Duplex */
uint64_t speed : 1; /**< Link Speed
0 = 10/100Mbs operation
1 = Reserved */
uint64_t en : 1; /**< Link Enable
When EN is clear, packets will not be received
or transmitted (including PAUSE and JAM packets).
If EN is cleared while a packet is currently
being received or transmitted, the packet will
be allowed to complete before the bus is idled.
On the RX side, subsequent packets in a burst
will be ignored. */
#else
uint64_t en : 1;
uint64_t speed : 1;
uint64_t duplex : 1;
uint64_t slottime : 1;
uint64_t rx_en : 1;
uint64_t tx_en : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_agl_gmx_prtx_cfg_s cn52xx;
struct cvmx_agl_gmx_prtx_cfg_s cn52xxp1;
struct cvmx_agl_gmx_prtx_cfg_s cn56xx;
struct cvmx_agl_gmx_prtx_cfg_s cn56xxp1;
} cvmx_agl_gmx_prtx_cfg_t;
/**
* cvmx_agl_gmx_rx#_adr_cam0
*
* AGL_GMX_RX_ADR_CAM = Address Filtering Control
*
*
* Notes:
* Not reset when MIX*_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_adr_cam0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to AGL_GMX_RX_ADR_CAM will not
change the CSR when AGL_GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_agl_gmx_rxx_adr_cam0_s cn52xx;
struct cvmx_agl_gmx_rxx_adr_cam0_s cn52xxp1;
struct cvmx_agl_gmx_rxx_adr_cam0_s cn56xx;
struct cvmx_agl_gmx_rxx_adr_cam0_s cn56xxp1;
} cvmx_agl_gmx_rxx_adr_cam0_t;
/**
* cvmx_agl_gmx_rx#_adr_cam1
*
* AGL_GMX_RX_ADR_CAM = Address Filtering Control
*
*
* Notes:
* Not reset when MIX*_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_adr_cam1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to AGL_GMX_RX_ADR_CAM will not
change the CSR when AGL_GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_agl_gmx_rxx_adr_cam1_s cn52xx;
struct cvmx_agl_gmx_rxx_adr_cam1_s cn52xxp1;
struct cvmx_agl_gmx_rxx_adr_cam1_s cn56xx;
struct cvmx_agl_gmx_rxx_adr_cam1_s cn56xxp1;
} cvmx_agl_gmx_rxx_adr_cam1_t;
/**
* cvmx_agl_gmx_rx#_adr_cam2
*
* AGL_GMX_RX_ADR_CAM = Address Filtering Control
*
*
* Notes:
* Not reset when MIX*_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_adr_cam2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to AGL_GMX_RX_ADR_CAM will not
change the CSR when AGL_GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_agl_gmx_rxx_adr_cam2_s cn52xx;
struct cvmx_agl_gmx_rxx_adr_cam2_s cn52xxp1;
struct cvmx_agl_gmx_rxx_adr_cam2_s cn56xx;
struct cvmx_agl_gmx_rxx_adr_cam2_s cn56xxp1;
} cvmx_agl_gmx_rxx_adr_cam2_t;
/**
* cvmx_agl_gmx_rx#_adr_cam3
*
* AGL_GMX_RX_ADR_CAM = Address Filtering Control
*
*
* Notes:
* Not reset when MIX*_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_adr_cam3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to AGL_GMX_RX_ADR_CAM will not
change the CSR when AGL_GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_agl_gmx_rxx_adr_cam3_s cn52xx;
struct cvmx_agl_gmx_rxx_adr_cam3_s cn52xxp1;
struct cvmx_agl_gmx_rxx_adr_cam3_s cn56xx;
struct cvmx_agl_gmx_rxx_adr_cam3_s cn56xxp1;
} cvmx_agl_gmx_rxx_adr_cam3_t;
/**
* cvmx_agl_gmx_rx#_adr_cam4
*
* AGL_GMX_RX_ADR_CAM = Address Filtering Control
*
*
* Notes:
* Not reset when MIX*_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_adr_cam4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to AGL_GMX_RX_ADR_CAM will not
change the CSR when AGL_GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_agl_gmx_rxx_adr_cam4_s cn52xx;
struct cvmx_agl_gmx_rxx_adr_cam4_s cn52xxp1;
struct cvmx_agl_gmx_rxx_adr_cam4_s cn56xx;
struct cvmx_agl_gmx_rxx_adr_cam4_s cn56xxp1;
} cvmx_agl_gmx_rxx_adr_cam4_t;
/**
* cvmx_agl_gmx_rx#_adr_cam5
*
* AGL_GMX_RX_ADR_CAM = Address Filtering Control
*
*
* Notes:
* Not reset when MIX*_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_adr_cam5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to AGL_GMX_RX_ADR_CAM will not
change the CSR when AGL_GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_agl_gmx_rxx_adr_cam5_s cn52xx;
struct cvmx_agl_gmx_rxx_adr_cam5_s cn52xxp1;
struct cvmx_agl_gmx_rxx_adr_cam5_s cn56xx;
struct cvmx_agl_gmx_rxx_adr_cam5_s cn56xxp1;
} cvmx_agl_gmx_rxx_adr_cam5_t;
/**
* cvmx_agl_gmx_rx#_adr_cam_en
*
* AGL_GMX_RX_ADR_CAM_EN = Address Filtering Control Enable
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_adr_cam_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t en : 8; /**< CAM Entry Enables */
#else
uint64_t en : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_agl_gmx_rxx_adr_cam_en_s cn52xx;
struct cvmx_agl_gmx_rxx_adr_cam_en_s cn52xxp1;
struct cvmx_agl_gmx_rxx_adr_cam_en_s cn56xx;
struct cvmx_agl_gmx_rxx_adr_cam_en_s cn56xxp1;
} cvmx_agl_gmx_rxx_adr_cam_en_t;
/**
* cvmx_agl_gmx_rx#_adr_ctl
*
* AGL_GMX_RX_ADR_CTL = Address Filtering Control
*
*
* Notes:
* * ALGORITHM
* Here is some pseudo code that represents the address filter behavior.
*
* @verbatim
* bool dmac_addr_filter(uint8 prt, uint48 dmac) [
* ASSERT(prt >= 0 && prt <= 3);
* if (is_bcst(dmac)) // broadcast accept
* return (AGL_GMX_RX[prt]_ADR_CTL[BCST] ? ACCEPT : REJECT);
* if (is_mcst(dmac) & AGL_GMX_RX[prt]_ADR_CTL[MCST] == 1) // multicast reject
* return REJECT;
* if (is_mcst(dmac) & AGL_GMX_RX[prt]_ADR_CTL[MCST] == 2) // multicast accept
* return ACCEPT;
*
* cam_hit = 0;
*
* for (i=0; i<8; i++) [
* if (AGL_GMX_RX[prt]_ADR_CAM_EN[EN<i>] == 0)
* continue;
* uint48 unswizzled_mac_adr = 0x0;
* for (j=5; j>=0; j--) [
* unswizzled_mac_adr = (unswizzled_mac_adr << 8) | AGL_GMX_RX[prt]_ADR_CAM[j][ADR<i*8+7:i*8>];
* ]
* if (unswizzled_mac_adr == dmac) [
* cam_hit = 1;
* break;
* ]
* ]
*
* if (cam_hit)
* return (AGL_GMX_RX[prt]_ADR_CTL[CAM_MODE] ? ACCEPT : REJECT);
* else
* return (AGL_GMX_RX[prt]_ADR_CTL[CAM_MODE] ? REJECT : ACCEPT);
* ]
* @endverbatim
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_adr_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t cam_mode : 1; /**< Allow or deny DMAC address filter
0 = reject the packet on DMAC address match
1 = accept the packet on DMAC address match */
uint64_t mcst : 2; /**< Multicast Mode
0 = Use the Address Filter CAM
1 = Force reject all multicast packets
2 = Force accept all multicast packets
3 = Reserved */
uint64_t bcst : 1; /**< Accept All Broadcast Packets */
#else
uint64_t bcst : 1;
uint64_t mcst : 2;
uint64_t cam_mode : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_agl_gmx_rxx_adr_ctl_s cn52xx;
struct cvmx_agl_gmx_rxx_adr_ctl_s cn52xxp1;
struct cvmx_agl_gmx_rxx_adr_ctl_s cn56xx;
struct cvmx_agl_gmx_rxx_adr_ctl_s cn56xxp1;
} cvmx_agl_gmx_rxx_adr_ctl_t;
/**
* cvmx_agl_gmx_rx#_decision
*
* AGL_GMX_RX_DECISION = The byte count to decide when to accept or filter a packet
*
*
* Notes:
* As each byte in a packet is received by GMX, the L2 byte count is compared
* against the AGL_GMX_RX_DECISION[CNT]. The L2 byte count is the number of bytes
* from the beginning of the L2 header (DMAC). In normal operation, the L2
* header begins after the PREAMBLE+SFD (AGL_GMX_RX_FRM_CTL[PRE_CHK]=1) and any
* optional UDD skip data (AGL_GMX_RX_UDD_SKP[LEN]).
*
* When AGL_GMX_RX_FRM_CTL[PRE_CHK] is clear, PREAMBLE+SFD are prepended to the
* packet and would require UDD skip length to account for them.
*
* L2 Size
* Port Mode <=AGL_GMX_RX_DECISION bytes (default=24) >AGL_GMX_RX_DECISION bytes (default=24)
*
* MII/Full Duplex accept packet apply filters
* no filtering is applied accept packet based on DMAC and PAUSE packet filters
*
* MII/Half Duplex drop packet apply filters
* packet is unconditionally dropped accept packet based on DMAC
*
* where l2_size = MAX(0, total_packet_size - AGL_GMX_RX_UDD_SKP[LEN] - ((AGL_GMX_RX_FRM_CTL[PRE_CHK]==1)*8)
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_decision_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t cnt : 5; /**< The byte count to decide when to accept or filter
a packet. */
#else
uint64_t cnt : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_agl_gmx_rxx_decision_s cn52xx;
struct cvmx_agl_gmx_rxx_decision_s cn52xxp1;
struct cvmx_agl_gmx_rxx_decision_s cn56xx;
struct cvmx_agl_gmx_rxx_decision_s cn56xxp1;
} cvmx_agl_gmx_rxx_decision_t;
/**
* cvmx_agl_gmx_rx#_frm_chk
*
* AGL_GMX_RX_FRM_CHK = Which frame errors will set the ERR bit of the frame
*
*
* Notes:
* If AGL_GMX_RX_UDD_SKP[LEN] != 0, then LENERR will be forced to zero in HW.
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_frm_chk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with MII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t reserved_1_1 : 1;
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t reserved_1_1 : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_agl_gmx_rxx_frm_chk_s cn52xx;
struct cvmx_agl_gmx_rxx_frm_chk_s cn52xxp1;
struct cvmx_agl_gmx_rxx_frm_chk_s cn56xx;
struct cvmx_agl_gmx_rxx_frm_chk_s cn56xxp1;
} cvmx_agl_gmx_rxx_frm_chk_t;
/**
* cvmx_agl_gmx_rx#_frm_ctl
*
* AGL_GMX_RX_FRM_CTL = Frame Control
*
*
* Notes:
* * PRE_CHK
* When set, the MII state expects a typical frame consisting of
* INTER_FRAME=>PREAMBLE(x7)=>SFD(x1)=>DAT. The state machine watches for
* this exact sequence in order to recognize a valid frame and push frame
* data into the Octane. There must be exactly 7 PREAMBLE cycles followed by
* the single SFD cycle for the frame to be accepted.
*
* When a problem does occur within the PREAMBLE seqeunce, the frame is
* marked as bad and not sent into the core. The AGL_GMX_RX_INT_REG[PCTERR]
* interrupt is also raised.
*
* * PRE_STRP
* When PRE_CHK is set (indicating that the PREAMBLE will be sent), PRE_STRP
* determines if the PREAMBLE+SFD bytes are thrown away or sent to the Octane
* core as part of the packet.
*
* In either mode, the PREAMBLE+SFD bytes are not counted toward the packet
* size when checking against the MIN and MAX bounds. Furthermore, the bytes
* are skipped when locating the start of the L2 header for DMAC and Control
* frame recognition.
*
* * CTL_BCK/CTL_DRP
* These bits control how the HW handles incoming PAUSE packets. Here are
* the most common modes of operation:
* CTL_BCK=1,CTL_DRP=1 - HW does it all
* CTL_BCK=0,CTL_DRP=0 - SW sees all pause frames
* CTL_BCK=0,CTL_DRP=1 - all pause frames are completely ignored
*
* These control bits should be set to CTL_BCK=0,CTL_DRP=0 in halfdup mode.
* Since PAUSE packets only apply to fulldup operation, any PAUSE packet
* would constitute an exception which should be handled by the processing
* cores. PAUSE packets should not be forwarded.
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_frm_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t pre_align : 1; /**< When set, PREAMBLE parser aligns the the SFD byte
regardless of the number of previous PREAMBLE
nibbles. In this mode, PREAMBLE can be consumed
by the HW so when PRE_ALIGN is set, PRE_FREE,
PRE_STRP must be set for correct operation.
PRE_CHK must be set to enable this and all
PREAMBLE features. */
uint64_t pad_len : 1; /**< When set, disables the length check for non-min
sized pkts with padding in the client data */
uint64_t vlan_len : 1; /**< When set, disables the length check for VLAN pkts */
uint64_t pre_free : 1; /**< When set, PREAMBLE checking is less strict.
0 - 254 cycles of PREAMBLE followed by SFD
PRE_FREE must be set if PRE_ALIGN is set.
PRE_CHK must be set to enable this and all
PREAMBLE features. */
uint64_t ctl_smac : 1; /**< Control Pause Frames can match station SMAC */
uint64_t ctl_mcst : 1; /**< Control Pause Frames can match globally assign
Multicast address */
uint64_t ctl_bck : 1; /**< Forward pause information to TX block */
uint64_t ctl_drp : 1; /**< Drop Control Pause Frames */
uint64_t pre_strp : 1; /**< Strip off the preamble (when present)
0=PREAMBLE+SFD is sent to core as part of frame
1=PREAMBLE+SFD is dropped
PRE_STRP must be set if PRE_ALIGN is set.
PRE_CHK must be set to enable this and all
PREAMBLE features. */
uint64_t pre_chk : 1; /**< This port is configured to send PREAMBLE+SFD
to begin every frame. GMX checks that the
PREAMBLE is sent correctly */
#else
uint64_t pre_chk : 1;
uint64_t pre_strp : 1;
uint64_t ctl_drp : 1;
uint64_t ctl_bck : 1;
uint64_t ctl_mcst : 1;
uint64_t ctl_smac : 1;
uint64_t pre_free : 1;
uint64_t vlan_len : 1;
uint64_t pad_len : 1;
uint64_t pre_align : 1;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_agl_gmx_rxx_frm_ctl_s cn52xx;
struct cvmx_agl_gmx_rxx_frm_ctl_s cn52xxp1;
struct cvmx_agl_gmx_rxx_frm_ctl_s cn56xx;
struct cvmx_agl_gmx_rxx_frm_ctl_s cn56xxp1;
} cvmx_agl_gmx_rxx_frm_ctl_t;
/**
* cvmx_agl_gmx_rx#_frm_max
*
* AGL_GMX_RX_FRM_MAX = Frame Max length
*
*
* Notes:
* When changing the LEN field, be sure that LEN does not exceed
* AGL_GMX_RX_JABBER[CNT]. Failure to meet this constraint will cause packets that
* are within the maximum length parameter to be rejected because they exceed
* the AGL_GMX_RX_JABBER[CNT] limit.
*
* Notes:
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_frm_max_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t len : 16; /**< Byte count for Max-sized frame check
Failing packets set the MAXERR interrupt and are
optionally sent with opcode==MAXERR
LEN <= AGL_GMX_RX_JABBER[CNT] */
#else
uint64_t len : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_rxx_frm_max_s cn52xx;
struct cvmx_agl_gmx_rxx_frm_max_s cn52xxp1;
struct cvmx_agl_gmx_rxx_frm_max_s cn56xx;
struct cvmx_agl_gmx_rxx_frm_max_s cn56xxp1;
} cvmx_agl_gmx_rxx_frm_max_t;
/**
* cvmx_agl_gmx_rx#_frm_min
*
* AGL_GMX_RX_FRM_MIN = Frame Min length
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_frm_min_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t len : 16; /**< Byte count for Min-sized frame check
Failing packets set the MINERR interrupt and are
optionally sent with opcode==MINERR */
#else
uint64_t len : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_rxx_frm_min_s cn52xx;
struct cvmx_agl_gmx_rxx_frm_min_s cn52xxp1;
struct cvmx_agl_gmx_rxx_frm_min_s cn56xx;
struct cvmx_agl_gmx_rxx_frm_min_s cn56xxp1;
} cvmx_agl_gmx_rxx_frm_min_t;
/**
* cvmx_agl_gmx_rx#_ifg
*
* AGL_GMX_RX_IFG = RX Min IFG
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_ifg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t ifg : 4; /**< Min IFG between packets used to determine IFGERR */
#else
uint64_t ifg : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_agl_gmx_rxx_ifg_s cn52xx;
struct cvmx_agl_gmx_rxx_ifg_s cn52xxp1;
struct cvmx_agl_gmx_rxx_ifg_s cn56xx;
struct cvmx_agl_gmx_rxx_ifg_s cn56xxp1;
} cvmx_agl_gmx_rxx_ifg_t;
/**
* cvmx_agl_gmx_rx#_int_en
*
* AGL_GMX_RX_INT_EN = Interrupt Enable
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t reserved_16_18 : 3;
uint64_t ifgerr : 1; /**< Interframe Gap Violation */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< MII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow */
uint64_t reserved_9_9 : 1;
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t reserved_1_1 : 1;
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t reserved_1_1 : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t reserved_9_9 : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t reserved_16_18 : 3;
uint64_t pause_drp : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_agl_gmx_rxx_int_en_s cn52xx;
struct cvmx_agl_gmx_rxx_int_en_s cn52xxp1;
struct cvmx_agl_gmx_rxx_int_en_s cn56xx;
struct cvmx_agl_gmx_rxx_int_en_s cn56xxp1;
} cvmx_agl_gmx_rxx_int_en_t;
/**
* cvmx_agl_gmx_rx#_int_reg
*
* AGL_GMX_RX_INT_REG = Interrupt Register
*
*
* Notes:
* (1) exceptions will only be raised to the control processor if the
* corresponding bit in the AGL_GMX_RX_INT_EN register is set.
*
* (2) exception conditions 10:0 can also set the rcv/opcode in the received
* packet's workQ entry. The AGL_GMX_RX_FRM_CHK register provides a bit mask
* for configuring which conditions set the error.
*
* (3) in half duplex operation, the expectation is that collisions will appear
* as MINERRs.
*
* (4) JABBER - An RX Jabber error indicates that a packet was received which
* is longer than the maximum allowed packet as defined by the
* system. GMX will truncate the packet at the JABBER count.
* Failure to do so could lead to system instabilty.
*
* (6) MAXERR - for untagged frames, the total frame DA+SA+TL+DATA+PAD+FCS >
* AGL_GMX_RX_FRM_MAX. For tagged frames, DA+SA+VLAN+TL+DATA+PAD+FCS
* > AGL_GMX_RX_FRM_MAX + 4*VLAN_VAL + 4*VLAN_STACKED.
*
* (7) MINERR - total frame DA+SA+TL+DATA+PAD+FCS < AGL_GMX_RX_FRM_MIN.
*
* (8) ALNERR - Indicates that the packet received was not an integer number of
* bytes. If FCS checking is enabled, ALNERR will only assert if
* the FCS is bad. If FCS checking is disabled, ALNERR will
* assert in all non-integer frame cases.
*
* (9) Collisions - Collisions can only occur in half-duplex mode. A collision
* is assumed by the receiver when the received
* frame < AGL_GMX_RX_FRM_MIN - this is normally a MINERR
*
* (A) LENERR - Length errors occur when the received packet does not match the
* length field. LENERR is only checked for packets between 64
* and 1500 bytes. For untagged frames, the length must exact
* match. For tagged frames the length or length+4 must match.
*
* (B) PCTERR - checks that the frame transtions from PREAMBLE=>SFD=>DATA.
* Does not check the number of PREAMBLE cycles.
*
* (C) OVRERR - Not to be included in the HRM
*
* OVRERR is an architectural assertion check internal to GMX to
* make sure no assumption was violated. In a correctly operating
* system, this interrupt can never fire.
*
* GMX has an internal arbiter which selects which of 4 ports to
* buffer in the main RX FIFO. If we normally buffer 8 bytes,
* then each port will typically push a tick every 8 cycles - if
* the packet interface is going as fast as possible. If there
* are four ports, they push every two cycles. So that's the
* assumption. That the inbound module will always be able to
* consume the tick before another is produced. If that doesn't
* happen - that's when OVRERR will assert.
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t reserved_16_18 : 3;
uint64_t ifgerr : 1; /**< Interframe Gap Violation
Does not necessarily indicate a failure */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< MII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
This interrupt should never assert */
uint64_t reserved_9_9 : 1;
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with MII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t reserved_1_1 : 1;
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t reserved_1_1 : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t reserved_9_9 : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t reserved_16_18 : 3;
uint64_t pause_drp : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_agl_gmx_rxx_int_reg_s cn52xx;
struct cvmx_agl_gmx_rxx_int_reg_s cn52xxp1;
struct cvmx_agl_gmx_rxx_int_reg_s cn56xx;
struct cvmx_agl_gmx_rxx_int_reg_s cn56xxp1;
} cvmx_agl_gmx_rxx_int_reg_t;
/**
* cvmx_agl_gmx_rx#_jabber
*
* AGL_GMX_RX_JABBER = The max size packet after which GMX will truncate
*
*
* Notes:
* CNT must be 8-byte aligned such that CNT[2:0] == 0
*
* The packet that will be sent to the packet input logic will have an
* additionl 8 bytes if AGL_GMX_RX_FRM_CTL[PRE_CHK] is set and
* AGL_GMX_RX_FRM_CTL[PRE_STRP] is clear. The max packet that will be sent is
* defined as...
*
* max_sized_packet = AGL_GMX_RX_JABBER[CNT]+((AGL_GMX_RX_FRM_CTL[PRE_CHK] & !AGL_GMX_RX_FRM_CTL[PRE_STRP])*8)
*
* Be sure the CNT field value is at least as large as the
* AGL_GMX_RX_FRM_MAX[LEN] value. Failure to meet this constraint will cause
* packets that are within the AGL_GMX_RX_FRM_MAX[LEN] length to be rejected
* because they exceed the CNT limit.
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_jabber_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt : 16; /**< Byte count for jabber check
Failing packets set the JABBER interrupt and are
optionally sent with opcode==JABBER
GMX will truncate the packet to CNT bytes
CNT >= AGL_GMX_RX_FRM_MAX[LEN] */
#else
uint64_t cnt : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_rxx_jabber_s cn52xx;
struct cvmx_agl_gmx_rxx_jabber_s cn52xxp1;
struct cvmx_agl_gmx_rxx_jabber_s cn56xx;
struct cvmx_agl_gmx_rxx_jabber_s cn56xxp1;
} cvmx_agl_gmx_rxx_jabber_t;
/**
* cvmx_agl_gmx_rx#_pause_drop_time
*
* AGL_GMX_RX_PAUSE_DROP_TIME = The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_pause_drop_time_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t status : 16; /**< Time extracted from the dropped PAUSE packet */
#else
uint64_t status : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_rxx_pause_drop_time_s cn52xx;
struct cvmx_agl_gmx_rxx_pause_drop_time_s cn52xxp1;
struct cvmx_agl_gmx_rxx_pause_drop_time_s cn56xx;
struct cvmx_agl_gmx_rxx_pause_drop_time_s cn56xxp1;
} cvmx_agl_gmx_rxx_pause_drop_time_t;
/**
* cvmx_agl_gmx_rx#_stats_ctl
*
* AGL_GMX_RX_STATS_CTL = RX Stats Control register
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t rd_clr : 1; /**< RX Stats registers will clear on reads */
#else
uint64_t rd_clr : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_ctl_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_ctl_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_ctl_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_ctl_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_ctl_t;
/**
* cvmx_agl_gmx_rx#_stats_octs
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_octs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t cnt : 48; /**< Octet count of received good packets */
#else
uint64_t cnt : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_octs_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_octs_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_octs_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_octs_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_octs_t;
/**
* cvmx_agl_gmx_rx#_stats_octs_ctl
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_octs_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t cnt : 48; /**< Octet count of received pause packets */
#else
uint64_t cnt : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_octs_ctl_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_octs_ctl_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_octs_ctl_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_octs_ctl_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_octs_ctl_t;
/**
* cvmx_agl_gmx_rx#_stats_octs_dmac
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_octs_dmac_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t cnt : 48; /**< Octet count of filtered dmac packets */
#else
uint64_t cnt : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_octs_dmac_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_octs_dmac_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_octs_dmac_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_octs_dmac_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_octs_dmac_t;
/**
* cvmx_agl_gmx_rx#_stats_octs_drp
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_octs_drp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t cnt : 48; /**< Octet count of dropped packets */
#else
uint64_t cnt : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_octs_drp_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_octs_drp_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_octs_drp_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_octs_drp_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_octs_drp_t;
/**
* cvmx_agl_gmx_rx#_stats_pkts
*
* AGL_GMX_RX_STATS_PKTS
*
* Count of good received packets - packets that are not recognized as PAUSE
* packets, dropped due the DMAC filter, dropped due FIFO full status, or
* have any other OPCODE (FCS, Length, etc).
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_pkts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of received good packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_pkts_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_pkts_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_pkts_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_pkts_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_pkts_t;
/**
* cvmx_agl_gmx_rx#_stats_pkts_bad
*
* AGL_GMX_RX_STATS_PKTS_BAD
*
* Count of all packets received with some error that were not dropped
* either due to the dmac filter or lack of room in the receive FIFO.
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_pkts_bad_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of bad packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_pkts_bad_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_pkts_bad_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_pkts_bad_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_pkts_bad_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_pkts_bad_t;
/**
* cvmx_agl_gmx_rx#_stats_pkts_ctl
*
* AGL_GMX_RX_STATS_PKTS_CTL
*
* Count of all packets received that were recognized as Flow Control or
* PAUSE packets. PAUSE packets with any kind of error are counted in
* AGL_GMX_RX_STATS_PKTS_BAD. Pause packets can be optionally dropped or
* forwarded based on the AGL_GMX_RX_FRM_CTL[CTL_DRP] bit. This count
* increments regardless of whether the packet is dropped. Pause packets
* will never be counted in AGL_GMX_RX_STATS_PKTS. Packets dropped due the dmac
* filter will be counted in AGL_GMX_RX_STATS_PKTS_DMAC and not here.
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of received pause packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_pkts_ctl_t;
/**
* cvmx_agl_gmx_rx#_stats_pkts_dmac
*
* AGL_GMX_RX_STATS_PKTS_DMAC
*
* Count of all packets received that were dropped by the dmac filter.
* Packets that match the DMAC will be dropped and counted here regardless
* of if they were bad packets. These packets will never be counted in
* AGL_GMX_RX_STATS_PKTS.
*
* Some packets that were not able to satisify the DECISION_CNT may not
* actually be dropped by Octeon, but they will be counted here as if they
* were dropped.
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of filtered dmac packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_pkts_dmac_t;
/**
* cvmx_agl_gmx_rx#_stats_pkts_drp
*
* AGL_GMX_RX_STATS_PKTS_DRP
*
* Count of all packets received that were dropped due to a full receive
* FIFO. This counts good and bad packets received - all packets dropped by
* the FIFO. It does not count packets dropped by the dmac or pause packet
* filters.
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_stats_pkts_drp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of dropped packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_agl_gmx_rxx_stats_pkts_drp_s cn52xx;
struct cvmx_agl_gmx_rxx_stats_pkts_drp_s cn52xxp1;
struct cvmx_agl_gmx_rxx_stats_pkts_drp_s cn56xx;
struct cvmx_agl_gmx_rxx_stats_pkts_drp_s cn56xxp1;
} cvmx_agl_gmx_rxx_stats_pkts_drp_t;
/**
* cvmx_agl_gmx_rx#_udd_skp
*
* AGL_GMX_RX_UDD_SKP = Amount of User-defined data before the start of the L2 data
*
*
* Notes:
* (1) The skip bytes are part of the packet and will be sent down the NCB
* packet interface and will be handled by PKI.
*
* (2) The system can determine if the UDD bytes are included in the FCS check
* by using the FCSSEL field - if the FCS check is enabled.
*
* (3) Assume that the preamble/sfd is always at the start of the frame - even
* before UDD bytes. In most cases, there will be no preamble in these
* cases since it will be MII to MII communication without a PHY
* involved.
*
* (4) We can still do address filtering and control packet filtering is the
* user desires.
*
* (5) UDD_SKP must be 0 in half-duplex operation unless
* AGL_GMX_RX_FRM_CTL[PRE_CHK] is clear. If AGL_GMX_RX_FRM_CTL[PRE_CHK] is set,
* then UDD_SKP will normally be 8.
*
* (6) In all cases, the UDD bytes will be sent down the packet interface as
* part of the packet. The UDD bytes are never stripped from the actual
* packet.
*
* (7) If LEN != 0, then AGL_GMX_RX_FRM_CHK[LENERR] will be disabled and AGL_GMX_RX_INT_REG[LENERR] will be zero
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rxx_udd_skp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t fcssel : 1; /**< Include the skip bytes in the FCS calculation
0 = all skip bytes are included in FCS
1 = the skip bytes are not included in FCS */
uint64_t reserved_7_7 : 1;
uint64_t len : 7; /**< Amount of User-defined data before the start of
the L2 data. Zero means L2 comes first.
Max value is 64. */
#else
uint64_t len : 7;
uint64_t reserved_7_7 : 1;
uint64_t fcssel : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_agl_gmx_rxx_udd_skp_s cn52xx;
struct cvmx_agl_gmx_rxx_udd_skp_s cn52xxp1;
struct cvmx_agl_gmx_rxx_udd_skp_s cn56xx;
struct cvmx_agl_gmx_rxx_udd_skp_s cn56xxp1;
} cvmx_agl_gmx_rxx_udd_skp_t;
/**
* cvmx_agl_gmx_rx_bp_drop#
*
* AGL_GMX_RX_BP_DROP = FIFO mark for packet drop
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rx_bp_dropx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t mark : 6; /**< Number of 8B ticks to reserve in the RX FIFO.
When the FIFO exceeds this count, packets will
be dropped and not buffered.
MARK should typically be programmed to 2.
Failure to program correctly can lead to system
instability. */
#else
uint64_t mark : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_agl_gmx_rx_bp_dropx_s cn52xx;
struct cvmx_agl_gmx_rx_bp_dropx_s cn52xxp1;
struct cvmx_agl_gmx_rx_bp_dropx_s cn56xx;
struct cvmx_agl_gmx_rx_bp_dropx_s cn56xxp1;
} cvmx_agl_gmx_rx_bp_dropx_t;
/**
* cvmx_agl_gmx_rx_bp_off#
*
* AGL_GMX_RX_BP_OFF = Lowater mark for packet drop
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rx_bp_offx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t mark : 6; /**< Water mark (8B ticks) to deassert backpressure */
#else
uint64_t mark : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_agl_gmx_rx_bp_offx_s cn52xx;
struct cvmx_agl_gmx_rx_bp_offx_s cn52xxp1;
struct cvmx_agl_gmx_rx_bp_offx_s cn56xx;
struct cvmx_agl_gmx_rx_bp_offx_s cn56xxp1;
} cvmx_agl_gmx_rx_bp_offx_t;
/**
* cvmx_agl_gmx_rx_bp_on#
*
* AGL_GMX_RX_BP_ON = Hiwater mark for port/interface backpressure
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rx_bp_onx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t mark : 9; /**< Hiwater mark (8B ticks) for backpressure. */
#else
uint64_t mark : 9;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_agl_gmx_rx_bp_onx_s cn52xx;
struct cvmx_agl_gmx_rx_bp_onx_s cn52xxp1;
struct cvmx_agl_gmx_rx_bp_onx_s cn56xx;
struct cvmx_agl_gmx_rx_bp_onx_s cn56xxp1;
} cvmx_agl_gmx_rx_bp_onx_t;
/**
* cvmx_agl_gmx_rx_prt_info
*
* AGL_GMX_RX_PRT_INFO = state information for the ports
*
*
* Notes:
* COMMIT[0], DROP[0] will be reset when MIX0_CTL[RESET] is set to 1.
* COMMIT[1], DROP[1] will be reset when MIX1_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rx_prt_info_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t drop : 2; /**< Port indication that data was dropped */
uint64_t reserved_2_15 : 14;
uint64_t commit : 2; /**< Port indication that SOP was accepted */
#else
uint64_t commit : 2;
uint64_t reserved_2_15 : 14;
uint64_t drop : 2;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_agl_gmx_rx_prt_info_s cn52xx;
struct cvmx_agl_gmx_rx_prt_info_s cn52xxp1;
struct cvmx_agl_gmx_rx_prt_info_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t drop : 1; /**< Port indication that data was dropped */
uint64_t reserved_1_15 : 15;
uint64_t commit : 1; /**< Port indication that SOP was accepted */
#else
uint64_t commit : 1;
uint64_t reserved_1_15 : 15;
uint64_t drop : 1;
uint64_t reserved_17_63 : 47;
#endif
} cn56xx;
struct cvmx_agl_gmx_rx_prt_info_cn56xx cn56xxp1;
} cvmx_agl_gmx_rx_prt_info_t;
/**
* cvmx_agl_gmx_rx_tx_status
*
* AGL_GMX_RX_TX_STATUS = GMX RX/TX Status
*
*
* Notes:
* RX[0], TX[0] will be reset when MIX0_CTL[RESET] is set to 1.
* RX[1], TX[1] will be reset when MIX1_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_rx_tx_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t tx : 2; /**< Transmit data since last read */
uint64_t reserved_2_3 : 2;
uint64_t rx : 2; /**< Receive data since last read */
#else
uint64_t rx : 2;
uint64_t reserved_2_3 : 2;
uint64_t tx : 2;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_agl_gmx_rx_tx_status_s cn52xx;
struct cvmx_agl_gmx_rx_tx_status_s cn52xxp1;
struct cvmx_agl_gmx_rx_tx_status_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t tx : 1; /**< Transmit data since last read */
uint64_t reserved_1_3 : 3;
uint64_t rx : 1; /**< Receive data since last read */
#else
uint64_t rx : 1;
uint64_t reserved_1_3 : 3;
uint64_t tx : 1;
uint64_t reserved_5_63 : 59;
#endif
} cn56xx;
struct cvmx_agl_gmx_rx_tx_status_cn56xx cn56xxp1;
} cvmx_agl_gmx_rx_tx_status_t;
/**
* cvmx_agl_gmx_smac#
*
* AGL_GMX_SMAC = MII SMAC
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_smacx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t smac : 48; /**< The SMAC field is used for generating and
accepting Control Pause packets */
#else
uint64_t smac : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_agl_gmx_smacx_s cn52xx;
struct cvmx_agl_gmx_smacx_s cn52xxp1;
struct cvmx_agl_gmx_smacx_s cn56xx;
struct cvmx_agl_gmx_smacx_s cn56xxp1;
} cvmx_agl_gmx_smacx_t;
/**
* cvmx_agl_gmx_stat_bp
*
* AGL_GMX_STAT_BP = Number of cycles that the TX/Stats block has help up operation
*
*
* Notes:
* Additionally reset when both MIX0/1_CTL[RESET] are set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_stat_bp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t bp : 1; /**< Current BP state */
uint64_t cnt : 16; /**< Number of cycles that BP has been asserted
Saturating counter */
#else
uint64_t cnt : 16;
uint64_t bp : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_agl_gmx_stat_bp_s cn52xx;
struct cvmx_agl_gmx_stat_bp_s cn52xxp1;
struct cvmx_agl_gmx_stat_bp_s cn56xx;
struct cvmx_agl_gmx_stat_bp_s cn56xxp1;
} cvmx_agl_gmx_stat_bp_t;
/**
* cvmx_agl_gmx_tx#_append
*
* AGL_GMX_TX_APPEND = MII TX Append Control
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_append_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t force_fcs : 1; /**< Append the Ethernet FCS on each pause packet
when FCS is clear. Pause packets are normally
padded to 60 bytes. If
AGL_GMX_TX_MIN_PKT[MIN_SIZE] exceeds 59, then
FORCE_FCS will not be used. */
uint64_t fcs : 1; /**< Append the Ethernet FCS on each packet */
uint64_t pad : 1; /**< Append PAD bytes such that min sized */
uint64_t preamble : 1; /**< Prepend the Ethernet preamble on each transfer */
#else
uint64_t preamble : 1;
uint64_t pad : 1;
uint64_t fcs : 1;
uint64_t force_fcs : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_agl_gmx_txx_append_s cn52xx;
struct cvmx_agl_gmx_txx_append_s cn52xxp1;
struct cvmx_agl_gmx_txx_append_s cn56xx;
struct cvmx_agl_gmx_txx_append_s cn56xxp1;
} cvmx_agl_gmx_txx_append_t;
/**
* cvmx_agl_gmx_tx#_ctl
*
* AGL_GMX_TX_CTL = TX Control register
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t xsdef_en : 1; /**< Enables the excessive deferral check for stats
and interrupts */
uint64_t xscol_en : 1; /**< Enables the excessive collision check for stats
and interrupts */
#else
uint64_t xscol_en : 1;
uint64_t xsdef_en : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_agl_gmx_txx_ctl_s cn52xx;
struct cvmx_agl_gmx_txx_ctl_s cn52xxp1;
struct cvmx_agl_gmx_txx_ctl_s cn56xx;
struct cvmx_agl_gmx_txx_ctl_s cn56xxp1;
} cvmx_agl_gmx_txx_ctl_t;
/**
* cvmx_agl_gmx_tx#_min_pkt
*
* AGL_GMX_TX_MIN_PKT = MII TX Min Size Packet (PAD upto min size)
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_min_pkt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t min_size : 8; /**< Min frame in bytes before the FCS is applied
Padding is only appened when
AGL_GMX_TX_APPEND[PAD] for the coresponding MII
port is set. Packets will be padded to
MIN_SIZE+1 The reset value will pad to 60 bytes. */
#else
uint64_t min_size : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_agl_gmx_txx_min_pkt_s cn52xx;
struct cvmx_agl_gmx_txx_min_pkt_s cn52xxp1;
struct cvmx_agl_gmx_txx_min_pkt_s cn56xx;
struct cvmx_agl_gmx_txx_min_pkt_s cn56xxp1;
} cvmx_agl_gmx_txx_min_pkt_t;
/**
* cvmx_agl_gmx_tx#_pause_pkt_interval
*
* AGL_GMX_TX_PAUSE_PKT_INTERVAL = MII TX Pause Packet transmission interval - how often PAUSE packets will be sent
*
*
* Notes:
* Choosing proper values of AGL_GMX_TX_PAUSE_PKT_TIME[TIME] and
* AGL_GMX_TX_PAUSE_PKT_INTERVAL[INTERVAL] can be challenging to the system
* designer. It is suggested that TIME be much greater than INTERVAL and
* AGL_GMX_TX_PAUSE_ZERO[SEND] be set. This allows a periodic refresh of the PAUSE
* count and then when the backpressure condition is lifted, a PAUSE packet
* with TIME==0 will be sent indicating that Octane is ready for additional
* data.
*
* If the system chooses to not set AGL_GMX_TX_PAUSE_ZERO[SEND], then it is
* suggested that TIME and INTERVAL are programmed such that they satisify the
* following rule...
*
* INTERVAL <= TIME - (largest_pkt_size + IFG + pause_pkt_size)
*
* where largest_pkt_size is that largest packet that the system can send
* (normally 1518B), IFG is the interframe gap and pause_pkt_size is the size
* of the PAUSE packet (normally 64B).
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_pause_pkt_interval_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t interval : 16; /**< Arbitrate for a pause packet every (INTERVAL*512)
bit-times.
Normally, 0 < INTERVAL < AGL_GMX_TX_PAUSE_PKT_TIME
INTERVAL=0, will only send a single PAUSE packet
for each backpressure event */
#else
uint64_t interval : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_txx_pause_pkt_interval_s cn52xx;
struct cvmx_agl_gmx_txx_pause_pkt_interval_s cn52xxp1;
struct cvmx_agl_gmx_txx_pause_pkt_interval_s cn56xx;
struct cvmx_agl_gmx_txx_pause_pkt_interval_s cn56xxp1;
} cvmx_agl_gmx_txx_pause_pkt_interval_t;
/**
* cvmx_agl_gmx_tx#_pause_pkt_time
*
* AGL_GMX_TX_PAUSE_PKT_TIME = MII TX Pause Packet pause_time field
*
*
* Notes:
* Choosing proper values of AGL_GMX_TX_PAUSE_PKT_TIME[TIME] and
* AGL_GMX_TX_PAUSE_PKT_INTERVAL[INTERVAL] can be challenging to the system
* designer. It is suggested that TIME be much greater than INTERVAL and
* AGL_GMX_TX_PAUSE_ZERO[SEND] be set. This allows a periodic refresh of the PAUSE
* count and then when the backpressure condition is lifted, a PAUSE packet
* with TIME==0 will be sent indicating that Octane is ready for additional
* data.
*
* If the system chooses to not set AGL_GMX_TX_PAUSE_ZERO[SEND], then it is
* suggested that TIME and INTERVAL are programmed such that they satisify the
* following rule...
*
* INTERVAL <= TIME - (largest_pkt_size + IFG + pause_pkt_size)
*
* where largest_pkt_size is that largest packet that the system can send
* (normally 1518B), IFG is the interframe gap and pause_pkt_size is the size
* of the PAUSE packet (normally 64B).
*
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_pause_pkt_time_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t time : 16; /**< The pause_time field placed is outbnd pause pkts
pause_time is in 512 bit-times
Normally, TIME > AGL_GMX_TX_PAUSE_PKT_INTERVAL */
#else
uint64_t time : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_txx_pause_pkt_time_s cn52xx;
struct cvmx_agl_gmx_txx_pause_pkt_time_s cn52xxp1;
struct cvmx_agl_gmx_txx_pause_pkt_time_s cn56xx;
struct cvmx_agl_gmx_txx_pause_pkt_time_s cn56xxp1;
} cvmx_agl_gmx_txx_pause_pkt_time_t;
/**
* cvmx_agl_gmx_tx#_pause_togo
*
* AGL_GMX_TX_PAUSE_TOGO = MII TX Amount of time remaining to backpressure
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_pause_togo_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t time : 16; /**< Amount of time remaining to backpressure */
#else
uint64_t time : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_txx_pause_togo_s cn52xx;
struct cvmx_agl_gmx_txx_pause_togo_s cn52xxp1;
struct cvmx_agl_gmx_txx_pause_togo_s cn56xx;
struct cvmx_agl_gmx_txx_pause_togo_s cn56xxp1;
} cvmx_agl_gmx_txx_pause_togo_t;
/**
* cvmx_agl_gmx_tx#_pause_zero
*
* AGL_GMX_TX_PAUSE_ZERO = MII TX Amount of time remaining to backpressure
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_pause_zero_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t send : 1; /**< When backpressure condition clear, send PAUSE
packet with pause_time of zero to enable the
channel */
#else
uint64_t send : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_agl_gmx_txx_pause_zero_s cn52xx;
struct cvmx_agl_gmx_txx_pause_zero_s cn52xxp1;
struct cvmx_agl_gmx_txx_pause_zero_s cn56xx;
struct cvmx_agl_gmx_txx_pause_zero_s cn56xxp1;
} cvmx_agl_gmx_txx_pause_zero_t;
/**
* cvmx_agl_gmx_tx#_soft_pause
*
* AGL_GMX_TX_SOFT_PAUSE = MII TX Software Pause
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_soft_pause_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t time : 16; /**< Back off the TX bus for (TIME*512) bit-times
for full-duplex operation only */
#else
uint64_t time : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_txx_soft_pause_s cn52xx;
struct cvmx_agl_gmx_txx_soft_pause_s cn52xxp1;
struct cvmx_agl_gmx_txx_soft_pause_s cn56xx;
struct cvmx_agl_gmx_txx_soft_pause_s cn56xxp1;
} cvmx_agl_gmx_txx_soft_pause_t;
/**
* cvmx_agl_gmx_tx#_stat0
*
* AGL_GMX_TX_STAT0 = AGL_GMX_TX_STATS_XSDEF / AGL_GMX_TX_STATS_XSCOL
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t xsdef : 32; /**< Number of packets dropped (never successfully
sent) due to excessive deferal */
uint64_t xscol : 32; /**< Number of packets dropped (never successfully
sent) due to excessive collision. Defined by
AGL_GMX_TX_COL_ATTEMPT[LIMIT]. */
#else
uint64_t xscol : 32;
uint64_t xsdef : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat0_s cn52xx;
struct cvmx_agl_gmx_txx_stat0_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat0_s cn56xx;
struct cvmx_agl_gmx_txx_stat0_s cn56xxp1;
} cvmx_agl_gmx_txx_stat0_t;
/**
* cvmx_agl_gmx_tx#_stat1
*
* AGL_GMX_TX_STAT1 = AGL_GMX_TX_STATS_SCOL / AGL_GMX_TX_STATS_MCOL
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t scol : 32; /**< Number of packets sent with a single collision */
uint64_t mcol : 32; /**< Number of packets sent with multiple collisions
but < AGL_GMX_TX_COL_ATTEMPT[LIMIT]. */
#else
uint64_t mcol : 32;
uint64_t scol : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat1_s cn52xx;
struct cvmx_agl_gmx_txx_stat1_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat1_s cn56xx;
struct cvmx_agl_gmx_txx_stat1_s cn56xxp1;
} cvmx_agl_gmx_txx_stat1_t;
/**
* cvmx_agl_gmx_tx#_stat2
*
* AGL_GMX_TX_STAT2 = AGL_GMX_TX_STATS_OCTS
*
*
* Notes:
* - Octect counts are the sum of all data transmitted on the wire including
* packet data, pad bytes, fcs bytes, pause bytes, and jam bytes. The octect
* counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t octs : 48; /**< Number of total octets sent on the interface.
Does not count octets from frames that were
truncated due to collisions in halfdup mode. */
#else
uint64_t octs : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_agl_gmx_txx_stat2_s cn52xx;
struct cvmx_agl_gmx_txx_stat2_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat2_s cn56xx;
struct cvmx_agl_gmx_txx_stat2_s cn56xxp1;
} cvmx_agl_gmx_txx_stat2_t;
/**
* cvmx_agl_gmx_tx#_stat3
*
* AGL_GMX_TX_STAT3 = AGL_GMX_TX_STATS_PKTS
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t pkts : 32; /**< Number of total frames sent on the interface.
Does not count frames that were truncated due to
collisions in halfdup mode. */
#else
uint64_t pkts : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat3_s cn52xx;
struct cvmx_agl_gmx_txx_stat3_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat3_s cn56xx;
struct cvmx_agl_gmx_txx_stat3_s cn56xxp1;
} cvmx_agl_gmx_txx_stat3_t;
/**
* cvmx_agl_gmx_tx#_stat4
*
* AGL_GMX_TX_STAT4 = AGL_GMX_TX_STATS_HIST1 (64) / AGL_GMX_TX_STATS_HIST0 (<64)
*
*
* Notes:
* - Packet length is the sum of all data transmitted on the wire for the given
* packet including packet data, pad bytes, fcs bytes, pause bytes, and jam
* bytes. The octect counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t hist1 : 32; /**< Number of packets sent with an octet count of 64. */
uint64_t hist0 : 32; /**< Number of packets sent with an octet count
of < 64. */
#else
uint64_t hist0 : 32;
uint64_t hist1 : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat4_s cn52xx;
struct cvmx_agl_gmx_txx_stat4_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat4_s cn56xx;
struct cvmx_agl_gmx_txx_stat4_s cn56xxp1;
} cvmx_agl_gmx_txx_stat4_t;
/**
* cvmx_agl_gmx_tx#_stat5
*
* AGL_GMX_TX_STAT5 = AGL_GMX_TX_STATS_HIST3 (128- 255) / AGL_GMX_TX_STATS_HIST2 (65- 127)
*
*
* Notes:
* - Packet length is the sum of all data transmitted on the wire for the given
* packet including packet data, pad bytes, fcs bytes, pause bytes, and jam
* bytes. The octect counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t hist3 : 32; /**< Number of packets sent with an octet count of
128 - 255. */
uint64_t hist2 : 32; /**< Number of packets sent with an octet count of
65 - 127. */
#else
uint64_t hist2 : 32;
uint64_t hist3 : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat5_s cn52xx;
struct cvmx_agl_gmx_txx_stat5_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat5_s cn56xx;
struct cvmx_agl_gmx_txx_stat5_s cn56xxp1;
} cvmx_agl_gmx_txx_stat5_t;
/**
* cvmx_agl_gmx_tx#_stat6
*
* AGL_GMX_TX_STAT6 = AGL_GMX_TX_STATS_HIST5 (512-1023) / AGL_GMX_TX_STATS_HIST4 (256-511)
*
*
* Notes:
* - Packet length is the sum of all data transmitted on the wire for the given
* packet including packet data, pad bytes, fcs bytes, pause bytes, and jam
* bytes. The octect counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t hist5 : 32; /**< Number of packets sent with an octet count of
512 - 1023. */
uint64_t hist4 : 32; /**< Number of packets sent with an octet count of
256 - 511. */
#else
uint64_t hist4 : 32;
uint64_t hist5 : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat6_s cn52xx;
struct cvmx_agl_gmx_txx_stat6_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat6_s cn56xx;
struct cvmx_agl_gmx_txx_stat6_s cn56xxp1;
} cvmx_agl_gmx_txx_stat6_t;
/**
* cvmx_agl_gmx_tx#_stat7
*
* AGL_GMX_TX_STAT7 = AGL_GMX_TX_STATS_HIST7 (1024-1518) / AGL_GMX_TX_STATS_HIST6 (>1518)
*
*
* Notes:
* - Packet length is the sum of all data transmitted on the wire for the given
* packet including packet data, pad bytes, fcs bytes, pause bytes, and jam
* bytes. The octect counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat7_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t hist7 : 32; /**< Number of packets sent with an octet count
of > 1518. */
uint64_t hist6 : 32; /**< Number of packets sent with an octet count of
1024 - 1518. */
#else
uint64_t hist6 : 32;
uint64_t hist7 : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat7_s cn52xx;
struct cvmx_agl_gmx_txx_stat7_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat7_s cn56xx;
struct cvmx_agl_gmx_txx_stat7_s cn56xxp1;
} cvmx_agl_gmx_txx_stat7_t;
/**
* cvmx_agl_gmx_tx#_stat8
*
* AGL_GMX_TX_STAT8 = AGL_GMX_TX_STATS_MCST / AGL_GMX_TX_STATS_BCST
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Note, GMX determines if the packet is MCST or BCST from the DMAC of the
* packet. GMX assumes that the DMAC lies in the first 6 bytes of the packet
* as per the 802.3 frame definition. If the system requires additional data
* before the L2 header, then the MCST and BCST counters may not reflect
* reality and should be ignored by software.
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat8_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mcst : 32; /**< Number of packets sent to multicast DMAC.
Does not include BCST packets. */
uint64_t bcst : 32; /**< Number of packets sent to broadcast DMAC.
Does not include MCST packets. */
#else
uint64_t bcst : 32;
uint64_t mcst : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat8_s cn52xx;
struct cvmx_agl_gmx_txx_stat8_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat8_s cn56xx;
struct cvmx_agl_gmx_txx_stat8_s cn56xxp1;
} cvmx_agl_gmx_txx_stat8_t;
/**
* cvmx_agl_gmx_tx#_stat9
*
* AGL_GMX_TX_STAT9 = AGL_GMX_TX_STATS_UNDFLW / AGL_GMX_TX_STATS_CTL
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when AGL_GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Not reset when MIX*_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stat9_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t undflw : 32; /**< Number of underflow packets */
uint64_t ctl : 32; /**< Number of Control packets (PAUSE flow control)
generated by GMX. It does not include control
packets forwarded or generated by the PP's. */
#else
uint64_t ctl : 32;
uint64_t undflw : 32;
#endif
} s;
struct cvmx_agl_gmx_txx_stat9_s cn52xx;
struct cvmx_agl_gmx_txx_stat9_s cn52xxp1;
struct cvmx_agl_gmx_txx_stat9_s cn56xx;
struct cvmx_agl_gmx_txx_stat9_s cn56xxp1;
} cvmx_agl_gmx_txx_stat9_t;
/**
* cvmx_agl_gmx_tx#_stats_ctl
*
* AGL_GMX_TX_STATS_CTL = TX Stats Control register
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_stats_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t rd_clr : 1; /**< Stats registers will clear on reads */
#else
uint64_t rd_clr : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_agl_gmx_txx_stats_ctl_s cn52xx;
struct cvmx_agl_gmx_txx_stats_ctl_s cn52xxp1;
struct cvmx_agl_gmx_txx_stats_ctl_s cn56xx;
struct cvmx_agl_gmx_txx_stats_ctl_s cn56xxp1;
} cvmx_agl_gmx_txx_stats_ctl_t;
/**
* cvmx_agl_gmx_tx#_thresh
*
* AGL_GMX_TX_THRESH = MII TX Threshold
*
*
* Notes:
* Additionally reset when MIX<prt>_CTL[RESET] is set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_txx_thresh_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t cnt : 6; /**< Number of 16B ticks to accumulate in the TX FIFO
before sending on the MII interface
This register should be large enough to prevent
underflow on the MII interface and must never
be set below 4. This register cannot exceed the
the TX FIFO depth which is 32 16B entries. */
#else
uint64_t cnt : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_agl_gmx_txx_thresh_s cn52xx;
struct cvmx_agl_gmx_txx_thresh_s cn52xxp1;
struct cvmx_agl_gmx_txx_thresh_s cn56xx;
struct cvmx_agl_gmx_txx_thresh_s cn56xxp1;
} cvmx_agl_gmx_txx_thresh_t;
/**
* cvmx_agl_gmx_tx_bp
*
* AGL_GMX_TX_BP = MII TX BackPressure Register
*
*
* Notes:
* BP[0] will be reset when MIX0_CTL[RESET] is set to 1.
* BP[1] will be reset when MIX1_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_bp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t bp : 2; /**< Port BackPressure status
0=Port is available
1=Port should be back pressured */
#else
uint64_t bp : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_agl_gmx_tx_bp_s cn52xx;
struct cvmx_agl_gmx_tx_bp_s cn52xxp1;
struct cvmx_agl_gmx_tx_bp_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t bp : 1; /**< Port BackPressure status
0=Port is available
1=Port should be back pressured */
#else
uint64_t bp : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn56xx;
struct cvmx_agl_gmx_tx_bp_cn56xx cn56xxp1;
} cvmx_agl_gmx_tx_bp_t;
/**
* cvmx_agl_gmx_tx_col_attempt
*
* AGL_GMX_TX_COL_ATTEMPT = MII TX collision attempts before dropping frame
*
*
* Notes:
* Additionally reset when both MIX0/1_CTL[RESET] are set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_col_attempt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t limit : 5; /**< Collision Attempts */
#else
uint64_t limit : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_agl_gmx_tx_col_attempt_s cn52xx;
struct cvmx_agl_gmx_tx_col_attempt_s cn52xxp1;
struct cvmx_agl_gmx_tx_col_attempt_s cn56xx;
struct cvmx_agl_gmx_tx_col_attempt_s cn56xxp1;
} cvmx_agl_gmx_tx_col_attempt_t;
/**
* cvmx_agl_gmx_tx_ifg
*
* Common
*
*
* AGL_GMX_TX_IFG = MII TX Interframe Gap
*
* Notes:
* Notes:
* * Programming IFG1 and IFG2.
*
* For half-duplex systems that require IEEE 802.3 compatibility, IFG1 must
* be in the range of 1-8, IFG2 must be in the range of 4-12, and the
* IFG1+IFG2 sum must be 12.
*
* For full-duplex systems that require IEEE 802.3 compatibility, IFG1 must
* be in the range of 1-11, IFG2 must be in the range of 1-11, and the
* IFG1+IFG2 sum must be 12.
*
* For all other systems, IFG1 and IFG2 can be any value in the range of
* 1-15. Allowing for a total possible IFG sum of 2-30.
*
* Additionally reset when both MIX0/1_CTL[RESET] are set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_ifg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t ifg2 : 4; /**< 1/3 of the interframe gap timing
If CRS is detected during IFG2, then the
interFrameSpacing timer is not reset and a frame
is transmited once the timer expires. */
uint64_t ifg1 : 4; /**< 2/3 of the interframe gap timing
If CRS is detected during IFG1, then the
interFrameSpacing timer is reset and a frame is
not transmited. */
#else
uint64_t ifg1 : 4;
uint64_t ifg2 : 4;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_agl_gmx_tx_ifg_s cn52xx;
struct cvmx_agl_gmx_tx_ifg_s cn52xxp1;
struct cvmx_agl_gmx_tx_ifg_s cn56xx;
struct cvmx_agl_gmx_tx_ifg_s cn56xxp1;
} cvmx_agl_gmx_tx_ifg_t;
/**
* cvmx_agl_gmx_tx_int_en
*
* AGL_GMX_TX_INT_EN = Interrupt Enable
*
*
* Notes:
* UNDFLW[0], XSCOL[0], XSDEF[0], LATE_COL[0] will be reset when MIX0_CTL[RESET] is set to 1.
* UNDFLW[1], XSCOL[1], XSDEF[1], LATE_COL[1] will be reset when MIX1_CTL[RESET] is set to 1.
* PKO_NXA will bee reset when both MIX0/1_CTL[RESET] are set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t late_col : 2; /**< TX Late Collision */
uint64_t reserved_14_15 : 2;
uint64_t xsdef : 2; /**< TX Excessive deferral (MII/halfdup mode only) */
uint64_t reserved_10_11 : 2;
uint64_t xscol : 2; /**< TX Excessive collisions (MII/halfdup mode only) */
uint64_t reserved_4_7 : 4;
uint64_t undflw : 2; /**< TX Underflow (MII mode only) */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 2;
uint64_t reserved_4_7 : 4;
uint64_t xscol : 2;
uint64_t reserved_10_11 : 2;
uint64_t xsdef : 2;
uint64_t reserved_14_15 : 2;
uint64_t late_col : 2;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_agl_gmx_tx_int_en_s cn52xx;
struct cvmx_agl_gmx_tx_int_en_s cn52xxp1;
struct cvmx_agl_gmx_tx_int_en_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t late_col : 1; /**< TX Late Collision */
uint64_t reserved_13_15 : 3;
uint64_t xsdef : 1; /**< TX Excessive deferral (MII/halfdup mode only) */
uint64_t reserved_9_11 : 3;
uint64_t xscol : 1; /**< TX Excessive collisions (MII/halfdup mode only) */
uint64_t reserved_3_7 : 5;
uint64_t undflw : 1; /**< TX Underflow (MII mode only) */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 1;
uint64_t reserved_3_7 : 5;
uint64_t xscol : 1;
uint64_t reserved_9_11 : 3;
uint64_t xsdef : 1;
uint64_t reserved_13_15 : 3;
uint64_t late_col : 1;
uint64_t reserved_17_63 : 47;
#endif
} cn56xx;
struct cvmx_agl_gmx_tx_int_en_cn56xx cn56xxp1;
} cvmx_agl_gmx_tx_int_en_t;
/**
* cvmx_agl_gmx_tx_int_reg
*
* AGL_GMX_TX_INT_REG = Interrupt Register
*
*
* Notes:
* UNDFLW[0], XSCOL[0], XSDEF[0], LATE_COL[0] will be reset when MIX0_CTL[RESET] is set to 1.
* UNDFLW[1], XSCOL[1], XSDEF[1], LATE_COL[1] will be reset when MIX1_CTL[RESET] is set to 1.
* PKO_NXA will bee reset when both MIX0/1_CTL[RESET] are set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t late_col : 2; /**< TX Late Collision */
uint64_t reserved_14_15 : 2;
uint64_t xsdef : 2; /**< TX Excessive deferral (MII/halfdup mode only) */
uint64_t reserved_10_11 : 2;
uint64_t xscol : 2; /**< TX Excessive collisions (MII/halfdup mode only) */
uint64_t reserved_4_7 : 4;
uint64_t undflw : 2; /**< TX Underflow (MII mode only) */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 2;
uint64_t reserved_4_7 : 4;
uint64_t xscol : 2;
uint64_t reserved_10_11 : 2;
uint64_t xsdef : 2;
uint64_t reserved_14_15 : 2;
uint64_t late_col : 2;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_agl_gmx_tx_int_reg_s cn52xx;
struct cvmx_agl_gmx_tx_int_reg_s cn52xxp1;
struct cvmx_agl_gmx_tx_int_reg_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t late_col : 1; /**< TX Late Collision */
uint64_t reserved_13_15 : 3;
uint64_t xsdef : 1; /**< TX Excessive deferral (MII/halfdup mode only) */
uint64_t reserved_9_11 : 3;
uint64_t xscol : 1; /**< TX Excessive collisions (MII/halfdup mode only) */
uint64_t reserved_3_7 : 5;
uint64_t undflw : 1; /**< TX Underflow (MII mode only) */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 1;
uint64_t reserved_3_7 : 5;
uint64_t xscol : 1;
uint64_t reserved_9_11 : 3;
uint64_t xsdef : 1;
uint64_t reserved_13_15 : 3;
uint64_t late_col : 1;
uint64_t reserved_17_63 : 47;
#endif
} cn56xx;
struct cvmx_agl_gmx_tx_int_reg_cn56xx cn56xxp1;
} cvmx_agl_gmx_tx_int_reg_t;
/**
* cvmx_agl_gmx_tx_jam
*
* AGL_GMX_TX_JAM = MII TX Jam Pattern
*
*
* Notes:
* Additionally reset when both MIX0/1_CTL[RESET] are set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_jam_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t jam : 8; /**< Jam pattern */
#else
uint64_t jam : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_agl_gmx_tx_jam_s cn52xx;
struct cvmx_agl_gmx_tx_jam_s cn52xxp1;
struct cvmx_agl_gmx_tx_jam_s cn56xx;
struct cvmx_agl_gmx_tx_jam_s cn56xxp1;
} cvmx_agl_gmx_tx_jam_t;
/**
* cvmx_agl_gmx_tx_lfsr
*
* AGL_GMX_TX_LFSR = LFSR used to implement truncated binary exponential backoff
*
*
* Notes:
* Additionally reset when both MIX0/1_CTL[RESET] are set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_lfsr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t lfsr : 16; /**< The current state of the LFSR used to feed random
numbers to compute truncated binary exponential
backoff. */
#else
uint64_t lfsr : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_tx_lfsr_s cn52xx;
struct cvmx_agl_gmx_tx_lfsr_s cn52xxp1;
struct cvmx_agl_gmx_tx_lfsr_s cn56xx;
struct cvmx_agl_gmx_tx_lfsr_s cn56xxp1;
} cvmx_agl_gmx_tx_lfsr_t;
/**
* cvmx_agl_gmx_tx_ovr_bp
*
* AGL_GMX_TX_OVR_BP = MII TX Override BackPressure
*
*
* Notes:
* IGN_FULL[0], BP[0], EN[0] will be reset when MIX0_CTL[RESET] is set to 1.
* IGN_FULL[1], BP[1], EN[1] will be reset when MIX1_CTL[RESET] is set to 1.
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_ovr_bp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t en : 2; /**< Per port Enable back pressure override */
uint64_t reserved_6_7 : 2;
uint64_t bp : 2; /**< Port BackPressure status to use
0=Port is available
1=Port should be back pressured */
uint64_t reserved_2_3 : 2;
uint64_t ign_full : 2; /**< Ignore the RX FIFO full when computing BP */
#else
uint64_t ign_full : 2;
uint64_t reserved_2_3 : 2;
uint64_t bp : 2;
uint64_t reserved_6_7 : 2;
uint64_t en : 2;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_agl_gmx_tx_ovr_bp_s cn52xx;
struct cvmx_agl_gmx_tx_ovr_bp_s cn52xxp1;
struct cvmx_agl_gmx_tx_ovr_bp_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t en : 1; /**< Per port Enable back pressure override */
uint64_t reserved_5_7 : 3;
uint64_t bp : 1; /**< Port BackPressure status to use
0=Port is available
1=Port should be back pressured */
uint64_t reserved_1_3 : 3;
uint64_t ign_full : 1; /**< Ignore the RX FIFO full when computing BP */
#else
uint64_t ign_full : 1;
uint64_t reserved_1_3 : 3;
uint64_t bp : 1;
uint64_t reserved_5_7 : 3;
uint64_t en : 1;
uint64_t reserved_9_63 : 55;
#endif
} cn56xx;
struct cvmx_agl_gmx_tx_ovr_bp_cn56xx cn56xxp1;
} cvmx_agl_gmx_tx_ovr_bp_t;
/**
* cvmx_agl_gmx_tx_pause_pkt_dmac
*
* AGL_GMX_TX_PAUSE_PKT_DMAC = MII TX Pause Packet DMAC field
*
*
* Notes:
* Additionally reset when both MIX0/1_CTL[RESET] are set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_pause_pkt_dmac_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t dmac : 48; /**< The DMAC field placed is outbnd pause pkts */
#else
uint64_t dmac : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_agl_gmx_tx_pause_pkt_dmac_s cn52xx;
struct cvmx_agl_gmx_tx_pause_pkt_dmac_s cn52xxp1;
struct cvmx_agl_gmx_tx_pause_pkt_dmac_s cn56xx;
struct cvmx_agl_gmx_tx_pause_pkt_dmac_s cn56xxp1;
} cvmx_agl_gmx_tx_pause_pkt_dmac_t;
/**
* cvmx_agl_gmx_tx_pause_pkt_type
*
* AGL_GMX_TX_PAUSE_PKT_TYPE = MII TX Pause Packet TYPE field
*
*
* Notes:
* Additionally reset when both MIX0/1_CTL[RESET] are set to 1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_agl_gmx_tx_pause_pkt_type_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t type : 16; /**< The TYPE field placed is outbnd pause pkts */
#else
uint64_t type : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_agl_gmx_tx_pause_pkt_type_s cn52xx;
struct cvmx_agl_gmx_tx_pause_pkt_type_s cn52xxp1;
struct cvmx_agl_gmx_tx_pause_pkt_type_s cn56xx;
struct cvmx_agl_gmx_tx_pause_pkt_type_s cn56xxp1;
} cvmx_agl_gmx_tx_pause_pkt_type_t;
/**
* cvmx_asx#_gmii_rx_clk_set
*
* ASX_GMII_RX_CLK_SET = GMII Clock delay setting
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_gmii_rx_clk_set_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t setting : 5; /**< Setting to place on the RXCLK (GMII receive clk)
delay line. The intrinsic delay can range from
50ps to 80ps per tap. */
#else
uint64_t setting : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_gmii_rx_clk_set_s cn30xx;
struct cvmx_asxx_gmii_rx_clk_set_s cn31xx;
struct cvmx_asxx_gmii_rx_clk_set_s cn50xx;
} cvmx_asxx_gmii_rx_clk_set_t;
/**
* cvmx_asx#_gmii_rx_dat_set
*
* ASX_GMII_RX_DAT_SET = GMII Clock delay setting
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_gmii_rx_dat_set_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t setting : 5; /**< Setting to place on the RXD (GMII receive data)
delay lines. The intrinsic delay can range from
50ps to 80ps per tap. */
#else
uint64_t setting : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_gmii_rx_dat_set_s cn30xx;
struct cvmx_asxx_gmii_rx_dat_set_s cn31xx;
struct cvmx_asxx_gmii_rx_dat_set_s cn50xx;
} cvmx_asxx_gmii_rx_dat_set_t;
/**
* cvmx_asx#_int_en
*
* ASX_INT_EN = Interrupt Enable
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t txpsh : 4; /**< TX FIFO overflow on RMGII port */
uint64_t txpop : 4; /**< TX FIFO underflow on RMGII port */
uint64_t ovrflw : 4; /**< RX FIFO overflow on RMGII port */
#else
uint64_t ovrflw : 4;
uint64_t txpop : 4;
uint64_t txpsh : 4;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_asxx_int_en_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t txpsh : 3; /**< TX FIFO overflow on RMGII port */
uint64_t reserved_7_7 : 1;
uint64_t txpop : 3; /**< TX FIFO underflow on RMGII port */
uint64_t reserved_3_3 : 1;
uint64_t ovrflw : 3; /**< RX FIFO overflow on RMGII port */
#else
uint64_t ovrflw : 3;
uint64_t reserved_3_3 : 1;
uint64_t txpop : 3;
uint64_t reserved_7_7 : 1;
uint64_t txpsh : 3;
uint64_t reserved_11_63 : 53;
#endif
} cn30xx;
struct cvmx_asxx_int_en_cn30xx cn31xx;
struct cvmx_asxx_int_en_s cn38xx;
struct cvmx_asxx_int_en_s cn38xxp2;
struct cvmx_asxx_int_en_cn30xx cn50xx;
struct cvmx_asxx_int_en_s cn58xx;
struct cvmx_asxx_int_en_s cn58xxp1;
} cvmx_asxx_int_en_t;
/**
* cvmx_asx#_int_reg
*
* ASX_INT_REG = Interrupt Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t txpsh : 4; /**< TX FIFO overflow on RMGII port */
uint64_t txpop : 4; /**< TX FIFO underflow on RMGII port */
uint64_t ovrflw : 4; /**< RX FIFO overflow on RMGII port */
#else
uint64_t ovrflw : 4;
uint64_t txpop : 4;
uint64_t txpsh : 4;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_asxx_int_reg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t txpsh : 3; /**< TX FIFO overflow on RMGII port */
uint64_t reserved_7_7 : 1;
uint64_t txpop : 3; /**< TX FIFO underflow on RMGII port */
uint64_t reserved_3_3 : 1;
uint64_t ovrflw : 3; /**< RX FIFO overflow on RMGII port */
#else
uint64_t ovrflw : 3;
uint64_t reserved_3_3 : 1;
uint64_t txpop : 3;
uint64_t reserved_7_7 : 1;
uint64_t txpsh : 3;
uint64_t reserved_11_63 : 53;
#endif
} cn30xx;
struct cvmx_asxx_int_reg_cn30xx cn31xx;
struct cvmx_asxx_int_reg_s cn38xx;
struct cvmx_asxx_int_reg_s cn38xxp2;
struct cvmx_asxx_int_reg_cn30xx cn50xx;
struct cvmx_asxx_int_reg_s cn58xx;
struct cvmx_asxx_int_reg_s cn58xxp1;
} cvmx_asxx_int_reg_t;
/**
* cvmx_asx#_mii_rx_dat_set
*
* ASX_MII_RX_DAT_SET = GMII Clock delay setting
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_mii_rx_dat_set_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t setting : 5; /**< Setting to place on the RXD (MII receive data)
delay lines. The intrinsic delay can range from
50ps to 80ps per tap. */
#else
uint64_t setting : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_mii_rx_dat_set_s cn30xx;
struct cvmx_asxx_mii_rx_dat_set_s cn50xx;
} cvmx_asxx_mii_rx_dat_set_t;
/**
* cvmx_asx#_prt_loop
*
* ASX_PRT_LOOP = Internal Loopback mode - TX FIFO output goes into RX FIFO (and maybe pins)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_prt_loop_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t ext_loop : 4; /**< External Loopback Enable
0 = No Loopback (TX FIFO is filled by RMGII)
1 = RX FIFO drives the TX FIFO
- GMX_PRT_CFG[DUPLEX] must be 1 (FullDuplex)
- GMX_PRT_CFG[SPEED] must be 1 (GigE speed)
- core clock > 250MHZ
- rxc must not deviate from the +-50ppm
- if txc>rxc, idle cycle may drop over time */
uint64_t int_loop : 4; /**< Internal Loopback Enable
0 = No Loopback (RX FIFO is filled by RMGII pins)
1 = TX FIFO drives the RX FIFO
Note, in internal loop-back mode, the RGMII link
status is not used (since there is no real PHY).
Software cannot use the inband status. */
#else
uint64_t int_loop : 4;
uint64_t ext_loop : 4;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_asxx_prt_loop_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t ext_loop : 3; /**< External Loopback Enable
0 = No Loopback (TX FIFO is filled by RMGII)
1 = RX FIFO drives the TX FIFO
- GMX_PRT_CFG[DUPLEX] must be 1 (FullDuplex)
- GMX_PRT_CFG[SPEED] must be 1 (GigE speed)
- core clock > 250MHZ
- rxc must not deviate from the +-50ppm
- if txc>rxc, idle cycle may drop over time */
uint64_t reserved_3_3 : 1;
uint64_t int_loop : 3; /**< Internal Loopback Enable
0 = No Loopback (RX FIFO is filled by RMGII pins)
1 = TX FIFO drives the RX FIFO
- GMX_PRT_CFG[DUPLEX] must be 1 (FullDuplex)
- GMX_PRT_CFG[SPEED] must be 1 (GigE speed)
- GMX_TX_CLK[CLK_CNT] must be 1
Note, in internal loop-back mode, the RGMII link
status is not used (since there is no real PHY).
Software cannot use the inband status. */
#else
uint64_t int_loop : 3;
uint64_t reserved_3_3 : 1;
uint64_t ext_loop : 3;
uint64_t reserved_7_63 : 57;
#endif
} cn30xx;
struct cvmx_asxx_prt_loop_cn30xx cn31xx;
struct cvmx_asxx_prt_loop_s cn38xx;
struct cvmx_asxx_prt_loop_s cn38xxp2;
struct cvmx_asxx_prt_loop_cn30xx cn50xx;
struct cvmx_asxx_prt_loop_s cn58xx;
struct cvmx_asxx_prt_loop_s cn58xxp1;
} cvmx_asxx_prt_loop_t;
/**
* cvmx_asx#_rld_bypass
*
* ASX_RLD_BYPASS
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_bypass_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t bypass : 1; /**< When set, the rld_dll setting is bypassed with
ASX_RLD_BYPASS_SETTING */
#else
uint64_t bypass : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_asxx_rld_bypass_s cn38xx;
struct cvmx_asxx_rld_bypass_s cn38xxp2;
struct cvmx_asxx_rld_bypass_s cn58xx;
struct cvmx_asxx_rld_bypass_s cn58xxp1;
} cvmx_asxx_rld_bypass_t;
/**
* cvmx_asx#_rld_bypass_setting
*
* ASX_RLD_BYPASS_SETTING
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_bypass_setting_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t setting : 5; /**< The rld_dll setting bypass value */
#else
uint64_t setting : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_rld_bypass_setting_s cn38xx;
struct cvmx_asxx_rld_bypass_setting_s cn38xxp2;
struct cvmx_asxx_rld_bypass_setting_s cn58xx;
struct cvmx_asxx_rld_bypass_setting_s cn58xxp1;
} cvmx_asxx_rld_bypass_setting_t;
/**
* cvmx_asx#_rld_comp
*
* ASX_RLD_COMP
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_comp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t pctl : 5; /**< PCTL Compensation Value
These bits reflect the computed compensation
values from the built-in compensation circuit. */
uint64_t nctl : 4; /**< These bits reflect the computed compensation
values from the built-in compensation circuit. */
#else
uint64_t nctl : 4;
uint64_t pctl : 5;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_asxx_rld_comp_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t pctl : 4; /**< These bits reflect the computed compensation
values from the built-in compensation circuit. */
uint64_t nctl : 4; /**< These bits reflect the computed compensation
values from the built-in compensation circuit. */
#else
uint64_t nctl : 4;
uint64_t pctl : 4;
uint64_t reserved_8_63 : 56;
#endif
} cn38xx;
struct cvmx_asxx_rld_comp_cn38xx cn38xxp2;
struct cvmx_asxx_rld_comp_s cn58xx;
struct cvmx_asxx_rld_comp_s cn58xxp1;
} cvmx_asxx_rld_comp_t;
/**
* cvmx_asx#_rld_data_drv
*
* ASX_RLD_DATA_DRV
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_data_drv_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t pctl : 4; /**< These bits specify a driving strength (positive
integer) for the RLD I/Os when the built-in
compensation circuit is bypassed. */
uint64_t nctl : 4; /**< These bits specify a driving strength (positive
integer) for the RLD I/Os when the built-in
compensation circuit is bypassed. */
#else
uint64_t nctl : 4;
uint64_t pctl : 4;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_asxx_rld_data_drv_s cn38xx;
struct cvmx_asxx_rld_data_drv_s cn38xxp2;
struct cvmx_asxx_rld_data_drv_s cn58xx;
struct cvmx_asxx_rld_data_drv_s cn58xxp1;
} cvmx_asxx_rld_data_drv_t;
/**
* cvmx_asx#_rld_fcram_mode
*
* ASX_RLD_FCRAM_MODE
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_fcram_mode_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t mode : 1; /**< Memory Mode
- 0: RLDRAM
- 1: FCRAM */
#else
uint64_t mode : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_asxx_rld_fcram_mode_s cn38xx;
struct cvmx_asxx_rld_fcram_mode_s cn38xxp2;
} cvmx_asxx_rld_fcram_mode_t;
/**
* cvmx_asx#_rld_nctl_strong
*
* ASX_RLD_NCTL_STRONG
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_nctl_strong_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t nctl : 5; /**< Duke's drive control */
#else
uint64_t nctl : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_rld_nctl_strong_s cn38xx;
struct cvmx_asxx_rld_nctl_strong_s cn38xxp2;
struct cvmx_asxx_rld_nctl_strong_s cn58xx;
struct cvmx_asxx_rld_nctl_strong_s cn58xxp1;
} cvmx_asxx_rld_nctl_strong_t;
/**
* cvmx_asx#_rld_nctl_weak
*
* ASX_RLD_NCTL_WEAK
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_nctl_weak_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t nctl : 5; /**< UNUSED (not needed for O9N) */
#else
uint64_t nctl : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_rld_nctl_weak_s cn38xx;
struct cvmx_asxx_rld_nctl_weak_s cn38xxp2;
struct cvmx_asxx_rld_nctl_weak_s cn58xx;
struct cvmx_asxx_rld_nctl_weak_s cn58xxp1;
} cvmx_asxx_rld_nctl_weak_t;
/**
* cvmx_asx#_rld_pctl_strong
*
* ASX_RLD_PCTL_STRONG
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_pctl_strong_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t pctl : 5; /**< Duke's drive control */
#else
uint64_t pctl : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_rld_pctl_strong_s cn38xx;
struct cvmx_asxx_rld_pctl_strong_s cn38xxp2;
struct cvmx_asxx_rld_pctl_strong_s cn58xx;
struct cvmx_asxx_rld_pctl_strong_s cn58xxp1;
} cvmx_asxx_rld_pctl_strong_t;
/**
* cvmx_asx#_rld_pctl_weak
*
* ASX_RLD_PCTL_WEAK
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_pctl_weak_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t pctl : 5; /**< UNUSED (not needed for O9N) */
#else
uint64_t pctl : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_rld_pctl_weak_s cn38xx;
struct cvmx_asxx_rld_pctl_weak_s cn38xxp2;
struct cvmx_asxx_rld_pctl_weak_s cn58xx;
struct cvmx_asxx_rld_pctl_weak_s cn58xxp1;
} cvmx_asxx_rld_pctl_weak_t;
/**
* cvmx_asx#_rld_setting
*
* ASX_RLD_SETTING
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rld_setting_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t dfaset : 5; /**< RLD ClkGen DLL Setting(debug)
** NEW O9N ** */
uint64_t dfalag : 1; /**< RLD ClkGen DLL Lag Error(debug)
** NEW O9N ** */
uint64_t dfalead : 1; /**< RLD ClkGen DLL Lead Error(debug)
** NEW O9N ** */
uint64_t dfalock : 1; /**< RLD ClkGen DLL Lock acquisition(debug)
** NEW O9N ** */
uint64_t setting : 5; /**< RLDCK90 DLL Setting(debug) */
#else
uint64_t setting : 5;
uint64_t dfalock : 1;
uint64_t dfalead : 1;
uint64_t dfalag : 1;
uint64_t dfaset : 5;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_asxx_rld_setting_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t setting : 5; /**< This is the read-only true rld dll_setting. */
#else
uint64_t setting : 5;
uint64_t reserved_5_63 : 59;
#endif
} cn38xx;
struct cvmx_asxx_rld_setting_cn38xx cn38xxp2;
struct cvmx_asxx_rld_setting_s cn58xx;
struct cvmx_asxx_rld_setting_s cn58xxp1;
} cvmx_asxx_rld_setting_t;
/**
* cvmx_asx#_rx_clk_set#
*
* ASX_RX_CLK_SET = RGMII Clock delay setting
*
*
* Notes:
* Setting to place on the open-loop RXC (RGMII receive clk)
* delay line, which can delay the recieved clock. This
* can be used if the board and/or transmitting device
* has not otherwise delayed the clock.
*
* A value of SETTING=0 disables the delay line. The delay
* line should be disabled unless the transmitter or board
* does not delay the clock.
*
* Note that this delay line provides only a coarse control
* over the delay. Generally, it can only reliably provide
* a delay in the range 1.25-2.5ns, which may not be adequate
* for some system applications.
*
* The open loop delay line selects
* from among a series of tap positions. Each incremental
* tap position adds a delay of 50ps to 135ps per tap, depending
* on the chip, its temperature, and the voltage.
* To achieve from 1.25-2.5ns of delay on the recieved
* clock, a fixed value of SETTING=24 may work.
* For more precision, we recommend the following settings
* based on the chip voltage:
*
* VDD SETTING
* -----------------------------
* 1.0 18
* 1.05 19
* 1.1 21
* 1.15 22
* 1.2 23
* 1.25 24
* 1.3 25
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rx_clk_setx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t setting : 5; /**< Setting to place on the open-loop RXC delay line */
#else
uint64_t setting : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_rx_clk_setx_s cn30xx;
struct cvmx_asxx_rx_clk_setx_s cn31xx;
struct cvmx_asxx_rx_clk_setx_s cn38xx;
struct cvmx_asxx_rx_clk_setx_s cn38xxp2;
struct cvmx_asxx_rx_clk_setx_s cn50xx;
struct cvmx_asxx_rx_clk_setx_s cn58xx;
struct cvmx_asxx_rx_clk_setx_s cn58xxp1;
} cvmx_asxx_rx_clk_setx_t;
/**
* cvmx_asx#_rx_prt_en
*
* ASX_RX_PRT_EN = RGMII Port Enable
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rx_prt_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t prt_en : 4; /**< Port enable. Must be set for Octane to receive
RMGII traffic. When this bit clear on a given
port, then the all RGMII cycles will appear as
inter-frame cycles. */
#else
uint64_t prt_en : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_asxx_rx_prt_en_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t prt_en : 3; /**< Port enable. Must be set for Octane to receive
RMGII traffic. When this bit clear on a given
port, then the all RGMII cycles will appear as
inter-frame cycles. */
#else
uint64_t prt_en : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_asxx_rx_prt_en_cn30xx cn31xx;
struct cvmx_asxx_rx_prt_en_s cn38xx;
struct cvmx_asxx_rx_prt_en_s cn38xxp2;
struct cvmx_asxx_rx_prt_en_cn30xx cn50xx;
struct cvmx_asxx_rx_prt_en_s cn58xx;
struct cvmx_asxx_rx_prt_en_s cn58xxp1;
} cvmx_asxx_rx_prt_en_t;
/**
* cvmx_asx#_rx_wol
*
* ASX_RX_WOL = RGMII RX Wake on LAN status register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rx_wol_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t status : 1; /**< Copy of PMCSR[15] - PME_status */
uint64_t enable : 1; /**< Copy of PMCSR[8] - PME_enable */
#else
uint64_t enable : 1;
uint64_t status : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_asxx_rx_wol_s cn38xx;
struct cvmx_asxx_rx_wol_s cn38xxp2;
} cvmx_asxx_rx_wol_t;
/**
* cvmx_asx#_rx_wol_msk
*
* ASX_RX_WOL_MSK = RGMII RX Wake on LAN byte mask
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rx_wol_msk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t msk : 64; /**< Bytes to include in the CRC signature */
#else
uint64_t msk : 64;
#endif
} s;
struct cvmx_asxx_rx_wol_msk_s cn38xx;
struct cvmx_asxx_rx_wol_msk_s cn38xxp2;
} cvmx_asxx_rx_wol_msk_t;
/**
* cvmx_asx#_rx_wol_powok
*
* ASX_RX_WOL_POWOK = RGMII RX Wake on LAN Power OK
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rx_wol_powok_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t powerok : 1; /**< Power OK */
#else
uint64_t powerok : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_asxx_rx_wol_powok_s cn38xx;
struct cvmx_asxx_rx_wol_powok_s cn38xxp2;
} cvmx_asxx_rx_wol_powok_t;
/**
* cvmx_asx#_rx_wol_sig
*
* ASX_RX_WOL_SIG = RGMII RX Wake on LAN CRC signature
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_rx_wol_sig_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t sig : 32; /**< CRC signature */
#else
uint64_t sig : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_asxx_rx_wol_sig_s cn38xx;
struct cvmx_asxx_rx_wol_sig_s cn38xxp2;
} cvmx_asxx_rx_wol_sig_t;
/**
* cvmx_asx#_tx_clk_set#
*
* ASX_TX_CLK_SET = RGMII Clock delay setting
*
*
* Notes:
* Setting to place on the open-loop TXC (RGMII transmit clk)
* delay line, which can delay the transmited clock. This
* can be used if the board and/or transmitting device
* has not otherwise delayed the clock.
*
* A value of SETTING=0 disables the delay line. The delay
* line should be disabled unless the transmitter or board
* does not delay the clock.
*
* Note that this delay line provides only a coarse control
* over the delay. Generally, it can only reliably provide
* a delay in the range 1.25-2.5ns, which may not be adequate
* for some system applications.
*
* The open loop delay line selects
* from among a series of tap positions. Each incremental
* tap position adds a delay of 50ps to 135ps per tap, depending
* on the chip, its temperature, and the voltage.
* To achieve from 1.25-2.5ns of delay on the recieved
* clock, a fixed value of SETTING=24 may work.
* For more precision, we recommend the following settings
* based on the chip voltage:
*
* VDD SETTING
* -----------------------------
* 1.0 18
* 1.05 19
* 1.1 21
* 1.15 22
* 1.2 23
* 1.25 24
* 1.3 25
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_tx_clk_setx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t setting : 5; /**< Setting to place on the open-loop TXC delay line */
#else
uint64_t setting : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_asxx_tx_clk_setx_s cn30xx;
struct cvmx_asxx_tx_clk_setx_s cn31xx;
struct cvmx_asxx_tx_clk_setx_s cn38xx;
struct cvmx_asxx_tx_clk_setx_s cn38xxp2;
struct cvmx_asxx_tx_clk_setx_s cn50xx;
struct cvmx_asxx_tx_clk_setx_s cn58xx;
struct cvmx_asxx_tx_clk_setx_s cn58xxp1;
} cvmx_asxx_tx_clk_setx_t;
/**
* cvmx_asx#_tx_comp_byp
*
* ASX_TX_COMP_BYP = RGMII Clock delay setting
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_tx_comp_byp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_asxx_tx_comp_byp_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t bypass : 1; /**< Compensation bypass */
uint64_t pctl : 4; /**< PCTL Compensation Value (see Duke) */
uint64_t nctl : 4; /**< NCTL Compensation Value (see Duke) */
#else
uint64_t nctl : 4;
uint64_t pctl : 4;
uint64_t bypass : 1;
uint64_t reserved_9_63 : 55;
#endif
} cn30xx;
struct cvmx_asxx_tx_comp_byp_cn30xx cn31xx;
struct cvmx_asxx_tx_comp_byp_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t pctl : 4; /**< PCTL Compensation Value (see Duke) */
uint64_t nctl : 4; /**< NCTL Compensation Value (see Duke) */
#else
uint64_t nctl : 4;
uint64_t pctl : 4;
uint64_t reserved_8_63 : 56;
#endif
} cn38xx;
struct cvmx_asxx_tx_comp_byp_cn38xx cn38xxp2;
struct cvmx_asxx_tx_comp_byp_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t bypass : 1; /**< Compensation bypass */
uint64_t reserved_13_15 : 3;
uint64_t pctl : 5; /**< PCTL Compensation Value (see Duke) */
uint64_t reserved_5_7 : 3;
uint64_t nctl : 5; /**< NCTL Compensation Value (see Duke) */
#else
uint64_t nctl : 5;
uint64_t reserved_5_7 : 3;
uint64_t pctl : 5;
uint64_t reserved_13_15 : 3;
uint64_t bypass : 1;
uint64_t reserved_17_63 : 47;
#endif
} cn50xx;
struct cvmx_asxx_tx_comp_byp_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t pctl : 5; /**< PCTL Compensation Value (see Duke) */
uint64_t reserved_5_7 : 3;
uint64_t nctl : 5; /**< NCTL Compensation Value (see Duke) */
#else
uint64_t nctl : 5;
uint64_t reserved_5_7 : 3;
uint64_t pctl : 5;
uint64_t reserved_13_63 : 51;
#endif
} cn58xx;
struct cvmx_asxx_tx_comp_byp_cn58xx cn58xxp1;
} cvmx_asxx_tx_comp_byp_t;
/**
* cvmx_asx#_tx_hi_water#
*
* ASX_TX_HI_WATER = RGMII TX FIFO Hi WaterMark
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_tx_hi_waterx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t mark : 4; /**< TX FIFO HiWatermark to stall GMX
Value of 0 maps to 16
Reset value changed from 10 in pass1
Pass1 settings (assuming 125 tclk)
- 325-375: 12
- 375-437: 11
- 437-550: 10
- 550-687: 9 */
#else
uint64_t mark : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_asxx_tx_hi_waterx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t mark : 3; /**< TX FIFO HiWatermark to stall GMX
Value 0 maps to 8. */
#else
uint64_t mark : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_asxx_tx_hi_waterx_cn30xx cn31xx;
struct cvmx_asxx_tx_hi_waterx_s cn38xx;
struct cvmx_asxx_tx_hi_waterx_s cn38xxp2;
struct cvmx_asxx_tx_hi_waterx_cn30xx cn50xx;
struct cvmx_asxx_tx_hi_waterx_s cn58xx;
struct cvmx_asxx_tx_hi_waterx_s cn58xxp1;
} cvmx_asxx_tx_hi_waterx_t;
/**
* cvmx_asx#_tx_prt_en
*
* ASX_TX_PRT_EN = RGMII Port Enable
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asxx_tx_prt_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t prt_en : 4; /**< Port enable. Must be set for Octane to send
RMGII traffic. When this bit clear on a given
port, then all RGMII cycles will appear as
inter-frame cycles. */
#else
uint64_t prt_en : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_asxx_tx_prt_en_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t prt_en : 3; /**< Port enable. Must be set for Octane to send
RMGII traffic. When this bit clear on a given
port, then all RGMII cycles will appear as
inter-frame cycles. */
#else
uint64_t prt_en : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_asxx_tx_prt_en_cn30xx cn31xx;
struct cvmx_asxx_tx_prt_en_s cn38xx;
struct cvmx_asxx_tx_prt_en_s cn38xxp2;
struct cvmx_asxx_tx_prt_en_cn30xx cn50xx;
struct cvmx_asxx_tx_prt_en_s cn58xx;
struct cvmx_asxx_tx_prt_en_s cn58xxp1;
} cvmx_asxx_tx_prt_en_t;
/**
* cvmx_asx0_dbg_data_drv
*
* ASX_DBG_DATA_DRV
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asx0_dbg_data_drv_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t pctl : 5; /**< These bits control the driving strength of the dbg
interface. */
uint64_t nctl : 4; /**< These bits control the driving strength of the dbg
interface. */
#else
uint64_t nctl : 4;
uint64_t pctl : 5;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_asx0_dbg_data_drv_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t pctl : 4; /**< These bits control the driving strength of the dbg
interface. */
uint64_t nctl : 4; /**< These bits control the driving strength of the dbg
interface. */
#else
uint64_t nctl : 4;
uint64_t pctl : 4;
uint64_t reserved_8_63 : 56;
#endif
} cn38xx;
struct cvmx_asx0_dbg_data_drv_cn38xx cn38xxp2;
struct cvmx_asx0_dbg_data_drv_s cn58xx;
struct cvmx_asx0_dbg_data_drv_s cn58xxp1;
} cvmx_asx0_dbg_data_drv_t;
/**
* cvmx_asx0_dbg_data_enable
*
* ASX_DBG_DATA_ENABLE
*
*/
typedef union
{
uint64_t u64;
struct cvmx_asx0_dbg_data_enable_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t en : 1; /**< A 1->0 transistion, turns the dbg interface OFF. */
#else
uint64_t en : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_asx0_dbg_data_enable_s cn38xx;
struct cvmx_asx0_dbg_data_enable_s cn38xxp2;
struct cvmx_asx0_dbg_data_enable_s cn58xx;
struct cvmx_asx0_dbg_data_enable_s cn58xxp1;
} cvmx_asx0_dbg_data_enable_t;
/**
* cvmx_ciu_bist
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_bist_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t bist : 4; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
BIST. */
#else
uint64_t bist : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_ciu_bist_s cn30xx;
struct cvmx_ciu_bist_s cn31xx;
struct cvmx_ciu_bist_s cn38xx;
struct cvmx_ciu_bist_s cn38xxp2;
struct cvmx_ciu_bist_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t bist : 2; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
BIST. */
#else
uint64_t bist : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn50xx;
struct cvmx_ciu_bist_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t bist : 3; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
BIST. */
#else
uint64_t bist : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn52xx;
struct cvmx_ciu_bist_cn52xx cn52xxp1;
struct cvmx_ciu_bist_s cn56xx;
struct cvmx_ciu_bist_s cn56xxp1;
struct cvmx_ciu_bist_s cn58xx;
struct cvmx_ciu_bist_s cn58xxp1;
} cvmx_ciu_bist_t;
/**
* cvmx_ciu_dint
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_dint_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t dint : 16; /**< Send DINT pulse to PP vector */
#else
uint64_t dint : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_ciu_dint_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t dint : 1; /**< Send DINT pulse to PP vector */
#else
uint64_t dint : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn30xx;
struct cvmx_ciu_dint_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t dint : 2; /**< Send DINT pulse to PP vector */
#else
uint64_t dint : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn31xx;
struct cvmx_ciu_dint_s cn38xx;
struct cvmx_ciu_dint_s cn38xxp2;
struct cvmx_ciu_dint_cn31xx cn50xx;
struct cvmx_ciu_dint_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t dint : 4; /**< Send DINT pulse to PP vector */
#else
uint64_t dint : 4;
uint64_t reserved_4_63 : 60;
#endif
} cn52xx;
struct cvmx_ciu_dint_cn52xx cn52xxp1;
struct cvmx_ciu_dint_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t dint : 12; /**< Send DINT pulse to PP vector */
#else
uint64_t dint : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_dint_cn56xx cn56xxp1;
struct cvmx_ciu_dint_s cn58xx;
struct cvmx_ciu_dint_s cn58xxp1;
} cvmx_ciu_dint_t;
/**
* cvmx_ciu_fuse
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_fuse_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t fuse : 16; /**< Physical PP is present */
#else
uint64_t fuse : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_ciu_fuse_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t fuse : 1; /**< Physical PP is present */
#else
uint64_t fuse : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn30xx;
struct cvmx_ciu_fuse_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t fuse : 2; /**< Physical PP is present */
#else
uint64_t fuse : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn31xx;
struct cvmx_ciu_fuse_s cn38xx;
struct cvmx_ciu_fuse_s cn38xxp2;
struct cvmx_ciu_fuse_cn31xx cn50xx;
struct cvmx_ciu_fuse_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t fuse : 4; /**< Physical PP is present */
#else
uint64_t fuse : 4;
uint64_t reserved_4_63 : 60;
#endif
} cn52xx;
struct cvmx_ciu_fuse_cn52xx cn52xxp1;
struct cvmx_ciu_fuse_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t fuse : 12; /**< Physical PP is present */
#else
uint64_t fuse : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_fuse_cn56xx cn56xxp1;
struct cvmx_ciu_fuse_s cn58xx;
struct cvmx_ciu_fuse_s cn58xxp1;
} cvmx_ciu_fuse_t;
/**
* cvmx_ciu_gstop
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_gstop_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t gstop : 1; /**< GSTOP bit */
#else
uint64_t gstop : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_ciu_gstop_s cn30xx;
struct cvmx_ciu_gstop_s cn31xx;
struct cvmx_ciu_gstop_s cn38xx;
struct cvmx_ciu_gstop_s cn38xxp2;
struct cvmx_ciu_gstop_s cn50xx;
struct cvmx_ciu_gstop_s cn52xx;
struct cvmx_ciu_gstop_s cn52xxp1;
struct cvmx_ciu_gstop_s cn56xx;
struct cvmx_ciu_gstop_s cn56xxp1;
struct cvmx_ciu_gstop_s cn58xx;
struct cvmx_ciu_gstop_s cn58xxp1;
} cvmx_ciu_gstop_t;
/**
* cvmx_ciu_int#_en0
*
* Notes:
* CIU_INT0_EN0: PP0 /IP2
* CIU_INT1_EN0: PP0 /IP3
* ...
* CIU_INT6_EN0: PP3/IP2
* CIU_INT7_EN0: PP3/IP3
* (hole)
* CIU_INT32_EN0: PCI /IP
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} s;
struct cvmx_ciu_intx_en0_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_59_63 : 5;
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t reserved_47_47 : 1;
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t reserved_47_47 : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t reserved_59_63 : 5;
#endif
} cn30xx;
struct cvmx_ciu_intx_en0_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_59_63 : 5;
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t reserved_59_63 : 5;
#endif
} cn31xx;
struct cvmx_ciu_intx_en0_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t reserved_56_63 : 8;
#endif
} cn38xx;
struct cvmx_ciu_intx_en0_cn38xx cn38xxp2;
struct cvmx_ciu_intx_en0_cn30xx cn50xx;
struct cvmx_ciu_intx_en0_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn52xx;
struct cvmx_ciu_intx_en0_cn52xx cn52xxp1;
struct cvmx_ciu_intx_en0_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn56xx;
struct cvmx_ciu_intx_en0_cn56xx cn56xxp1;
struct cvmx_ciu_intx_en0_cn38xx cn58xx;
struct cvmx_ciu_intx_en0_cn38xx cn58xxp1;
} cvmx_ciu_intx_en0_t;
/**
* cvmx_ciu_int#_en0_w1c
*
* Notes:
* Write-1-to-clear version of the CIU_INTx_EN0 register
* (Pass2 ONLY)
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en0_w1c_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} s;
struct cvmx_ciu_intx_en0_w1c_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn52xx;
struct cvmx_ciu_intx_en0_w1c_s cn56xx;
struct cvmx_ciu_intx_en0_w1c_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t reserved_56_63 : 8;
#endif
} cn58xx;
} cvmx_ciu_intx_en0_w1c_t;
/**
* cvmx_ciu_int#_en0_w1s
*
* Notes:
* Write-1-to-set version of the CIU_INTx_EN0 register
* (Pass2 ONLY)
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en0_w1s_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} s;
struct cvmx_ciu_intx_en0_w1s_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn52xx;
struct cvmx_ciu_intx_en0_w1s_s cn56xx;
struct cvmx_ciu_intx_en0_w1s_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t reserved_56_63 : 8;
#endif
} cn58xx;
} cvmx_ciu_intx_en0_w1s_t;
/**
* cvmx_ciu_int#_en1
*
* Notes:
* @verbatim
* PPx/IP2 will be raised when...
*
* n = x*2
* PPx/IP2 = |([CIU_INT_SUM1, CIU_INTn_SUM0] & [CIU_INTn_EN1, CIU_INTn_EN0])
*
* PPx/IP3 will be raised when...
*
* n = x*2 + 1
* PPx/IP3 = |([CIU_INT_SUM1, CIU_INTn_SUM0] & [CIU_INTn_EN1, CIU_INTn_EN0])
*
* PCI/INT will be raised when...
*
* PCI/INT = |([CIU_INT_SUM1, CIU_INT32_SUM0] & [CIU_INT32_EN1, CIU_INT32_EN0])
* @endverbatim
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_ciu_intx_en1_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t wdog : 1; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn30xx;
struct cvmx_ciu_intx_en1_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t wdog : 2; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn31xx;
struct cvmx_ciu_intx_en1_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_ciu_intx_en1_cn38xx cn38xxp2;
struct cvmx_ciu_intx_en1_cn31xx cn50xx;
struct cvmx_ciu_intx_en1_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_ciu_intx_en1_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t reserved_19_63 : 45;
#endif
} cn52xxp1;
struct cvmx_ciu_intx_en1_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t wdog : 12; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_intx_en1_cn56xx cn56xxp1;
struct cvmx_ciu_intx_en1_cn38xx cn58xx;
struct cvmx_ciu_intx_en1_cn38xx cn58xxp1;
} cvmx_ciu_intx_en1_t;
/**
* cvmx_ciu_int#_en1_w1c
*
* Notes:
* Write-1-to-clear version of the CIU_INTx_EN1 register
* (Pass2 ONLY)
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en1_w1c_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_ciu_intx_en1_w1c_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_ciu_intx_en1_w1c_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t wdog : 12; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_intx_en1_w1c_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn58xx;
} cvmx_ciu_intx_en1_w1c_t;
/**
* cvmx_ciu_int#_en1_w1s
*
* Notes:
* Write-1-to-set version of the CIU_INTx_EN1 register
* (Pass2 ONLY)
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en1_w1s_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_ciu_intx_en1_w1s_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_ciu_intx_en1_w1s_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t wdog : 12; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_intx_en1_w1s_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn58xx;
} cvmx_ciu_intx_en1_w1s_t;
/**
* cvmx_ciu_int#_en4_0
*
* Notes:
* CIU_INT0_EN4_0: PP0 /IP4
* CIU_INT1_EN4_0: PP1 /IP4
* ...
* CIU_INT11_EN4_0: PP11 /IP4
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en4_0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} s;
struct cvmx_ciu_intx_en4_0_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_59_63 : 5;
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t reserved_47_47 : 1;
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t reserved_47_47 : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t reserved_59_63 : 5;
#endif
} cn50xx;
struct cvmx_ciu_intx_en4_0_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn52xx;
struct cvmx_ciu_intx_en4_0_cn52xx cn52xxp1;
struct cvmx_ciu_intx_en4_0_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn56xx;
struct cvmx_ciu_intx_en4_0_cn56xx cn56xxp1;
struct cvmx_ciu_intx_en4_0_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t reserved_56_63 : 8;
#endif
} cn58xx;
struct cvmx_ciu_intx_en4_0_cn58xx cn58xxp1;
} cvmx_ciu_intx_en4_0_t;
/**
* cvmx_ciu_int#_en4_0_w1c
*
* Notes:
* Write-1-to-clear version of the CIU_INTx_EN4_0 register
* (Pass2 ONLY)
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en4_0_w1c_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} s;
struct cvmx_ciu_intx_en4_0_w1c_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn52xx;
struct cvmx_ciu_intx_en4_0_w1c_s cn56xx;
struct cvmx_ciu_intx_en4_0_w1c_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t reserved_56_63 : 8;
#endif
} cn58xx;
} cvmx_ciu_intx_en4_0_w1c_t;
/**
* cvmx_ciu_int#_en4_0_w1s
*
* Notes:
* Write-1-to-set version of the CIU_INTx_EN4_0 register
* (Pass2 ONLY)
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en4_0_w1s_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} s;
struct cvmx_ciu_intx_en4_0_w1s_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn52xx;
struct cvmx_ciu_intx_en4_0_w1s_s cn56xx;
struct cvmx_ciu_intx_en4_0_w1s_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t reserved_44_44 : 1;
uint64_t pci_msi : 4; /**< PCI MSI */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox/PCI interrupts */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t reserved_44_44 : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t reserved_56_63 : 8;
#endif
} cn58xx;
} cvmx_ciu_intx_en4_0_w1s_t;
/**
* cvmx_ciu_int#_en4_1
*
* Notes:
* PPx/IP4 will be raised when...
* PPx/IP4 = |([CIU_INT_SUM1, CIU_INTx_SUM4] & [CIU_INTx_EN4_1, CIU_INTx_EN4_0])
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en4_1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_ciu_intx_en4_1_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t wdog : 2; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn50xx;
struct cvmx_ciu_intx_en4_1_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_ciu_intx_en4_1_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t reserved_19_63 : 45;
#endif
} cn52xxp1;
struct cvmx_ciu_intx_en4_1_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t wdog : 12; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_intx_en4_1_cn56xx cn56xxp1;
struct cvmx_ciu_intx_en4_1_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn58xx;
struct cvmx_ciu_intx_en4_1_cn58xx cn58xxp1;
} cvmx_ciu_intx_en4_1_t;
/**
* cvmx_ciu_int#_en4_1_w1c
*
* Notes:
* Write-1-to-clear version of the CIU_INTx_EN4_1 register
* (Pass2 ONLY)
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en4_1_w1c_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_ciu_intx_en4_1_w1c_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_ciu_intx_en4_1_w1c_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t wdog : 12; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_intx_en4_1_w1c_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn58xx;
} cvmx_ciu_intx_en4_1_w1c_t;
/**
* cvmx_ciu_int#_en4_1_w1s
*
* Notes:
* Write-1-to-set version of the CIU_INTx_EN4_1 register
* (Pass2 ONLY)
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_en4_1_w1s_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_ciu_intx_en4_1_w1s_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< Watchdog summary interrupt enable vector */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_ciu_intx_en4_1_w1s_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t wdog : 12; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_intx_en4_1_w1s_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t wdog : 16; /**< Watchdog summary interrupt enable vectory */
#else
uint64_t wdog : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn58xx;
} cvmx_ciu_intx_en4_1_w1s_t;
/**
* cvmx_ciu_int#_sum0
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_sum0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt
KEY_ZERO will be set when the external ZERO_KEYS
pin is sampled high. KEY_ZERO is cleared by SW */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
PPs use CIU_INTx_SUM0 where x=0-31.
PCI uses the CIU_INTx_SUM0 where x=32.
Even INTx registers report WDOG to IP2
Odd INTx registers report WDOG to IP3 */
uint64_t pci_msi : 4; /**< PCI MSI
[43] is the or of <63:48>
[42] is the or of <47:32>
[41] is the or of <31:16>
[40] is the or of <15:0> */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-31
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} s;
struct cvmx_ciu_intx_sum0_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_59_63 : 5;
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t reserved_47_47 : 1;
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
PPs use CIU_INTx_SUM0 where x=0-1.
PCI uses the CIU_INTx_SUM0 where x=32.
Even INTx registers report WDOG to IP2
Odd INTx registers report WDOG to IP3 */
uint64_t pci_msi : 4; /**< PCI MSI
[43] is the or of <63:48>
[42] is the or of <47:32>
[41] is the or of <31:16>
[40] is the or of <15:0> */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-31
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t reserved_47_47 : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t reserved_59_63 : 5;
#endif
} cn30xx;
struct cvmx_ciu_intx_sum0_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_59_63 : 5;
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
PPs use CIU_INTx_SUM0 where x=0-3.
PCI uses the CIU_INTx_SUM0 where x=32.
Even INTx registers report WDOG to IP2
Odd INTx registers report WDOG to IP3 */
uint64_t pci_msi : 4; /**< PCI MSI
[43] is the or of <63:48>
[42] is the or of <47:32>
[41] is the or of <31:16>
[40] is the or of <15:0> */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-31
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t reserved_59_63 : 5;
#endif
} cn31xx;
struct cvmx_ciu_intx_sum0_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt
KEY_ZERO will be set when the external ZERO_KEYS
pin is sampled high. KEY_ZERO is cleared by SW */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
PPs use CIU_INTx_SUM0 where x=0-31.
PCI uses the CIU_INTx_SUM0 where x=32.
Even INTx registers report WDOG to IP2
Odd INTx registers report WDOG to IP3 */
uint64_t pci_msi : 4; /**< PCI MSI
[43] is the or of <63:48>
[42] is the or of <47:32>
[41] is the or of <31:16>
[40] is the or of <15:0> */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-31
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t reserved_56_63 : 8;
#endif
} cn38xx;
struct cvmx_ciu_intx_sum0_cn38xx cn38xxp2;
struct cvmx_ciu_intx_sum0_cn30xx cn50xx;
struct cvmx_ciu_intx_sum0_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< SUM1&EN1 summary bit
This read-only bit reads as a one whenever any
CIU_INT_SUM1 bit is set and corresponding
enable bit in CIU_INTx_EN is set, where x
is the same as x in this CIU_INTx_SUM0.
PPs use CIU_INTx_SUM0 where x=0-7.
PCI uses the CIU_INTx_SUM0 where x=32.
Even INTx registers report WDOG to IP2
Odd INTx registers report WDOG to IP3
Note that WDOG_SUM only summarizes the SUM/EN1
result and does not have a corresponding enable
bit, so does not directly contribute to
interrupts. */
uint64_t pci_msi : 4; /**< PCI MSI
Refer to "Receiving Message-Signalled
Interrupts" in the PCIe chapter of the spec */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D
Refer to "Receiving Emulated INTA/INTB/
INTC/INTD" in the PCIe chapter of the spec */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-7
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn52xx;
struct cvmx_ciu_intx_sum0_cn52xx cn52xxp1;
struct cvmx_ciu_intx_sum0_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt
KEY_ZERO will be set when the external ZERO_KEYS
pin is sampled high. KEY_ZERO is cleared by SW */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
PPs use CIU_INTx_SUM0 where x=0-23.
PCI uses the CIU_INTx_SUM0 where x=32.
Even INTx registers report WDOG to IP2
Odd INTx registers report WDOG to IP3 */
uint64_t pci_msi : 4; /**< PCI MSI
Refer to "Receiving Message-Signalled
Interrupts" in the PCIe chapter of the spec */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D
Refer to "Receiving Emulated INTA/INTB/
INTC/INTD" in the PCIe chapter of the spec */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-23
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn56xx;
struct cvmx_ciu_intx_sum0_cn56xx cn56xxp1;
struct cvmx_ciu_intx_sum0_cn38xx cn58xx;
struct cvmx_ciu_intx_sum0_cn38xx cn58xxp1;
} cvmx_ciu_intx_sum0_t;
/**
* cvmx_ciu_int#_sum4
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_intx_sum4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt
KEY_ZERO will be set when the external ZERO_KEYS
pin is sampled high. KEY_ZERO is cleared by SW */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
These registers report WDOG to IP4 */
uint64_t pci_msi : 4; /**< PCI MSI
[43] is the or of <63:48>
[42] is the or of <47:32>
[41] is the or of <31:16>
[40] is the or of <15:0> */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-31
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} s;
struct cvmx_ciu_intx_sum4_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_59_63 : 5;
uint64_t mpi : 1; /**< MPI/SPI interrupt */
uint64_t pcm : 1; /**< PCM/TDM interrupt */
uint64_t usb : 1; /**< USB interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t reserved_47_47 : 1;
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
PPs use CIU_INTx_SUM4 where x=0-1. */
uint64_t pci_msi : 4; /**< PCI MSI
[43] is the or of <63:48>
[42] is the or of <47:32>
[41] is the or of <31:16>
[40] is the or of <15:0> */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-31
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t reserved_47_47 : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t pcm : 1;
uint64_t mpi : 1;
uint64_t reserved_59_63 : 5;
#endif
} cn50xx;
struct cvmx_ciu_intx_sum4_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t reserved_51_51 : 1;
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t reserved_49_49 : 1;
uint64_t gmx_drp : 1; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< SUM1&EN4_1 summary bit
This read-only bit reads as a one whenever any
CIU_INT_SUM1 bit is set and corresponding
enable bit in CIU_INTx_EN4_1 is set, where x
is the same as x in this CIU_INTx_SUM4.
PPs use CIU_INTx_SUM4 for IP4, where x=PPid.
Note that WDOG_SUM only summarizes the SUM/EN4_1
result and does not have a corresponding enable
bit, so does not directly contribute to
interrupts. */
uint64_t pci_msi : 4; /**< PCI MSI
Refer to "Receiving Message-Signalled
Interrupts" in the PCIe chapter of the spec */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D
Refer to "Receiving Emulated INTA/INTB/
INTC/INTD" in the PCIe chapter of the spec */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-3
[33] is the or of <31:16>
[32] is the or of <15:0> */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 1;
uint64_t reserved_49_49 : 1;
uint64_t ipd_drp : 1;
uint64_t reserved_51_51 : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn52xx;
struct cvmx_ciu_intx_sum4_cn52xx cn52xxp1;
struct cvmx_ciu_intx_sum4_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bootdma : 1; /**< Boot bus DMA engines Interrupt */
uint64_t mii : 1; /**< MII Interface Interrupt */
uint64_t ipdppthr : 1; /**< IPD per-port counter threshold interrupt */
uint64_t powiq : 1; /**< POW IQ interrupt */
uint64_t twsi2 : 1; /**< 2nd TWSI Interrupt */
uint64_t reserved_57_58 : 2;
uint64_t usb : 1; /**< USB Interrupt */
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt
KEY_ZERO will be set when the external ZERO_KEYS
pin is sampled high. KEY_ZERO is cleared by SW */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
These registers report WDOG to IP4 */
uint64_t pci_msi : 4; /**< PCI MSI
Refer to "Receiving Message-Signalled
Interrupts" in the PCIe chapter of the spec */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D
Refer to "Receiving Emulated INTA/INTB/
INTC/INTD" in the PCIe chapter of the spec */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-11
[33] is the or of <31:16>
[32] is the or of <15:0> */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t usb : 1;
uint64_t reserved_57_58 : 2;
uint64_t twsi2 : 1;
uint64_t powiq : 1;
uint64_t ipdppthr : 1;
uint64_t mii : 1;
uint64_t bootdma : 1;
#endif
} cn56xx;
struct cvmx_ciu_intx_sum4_cn56xx cn56xxp1;
struct cvmx_ciu_intx_sum4_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t timer : 4; /**< General timer interrupts */
uint64_t key_zero : 1; /**< Key Zeroization interrupt
KEY_ZERO will be set when the external ZERO_KEYS
pin is sampled high. KEY_ZERO is cleared by SW */
uint64_t ipd_drp : 1; /**< IPD QOS packet drop */
uint64_t gmx_drp : 2; /**< GMX packet drop */
uint64_t trace : 1; /**< L2C has the CMB trace buffer */
uint64_t rml : 1; /**< RML Interrupt */
uint64_t twsi : 1; /**< TWSI Interrupt */
uint64_t wdog_sum : 1; /**< Watchdog summary
These registers report WDOG to IP4 */
uint64_t pci_msi : 4; /**< PCI MSI
[43] is the or of <63:48>
[42] is the or of <47:32>
[41] is the or of <31:16>
[40] is the or of <15:0> */
uint64_t pci_int : 4; /**< PCI INTA/B/C/D */
uint64_t uart : 2; /**< Two UART interrupts */
uint64_t mbox : 2; /**< Two mailbox interrupts for entries 0-31
[33] is the or of <31:16>
[32] is the or of <15:0>
Two PCI internal interrupts for entry 32
CIU_PCI_INTA */
uint64_t gpio : 16; /**< 16 GPIO interrupts */
uint64_t workq : 16; /**< 16 work queue interrupts
1 bit/group. A copy of the R/W1C bit in the POW. */
#else
uint64_t workq : 16;
uint64_t gpio : 16;
uint64_t mbox : 2;
uint64_t uart : 2;
uint64_t pci_int : 4;
uint64_t pci_msi : 4;
uint64_t wdog_sum : 1;
uint64_t twsi : 1;
uint64_t rml : 1;
uint64_t trace : 1;
uint64_t gmx_drp : 2;
uint64_t ipd_drp : 1;
uint64_t key_zero : 1;
uint64_t timer : 4;
uint64_t reserved_56_63 : 8;
#endif
} cn58xx;
struct cvmx_ciu_intx_sum4_cn58xx cn58xxp1;
} cvmx_ciu_intx_sum4_t;
/**
* cvmx_ciu_int_sum1
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_int_sum1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t wdog : 16; /**< 16 watchdog interrupts */
#else
uint64_t wdog : 16;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_ciu_int_sum1_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t wdog : 1; /**< 1 watchdog interrupt */
#else
uint64_t wdog : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn30xx;
struct cvmx_ciu_int_sum1_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t wdog : 2; /**< 2 watchdog interrupts */
#else
uint64_t wdog : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn31xx;
struct cvmx_ciu_int_sum1_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t wdog : 16; /**< 16 watchdog interrupts */
#else
uint64_t wdog : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_ciu_int_sum1_cn38xx cn38xxp2;
struct cvmx_ciu_int_sum1_cn31xx cn50xx;
struct cvmx_ciu_int_sum1_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t nand : 1; /**< NAND Flash Controller */
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< 4 watchdog interrupts */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t nand : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_ciu_int_sum1_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t mii1 : 1; /**< Second MII Interrupt */
uint64_t usb1 : 1; /**< Second USB Interrupt */
uint64_t uart2 : 1; /**< Third UART interrupt */
uint64_t reserved_4_15 : 12;
uint64_t wdog : 4; /**< 4 watchdog interrupts */
#else
uint64_t wdog : 4;
uint64_t reserved_4_15 : 12;
uint64_t uart2 : 1;
uint64_t usb1 : 1;
uint64_t mii1 : 1;
uint64_t reserved_19_63 : 45;
#endif
} cn52xxp1;
struct cvmx_ciu_int_sum1_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t wdog : 12; /**< 12 watchdog interrupts */
#else
uint64_t wdog : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_int_sum1_cn56xx cn56xxp1;
struct cvmx_ciu_int_sum1_cn38xx cn58xx;
struct cvmx_ciu_int_sum1_cn38xx cn58xxp1;
} cvmx_ciu_int_sum1_t;
/**
* cvmx_ciu_mbox_clr#
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_mbox_clrx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t bits : 32; /**< On writes, clr corresponding bit in MBOX register
on reads, return the MBOX register */
#else
uint64_t bits : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_ciu_mbox_clrx_s cn30xx;
struct cvmx_ciu_mbox_clrx_s cn31xx;
struct cvmx_ciu_mbox_clrx_s cn38xx;
struct cvmx_ciu_mbox_clrx_s cn38xxp2;
struct cvmx_ciu_mbox_clrx_s cn50xx;
struct cvmx_ciu_mbox_clrx_s cn52xx;
struct cvmx_ciu_mbox_clrx_s cn52xxp1;
struct cvmx_ciu_mbox_clrx_s cn56xx;
struct cvmx_ciu_mbox_clrx_s cn56xxp1;
struct cvmx_ciu_mbox_clrx_s cn58xx;
struct cvmx_ciu_mbox_clrx_s cn58xxp1;
} cvmx_ciu_mbox_clrx_t;
/**
* cvmx_ciu_mbox_set#
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_mbox_setx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t bits : 32; /**< On writes, set corresponding bit in MBOX register
on reads, return the MBOX register */
#else
uint64_t bits : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_ciu_mbox_setx_s cn30xx;
struct cvmx_ciu_mbox_setx_s cn31xx;
struct cvmx_ciu_mbox_setx_s cn38xx;
struct cvmx_ciu_mbox_setx_s cn38xxp2;
struct cvmx_ciu_mbox_setx_s cn50xx;
struct cvmx_ciu_mbox_setx_s cn52xx;
struct cvmx_ciu_mbox_setx_s cn52xxp1;
struct cvmx_ciu_mbox_setx_s cn56xx;
struct cvmx_ciu_mbox_setx_s cn56xxp1;
struct cvmx_ciu_mbox_setx_s cn58xx;
struct cvmx_ciu_mbox_setx_s cn58xxp1;
} cvmx_ciu_mbox_setx_t;
/**
* cvmx_ciu_nmi
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_nmi_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t nmi : 16; /**< Send NMI pulse to PP vector */
#else
uint64_t nmi : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_ciu_nmi_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t nmi : 1; /**< Send NMI pulse to PP vector */
#else
uint64_t nmi : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn30xx;
struct cvmx_ciu_nmi_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t nmi : 2; /**< Send NMI pulse to PP vector */
#else
uint64_t nmi : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn31xx;
struct cvmx_ciu_nmi_s cn38xx;
struct cvmx_ciu_nmi_s cn38xxp2;
struct cvmx_ciu_nmi_cn31xx cn50xx;
struct cvmx_ciu_nmi_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t nmi : 4; /**< Send NMI pulse to PP vector */
#else
uint64_t nmi : 4;
uint64_t reserved_4_63 : 60;
#endif
} cn52xx;
struct cvmx_ciu_nmi_cn52xx cn52xxp1;
struct cvmx_ciu_nmi_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t nmi : 12; /**< Send NMI pulse to PP vector */
#else
uint64_t nmi : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_nmi_cn56xx cn56xxp1;
struct cvmx_ciu_nmi_s cn58xx;
struct cvmx_ciu_nmi_s cn58xxp1;
} cvmx_ciu_nmi_t;
/**
* cvmx_ciu_pci_inta
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_pci_inta_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t intr : 2; /**< PCI interrupt
These bits are observed in CIU_INT32_SUM0<33:32> */
#else
uint64_t intr : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_ciu_pci_inta_s cn30xx;
struct cvmx_ciu_pci_inta_s cn31xx;
struct cvmx_ciu_pci_inta_s cn38xx;
struct cvmx_ciu_pci_inta_s cn38xxp2;
struct cvmx_ciu_pci_inta_s cn50xx;
struct cvmx_ciu_pci_inta_s cn52xx;
struct cvmx_ciu_pci_inta_s cn52xxp1;
struct cvmx_ciu_pci_inta_s cn56xx;
struct cvmx_ciu_pci_inta_s cn56xxp1;
struct cvmx_ciu_pci_inta_s cn58xx;
struct cvmx_ciu_pci_inta_s cn58xxp1;
} cvmx_ciu_pci_inta_t;
/**
* cvmx_ciu_pp_dbg
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_pp_dbg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t ppdbg : 16; /**< Debug[DM] value for each PP
whether the PP's are in debug mode or not */
#else
uint64_t ppdbg : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_ciu_pp_dbg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t ppdbg : 1; /**< Debug[DM] value for each PP
whether the PP's are in debug mode or not */
#else
uint64_t ppdbg : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn30xx;
struct cvmx_ciu_pp_dbg_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t ppdbg : 2; /**< Debug[DM] value for each PP
whether the PP's are in debug mode or not */
#else
uint64_t ppdbg : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn31xx;
struct cvmx_ciu_pp_dbg_s cn38xx;
struct cvmx_ciu_pp_dbg_s cn38xxp2;
struct cvmx_ciu_pp_dbg_cn31xx cn50xx;
struct cvmx_ciu_pp_dbg_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t ppdbg : 4; /**< Debug[DM] value for each PP
whether the PP's are in debug mode or not */
#else
uint64_t ppdbg : 4;
uint64_t reserved_4_63 : 60;
#endif
} cn52xx;
struct cvmx_ciu_pp_dbg_cn52xx cn52xxp1;
struct cvmx_ciu_pp_dbg_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t ppdbg : 12; /**< Debug[DM] value for each PP
whether the PP's are in debug mode or not */
#else
uint64_t ppdbg : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_pp_dbg_cn56xx cn56xxp1;
struct cvmx_ciu_pp_dbg_s cn58xx;
struct cvmx_ciu_pp_dbg_s cn58xxp1;
} cvmx_ciu_pp_dbg_t;
/**
* cvmx_ciu_pp_poke#
*
* Notes:
* Any write to a CIU_PP_POKE register clears any pending interrupt generated
* by the associated watchdog, resets the CIU_WDOG[STATE] field, and set
* CIU_WDOG[CNT] to be (CIU_WDOG[LEN] << 8).
*
* Reads to this register will return the associated CIU_WDOG register.
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_pp_pokex_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t poke : 64; /**< Reserved */
#else
uint64_t poke : 64;
#endif
} s;
struct cvmx_ciu_pp_pokex_s cn30xx;
struct cvmx_ciu_pp_pokex_s cn31xx;
struct cvmx_ciu_pp_pokex_s cn38xx;
struct cvmx_ciu_pp_pokex_s cn38xxp2;
struct cvmx_ciu_pp_pokex_s cn50xx;
struct cvmx_ciu_pp_pokex_s cn52xx;
struct cvmx_ciu_pp_pokex_s cn52xxp1;
struct cvmx_ciu_pp_pokex_s cn56xx;
struct cvmx_ciu_pp_pokex_s cn56xxp1;
struct cvmx_ciu_pp_pokex_s cn58xx;
struct cvmx_ciu_pp_pokex_s cn58xxp1;
} cvmx_ciu_pp_pokex_t;
/**
* cvmx_ciu_pp_rst
*
* Contains the reset control for each PP. Value of '1' will hold a PP in reset, '0' will release.
* Resets to 0xffff when PCI boot is enabled, 0xfffe otherwise.
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_pp_rst_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t rst : 15; /**< PP Rst for PP's 15-1 */
uint64_t rst0 : 1; /**< PP Rst for PP0
depends on standalone mode */
#else
uint64_t rst0 : 1;
uint64_t rst : 15;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_ciu_pp_rst_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t rst0 : 1; /**< PP Rst for PP0
depends on standalone mode */
#else
uint64_t rst0 : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn30xx;
struct cvmx_ciu_pp_rst_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t rst : 1; /**< PP Rst for PP1 */
uint64_t rst0 : 1; /**< PP Rst for PP0
depends on standalone mode */
#else
uint64_t rst0 : 1;
uint64_t rst : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn31xx;
struct cvmx_ciu_pp_rst_s cn38xx;
struct cvmx_ciu_pp_rst_s cn38xxp2;
struct cvmx_ciu_pp_rst_cn31xx cn50xx;
struct cvmx_ciu_pp_rst_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t rst : 3; /**< PP Rst for PP's 11-1 */
uint64_t rst0 : 1; /**< PP Rst for PP0
depends on standalone mode */
#else
uint64_t rst0 : 1;
uint64_t rst : 3;
uint64_t reserved_4_63 : 60;
#endif
} cn52xx;
struct cvmx_ciu_pp_rst_cn52xx cn52xxp1;
struct cvmx_ciu_pp_rst_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t rst : 11; /**< PP Rst for PP's 11-1 */
uint64_t rst0 : 1; /**< PP Rst for PP0
depends on standalone mode */
#else
uint64_t rst0 : 1;
uint64_t rst : 11;
uint64_t reserved_12_63 : 52;
#endif
} cn56xx;
struct cvmx_ciu_pp_rst_cn56xx cn56xxp1;
struct cvmx_ciu_pp_rst_s cn58xx;
struct cvmx_ciu_pp_rst_s cn58xxp1;
} cvmx_ciu_pp_rst_t;
/**
* cvmx_ciu_qlm_dcok
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_qlm_dcok_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t qlm_dcok : 4; /**< Re-assert dcok for each QLM. The value in this
field is "anded" with the pll_dcok pin and then
sent to each QLM (0..3). */
#else
uint64_t qlm_dcok : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_ciu_qlm_dcok_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t qlm_dcok : 2; /**< Re-assert dcok for each QLM. The value in this
field is "anded" with the pll_dcok pin and then
sent to each QLM (0..3). */
#else
uint64_t qlm_dcok : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn52xx;
struct cvmx_ciu_qlm_dcok_cn52xx cn52xxp1;
struct cvmx_ciu_qlm_dcok_s cn56xx;
struct cvmx_ciu_qlm_dcok_s cn56xxp1;
} cvmx_ciu_qlm_dcok_t;
/**
* cvmx_ciu_qlm_jtgc
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_qlm_jtgc_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t clk_div : 3; /**< Clock divider for QLM JTAG operations. eclk is
divided by 2^(CLK_DIV + 2) */
uint64_t reserved_6_7 : 2;
uint64_t mux_sel : 2; /**< Selects which QLM JTAG shift out is shifted into
the QLM JTAG shift register: CIU_QLM_JTGD[SHFT_REG] */
uint64_t bypass : 4; /**< Selects which QLM JTAG shift chains are bypassed
by the QLM JTAG data register (CIU_QLM_JTGD) (one
bit per QLM) */
#else
uint64_t bypass : 4;
uint64_t mux_sel : 2;
uint64_t reserved_6_7 : 2;
uint64_t clk_div : 3;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_ciu_qlm_jtgc_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t clk_div : 3; /**< Clock divider for QLM JTAG operations. eclk is
divided by 2^(CLK_DIV + 2) */
uint64_t reserved_5_7 : 3;
uint64_t mux_sel : 1; /**< Selects which QLM JTAG shift out is shifted into
the QLM JTAG shift register: CIU_QLM_JTGD[SHFT_REG] */
uint64_t reserved_2_3 : 2;
uint64_t bypass : 2; /**< Selects which QLM JTAG shift chains are bypassed
by the QLM JTAG data register (CIU_QLM_JTGD) (one
bit per QLM) */
#else
uint64_t bypass : 2;
uint64_t reserved_2_3 : 2;
uint64_t mux_sel : 1;
uint64_t reserved_5_7 : 3;
uint64_t clk_div : 3;
uint64_t reserved_11_63 : 53;
#endif
} cn52xx;
struct cvmx_ciu_qlm_jtgc_cn52xx cn52xxp1;
struct cvmx_ciu_qlm_jtgc_s cn56xx;
struct cvmx_ciu_qlm_jtgc_s cn56xxp1;
} cvmx_ciu_qlm_jtgc_t;
/**
* cvmx_ciu_qlm_jtgd
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_qlm_jtgd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t capture : 1; /**< Perform JTAG capture operation (self-clearing when
op completes) */
uint64_t shift : 1; /**< Perform JTAG shift operation (self-clearing when
op completes) */
uint64_t update : 1; /**< Perform JTAG update operation (self-clearing when
op completes) */
uint64_t reserved_44_60 : 17;
uint64_t select : 4; /**< Selects which QLM JTAG shift chains the JTAG
operations are performed on */
uint64_t reserved_37_39 : 3;
uint64_t shft_cnt : 5; /**< QLM JTAG shift count (encoded in -1 notation) */
uint64_t shft_reg : 32; /**< QLM JTAG shift register */
#else
uint64_t shft_reg : 32;
uint64_t shft_cnt : 5;
uint64_t reserved_37_39 : 3;
uint64_t select : 4;
uint64_t reserved_44_60 : 17;
uint64_t update : 1;
uint64_t shift : 1;
uint64_t capture : 1;
#endif
} s;
struct cvmx_ciu_qlm_jtgd_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t capture : 1; /**< Perform JTAG capture operation (self-clearing when
op completes) */
uint64_t shift : 1; /**< Perform JTAG shift operation (self-clearing when
op completes) */
uint64_t update : 1; /**< Perform JTAG update operation (self-clearing when
op completes) */
uint64_t reserved_42_60 : 19;
uint64_t select : 2; /**< Selects which QLM JTAG shift chains the JTAG
operations are performed on */
uint64_t reserved_37_39 : 3;
uint64_t shft_cnt : 5; /**< QLM JTAG shift count (encoded in -1 notation) */
uint64_t shft_reg : 32; /**< QLM JTAG shift register */
#else
uint64_t shft_reg : 32;
uint64_t shft_cnt : 5;
uint64_t reserved_37_39 : 3;
uint64_t select : 2;
uint64_t reserved_42_60 : 19;
uint64_t update : 1;
uint64_t shift : 1;
uint64_t capture : 1;
#endif
} cn52xx;
struct cvmx_ciu_qlm_jtgd_cn52xx cn52xxp1;
struct cvmx_ciu_qlm_jtgd_s cn56xx;
struct cvmx_ciu_qlm_jtgd_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t capture : 1; /**< Perform JTAG capture operation (self-clearing when
op completes) */
uint64_t shift : 1; /**< Perform JTAG shift operation (self-clearing when
op completes) */
uint64_t update : 1; /**< Perform JTAG update operation (self-clearing when
op completes) */
uint64_t reserved_37_60 : 24;
uint64_t shft_cnt : 5; /**< QLM JTAG shift count (encoded in -1 notation) */
uint64_t shft_reg : 32; /**< QLM JTAG shift register */
#else
uint64_t shft_reg : 32;
uint64_t shft_cnt : 5;
uint64_t reserved_37_60 : 24;
uint64_t update : 1;
uint64_t shift : 1;
uint64_t capture : 1;
#endif
} cn56xxp1;
} cvmx_ciu_qlm_jtgd_t;
/**
* cvmx_ciu_soft_bist
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_soft_bist_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t soft_bist : 1; /**< Run BIST on soft reset. */
#else
uint64_t soft_bist : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_ciu_soft_bist_s cn30xx;
struct cvmx_ciu_soft_bist_s cn31xx;
struct cvmx_ciu_soft_bist_s cn38xx;
struct cvmx_ciu_soft_bist_s cn38xxp2;
struct cvmx_ciu_soft_bist_s cn50xx;
struct cvmx_ciu_soft_bist_s cn52xx;
struct cvmx_ciu_soft_bist_s cn52xxp1;
struct cvmx_ciu_soft_bist_s cn56xx;
struct cvmx_ciu_soft_bist_s cn56xxp1;
struct cvmx_ciu_soft_bist_s cn58xx;
struct cvmx_ciu_soft_bist_s cn58xxp1;
} cvmx_ciu_soft_bist_t;
/**
* cvmx_ciu_soft_prst
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_soft_prst_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t host64 : 1; /**< PCX Host Mode Device Capability (0=32b/1=64b) */
uint64_t npi : 1; /**< When PCI soft reset is asserted, also reset the
NPI and PNI logic */
uint64_t soft_prst : 1; /**< Reset the PCI bus. Only works when Octane is
configured as a HOST. When OCTEON is a PCI host
(i.e. when PCI_HOST_MODE = 1), This controls
PCI_RST_L. Refer to section 10.11.1. */
#else
uint64_t soft_prst : 1;
uint64_t npi : 1;
uint64_t host64 : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_ciu_soft_prst_s cn30xx;
struct cvmx_ciu_soft_prst_s cn31xx;
struct cvmx_ciu_soft_prst_s cn38xx;
struct cvmx_ciu_soft_prst_s cn38xxp2;
struct cvmx_ciu_soft_prst_s cn50xx;
struct cvmx_ciu_soft_prst_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t soft_prst : 1; /**< Reset the PCI bus. Only works when Octane is
configured as a HOST. When OCTEON is a PCI host
(i.e. when PCI_HOST_MODE = 1), This controls
PCI_RST_L. Refer to section 10.11.1. */
#else
uint64_t soft_prst : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn52xx;
struct cvmx_ciu_soft_prst_cn52xx cn52xxp1;
struct cvmx_ciu_soft_prst_cn52xx cn56xx;
struct cvmx_ciu_soft_prst_cn52xx cn56xxp1;
struct cvmx_ciu_soft_prst_s cn58xx;
struct cvmx_ciu_soft_prst_s cn58xxp1;
} cvmx_ciu_soft_prst_t;
/**
* cvmx_ciu_soft_prst1
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_soft_prst1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t soft_prst : 1; /**< Reset the PCI bus. Only works when Octane is
configured as a HOST. When OCTEON is a PCI host
(i.e. when PCI_HOST_MODE = 1), This controls
PCI_RST_L. Refer to section 10.11.1. */
#else
uint64_t soft_prst : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_ciu_soft_prst1_s cn52xx;
struct cvmx_ciu_soft_prst1_s cn52xxp1;
struct cvmx_ciu_soft_prst1_s cn56xx;
struct cvmx_ciu_soft_prst1_s cn56xxp1;
} cvmx_ciu_soft_prst1_t;
/**
* cvmx_ciu_soft_rst
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_soft_rst_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t soft_rst : 1; /**< Resets Octeon
When soft reseting Octeon from a remote PCI host,
always read CIU_SOFT_RST (and wait for result)
before writing SOFT_RST to '1'. */
#else
uint64_t soft_rst : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_ciu_soft_rst_s cn30xx;
struct cvmx_ciu_soft_rst_s cn31xx;
struct cvmx_ciu_soft_rst_s cn38xx;
struct cvmx_ciu_soft_rst_s cn38xxp2;
struct cvmx_ciu_soft_rst_s cn50xx;
struct cvmx_ciu_soft_rst_s cn52xx;
struct cvmx_ciu_soft_rst_s cn52xxp1;
struct cvmx_ciu_soft_rst_s cn56xx;
struct cvmx_ciu_soft_rst_s cn56xxp1;
struct cvmx_ciu_soft_rst_s cn58xx;
struct cvmx_ciu_soft_rst_s cn58xxp1;
} cvmx_ciu_soft_rst_t;
/**
* cvmx_ciu_tim#
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_timx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t one_shot : 1; /**< One-shot mode */
uint64_t len : 36; /**< Timeout length in core clock cycles
Periodic interrupts will occur every LEN+1 core
clock cycles when ONE_SHOT==0
Timer disabled when LEN==0 */
#else
uint64_t len : 36;
uint64_t one_shot : 1;
uint64_t reserved_37_63 : 27;
#endif
} s;
struct cvmx_ciu_timx_s cn30xx;
struct cvmx_ciu_timx_s cn31xx;
struct cvmx_ciu_timx_s cn38xx;
struct cvmx_ciu_timx_s cn38xxp2;
struct cvmx_ciu_timx_s cn50xx;
struct cvmx_ciu_timx_s cn52xx;
struct cvmx_ciu_timx_s cn52xxp1;
struct cvmx_ciu_timx_s cn56xx;
struct cvmx_ciu_timx_s cn56xxp1;
struct cvmx_ciu_timx_s cn58xx;
struct cvmx_ciu_timx_s cn58xxp1;
} cvmx_ciu_timx_t;
/**
* cvmx_ciu_wdog#
*/
typedef union
{
uint64_t u64;
struct cvmx_ciu_wdogx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_46_63 : 18;
uint64_t gstopen : 1; /**< GSTOPEN */
uint64_t dstop : 1; /**< DSTOP */
uint64_t cnt : 24; /**< Number of 256-cycle intervals until next watchdog
expiration. Cleared on write to associated
CIU_PP_POKE register. */
uint64_t len : 16; /**< Watchdog time expiration length
The 16 bits of LEN represent the most significant
bits of a 24 bit decrementer that decrements
every 256 cycles.
LEN must be set > 0 */
uint64_t state : 2; /**< Watchdog state
number of watchdog time expirations since last
PP poke. Cleared on write to associated
CIU_PP_POKE register. */
uint64_t mode : 2; /**< Watchdog mode
0 = Off
1 = Interrupt Only
2 = Interrupt + NMI
3 = Interrupt + NMI + Soft-Reset */
#else
uint64_t mode : 2;
uint64_t state : 2;
uint64_t len : 16;
uint64_t cnt : 24;
uint64_t dstop : 1;
uint64_t gstopen : 1;
uint64_t reserved_46_63 : 18;
#endif
} s;
struct cvmx_ciu_wdogx_s cn30xx;
struct cvmx_ciu_wdogx_s cn31xx;
struct cvmx_ciu_wdogx_s cn38xx;
struct cvmx_ciu_wdogx_s cn38xxp2;
struct cvmx_ciu_wdogx_s cn50xx;
struct cvmx_ciu_wdogx_s cn52xx;
struct cvmx_ciu_wdogx_s cn52xxp1;
struct cvmx_ciu_wdogx_s cn56xx;
struct cvmx_ciu_wdogx_s cn56xxp1;
struct cvmx_ciu_wdogx_s cn58xx;
struct cvmx_ciu_wdogx_s cn58xxp1;
} cvmx_ciu_wdogx_t;
/**
* cvmx_dbg_data
*
* DBG_DATA = Debug Data Register
*
* Value returned on the debug-data lines from the RSLs
*/
typedef union
{
uint64_t u64;
struct cvmx_dbg_data_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t c_mul : 5; /**< C_MUL pins sampled at DCOK assertion */
uint64_t dsel_ext : 1; /**< Allows changes in the external pins to set the
debug select value. */
uint64_t data : 17; /**< Value on the debug data lines. */
#else
uint64_t data : 17;
uint64_t dsel_ext : 1;
uint64_t c_mul : 5;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_dbg_data_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t pll_mul : 3; /**< pll_mul pins sampled at DCOK assertion */
uint64_t reserved_23_27 : 5;
uint64_t c_mul : 5; /**< Core PLL multiplier sampled at DCOK assertion */
uint64_t dsel_ext : 1; /**< Allows changes in the external pins to set the
debug select value. */
uint64_t data : 17; /**< Value on the debug data lines. */
#else
uint64_t data : 17;
uint64_t dsel_ext : 1;
uint64_t c_mul : 5;
uint64_t reserved_23_27 : 5;
uint64_t pll_mul : 3;
uint64_t reserved_31_63 : 33;
#endif
} cn30xx;
struct cvmx_dbg_data_cn30xx cn31xx;
struct cvmx_dbg_data_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t d_mul : 4; /**< D_MUL pins sampled on DCOK assertion */
uint64_t dclk_mul2 : 1; /**< Should always be set for fast DDR-II operation */
uint64_t cclk_div2 : 1; /**< Should always be clear for fast core clock */
uint64_t c_mul : 5; /**< C_MUL pins sampled at DCOK assertion */
uint64_t dsel_ext : 1; /**< Allows changes in the external pins to set the
debug select value. */
uint64_t data : 17; /**< Value on the debug data lines. */
#else
uint64_t data : 17;
uint64_t dsel_ext : 1;
uint64_t c_mul : 5;
uint64_t cclk_div2 : 1;
uint64_t dclk_mul2 : 1;
uint64_t d_mul : 4;
uint64_t reserved_29_63 : 35;
#endif
} cn38xx;
struct cvmx_dbg_data_cn38xx cn38xxp2;
struct cvmx_dbg_data_cn30xx cn50xx;
struct cvmx_dbg_data_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t rem : 6; /**< Remaining debug_select pins sampled at DCOK */
uint64_t c_mul : 5; /**< C_MUL pins sampled at DCOK assertion */
uint64_t dsel_ext : 1; /**< Allows changes in the external pins to set the
debug select value. */
uint64_t data : 17; /**< Value on the debug data lines. */
#else
uint64_t data : 17;
uint64_t dsel_ext : 1;
uint64_t c_mul : 5;
uint64_t rem : 6;
uint64_t reserved_29_63 : 35;
#endif
} cn58xx;
struct cvmx_dbg_data_cn58xx cn58xxp1;
} cvmx_dbg_data_t;
/**
* cvmx_dfa_bst0
*
* DFA_BST0 = DFA Bist Status
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_bst0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rdf : 16; /**< Bist Results for RDF[3:0] RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t pdf : 16; /**< Bist Results for PDF[3:0] RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t pdf : 16;
uint64_t rdf : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_dfa_bst0_s cn31xx;
struct cvmx_dfa_bst0_s cn38xx;
struct cvmx_dfa_bst0_s cn38xxp2;
struct cvmx_dfa_bst0_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t rdf : 4; /**< Bist Results for RDF[3:0] RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_4_15 : 12;
uint64_t pdf : 4; /**< Bist Results for PDF[3:0] RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t pdf : 4;
uint64_t reserved_4_15 : 12;
uint64_t rdf : 4;
uint64_t reserved_20_63 : 44;
#endif
} cn58xx;
struct cvmx_dfa_bst0_cn58xx cn58xxp1;
} cvmx_dfa_bst0_t;
/**
* cvmx_dfa_bst1
*
* DFA_BST1 = DFA Bist Status
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_bst1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t crq : 1; /**< Bist Results for CRQ RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t ifu : 1; /**< Bist Results for IFU RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t gfu : 1; /**< Bist Results for GFU RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t drf : 1; /**< Bist Results for DRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t crf : 1; /**< Bist Results for CRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t p0_bwb : 1; /**< Bist Results for P0_BWB RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t p1_bwb : 1; /**< Bist Results for P1_BWB RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t p0_brf : 8; /**< Bist Results for P0_BRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t p1_brf : 8; /**< Bist Results for P1_BRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t p1_brf : 8;
uint64_t p0_brf : 8;
uint64_t p1_bwb : 1;
uint64_t p0_bwb : 1;
uint64_t crf : 1;
uint64_t drf : 1;
uint64_t gfu : 1;
uint64_t ifu : 1;
uint64_t crq : 1;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_dfa_bst1_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t crq : 1; /**< Bist Results for CRQ RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t ifu : 1; /**< Bist Results for IFU RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t gfu : 1; /**< Bist Results for GFU RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t drf : 1; /**< Bist Results for DRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t crf : 1; /**< Bist Results for CRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_0_17 : 18;
#else
uint64_t reserved_0_17 : 18;
uint64_t crf : 1;
uint64_t drf : 1;
uint64_t gfu : 1;
uint64_t ifu : 1;
uint64_t crq : 1;
uint64_t reserved_23_63 : 41;
#endif
} cn31xx;
struct cvmx_dfa_bst1_s cn38xx;
struct cvmx_dfa_bst1_s cn38xxp2;
struct cvmx_dfa_bst1_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t crq : 1; /**< Bist Results for CRQ RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t ifu : 1; /**< Bist Results for IFU RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t gfu : 1; /**< Bist Results for GFU RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_19_19 : 1;
uint64_t crf : 1; /**< Bist Results for CRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t p0_bwb : 1; /**< Bist Results for P0_BWB RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t p1_bwb : 1; /**< Bist Results for P1_BWB RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t p0_brf : 8; /**< Bist Results for P0_BRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t p1_brf : 8; /**< Bist Results for P1_BRF RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t p1_brf : 8;
uint64_t p0_brf : 8;
uint64_t p1_bwb : 1;
uint64_t p0_bwb : 1;
uint64_t crf : 1;
uint64_t reserved_19_19 : 1;
uint64_t gfu : 1;
uint64_t ifu : 1;
uint64_t crq : 1;
uint64_t reserved_23_63 : 41;
#endif
} cn58xx;
struct cvmx_dfa_bst1_cn58xx cn58xxp1;
} cvmx_dfa_bst1_t;
/**
* cvmx_dfa_cfg
*
* Specify the RSL base addresses for the block
*
* DFA_CFG = DFA Configuration
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t nrpl_ena : 1; /**< When set, allows the per-node replication feature to be
enabled.
In 36-bit mode: The IWORD0[31:30]=SNREPL field AND
bits [21:20] of the Next Node ptr are used in generating
the next node address (see OCTEON HRM - DFA Chapter for
psuedo-code of DTE next node address generation).
NOTE: When NRPL_ENA=1 and IWORD0[TY]=1(36b mode),
(regardless of IWORD0[NRPLEN]), the Resultant Word1+
[[47:44],[23:20]] = Next Node's [27:20] bits. This allows
SW to use the RESERVED bits of the final node for SW
caching. Also, if required, SW will use [22:21]=Node
Replication to re-start the same graph walk(if graph
walk prematurely terminated (ie: DATA_GONE).
In 18-bit mode: The IWORD0[31:30]=SNREPL field AND
bit [16:14] of the Next Node ptr are used in generating
the next node address (see OCTEON HRM - DFA Chapter for
psuedo-code of DTE next node address generation).
If (IWORD0[NREPLEN]=1 and DFA_CFG[NRPL_ENA]=1) [
If next node ptr[16] is set [
next node ptr[15:14] indicates the next node repl
next node ptr[13:0] indicates the position of the
node relative to the first normal node (i.e.
IWORD3[Msize] must be added to get the final node)
]
else If next node ptr[16] is not set [
next node ptr[15:0] indicates the next node id
next node repl = 0
]
]
NOTE: For 18b node replication, MAX node space=64KB(2^16)
is used in detecting terminal node space(see HRM for full
description).
NOTE: The DFA graphs MUST BE built/written to DFA LLM memory
aware of the "per-node" replication. */
uint64_t nxor_ena : 1; /**< When set, allows the DTE Instruction IWORD0[NXOREN]
to be used to enable/disable the per-node address 'scramble'
of the LLM address to lessen the effects of bank conflicts.
If IWORD0[NXOREN] is also set, then:
In 36-bit mode: The node_Id[7:0] 8-bit value is XORed
against the LLM address addr[9:2].
In 18-bit mode: The node_id[6:0] 7-bit value is XORed
against the LLM address addr[8:2]. (note: we don't address
scramble outside the mode's node space).
NOTE: The DFA graphs MUST BE built/written to DFA LLM memory
aware of the "per-node" address scramble.
NOTE: The address 'scramble' ocurs for BOTH DFA LLM graph
read/write operations. */
uint64_t gxor_ena : 1; /**< When set, the DTE Instruction IWORD0[GXOR]
field is used to 'scramble' the LLM address
to lessen the effects of bank conflicts.
In 36-bit mode: The GXOR[7:0] 8-bit value is XORed
against the LLM address addr[9:2].
In 18-bit mode: GXOR[6:0] 7-bit value is XORed against
the LLM address addr[8:2]. (note: we don't address
scramble outside the mode's node space)
NOTE: The DFA graphs MUST BE built/written to DFA LLM memory
aware of the "per-graph" address scramble.
NOTE: The address 'scramble' ocurs for BOTH DFA LLM graph
read/write operations. */
uint64_t sarb : 1; /**< DFA Source Arbiter Mode
Selects the arbitration mode used to select DFA
requests issued from either CP2 or the DTE (NCB-CSR
or DFA HW engine).
- 0: Fixed Priority [Highest=CP2, Lowest=DTE]
- 1: Round-Robin
NOTE: This should only be written to a different value
during power-on SW initialization. */
#else
uint64_t sarb : 1;
uint64_t gxor_ena : 1;
uint64_t nxor_ena : 1;
uint64_t nrpl_ena : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_dfa_cfg_s cn38xx;
struct cvmx_dfa_cfg_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t sarb : 1; /**< DFA Source Arbiter Mode
Selects the arbitration mode used to select DFA
requests issued from either CP2 or the DTE (NCB-CSR
or DFA HW engine).
- 0: Fixed Priority [Highest=CP2, Lowest=DTE]
- 1: Round-Robin
NOTE: This should only be written to a different value
during power-on SW initialization. */
#else
uint64_t sarb : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn38xxp2;
struct cvmx_dfa_cfg_s cn58xx;
struct cvmx_dfa_cfg_s cn58xxp1;
} cvmx_dfa_cfg_t;
/**
* cvmx_dfa_dbell
*
* DFA_DBELL = DFA Doorbell Register
*
* Description:
* NOTE: To write to the DFA_DBELL register, a device would issue an IOBST directed at the DFA with addr[34:33]=2'b00.
* To read the DFA_DBELL register, a device would issue an IOBLD64 directed at the DFA with addr[34:33]=2'b00.
*
* NOTE: If DFA_CFG[DTECLKDIS]=1 (DFA-DTE clocks disabled), reads/writes to the DFA_DBELL register do not take effect.
* NOTE: If FUSE[120]="DFA DTE disable" is blown, reads/writes to the DFA_DBELL register do not take effect.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_dbell_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t dbell : 20; /**< Represents the cumulative total of pending
DFA instructions which SW has previously written
into the DFA Instruction FIFO (DIF) in main memory.
Each DFA instruction contains a fixed size 32B
instruction word which is executed by the DFA HW.
The DBL register can hold up to 1M-1 (2^20-1)
pending DFA instruction requests.
During a read (by SW), the 'most recent' contents
of the DFA_DBELL register are returned at the time
the NCB-INB bus is driven.
NOTE: Since DFA HW updates this register, its
contents are unpredictable in SW. */
#else
uint64_t dbell : 20;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_dfa_dbell_s cn31xx;
struct cvmx_dfa_dbell_s cn38xx;
struct cvmx_dfa_dbell_s cn38xxp2;
struct cvmx_dfa_dbell_s cn58xx;
struct cvmx_dfa_dbell_s cn58xxp1;
} cvmx_dfa_dbell_t;
/**
* cvmx_dfa_ddr2_addr
*
* DFA_DDR2_ADDR = DFA DDR2 fclk-domain Memory Address Config Register
*
*
* Description: The following registers are used to compose the DFA's DDR2 address into ROW/COL/BNK
* etc.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_addr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t rdimm_ena : 1; /**< If there is a need to insert a register chip on the
system (the equivalent of a registered DIMM) to
provide better setup for the command and control bits
turn this mode on.
RDIMM_ENA
0 Registered Mode OFF
1 Registered Mode ON */
uint64_t num_rnks : 2; /**< NUM_RNKS is programmed based on how many ranks there
are in the system. This needs to be programmed correctly
regardless of whether we are in RNK_LO mode or not.
NUM_RNKS \# of Ranks
0 1
1 2
2 4
3 RESERVED */
uint64_t rnk_lo : 1; /**< When this mode is turned on, consecutive addresses
outside the bank boundary
are programmed to go to different ranks in order to
minimize bank conflicts. It is useful in 4-bank DDR2
parts based memory to extend out the \#physical banks
available and minimize bank conflicts.
On 8 bank ddr2 parts, this mode is not very useful
because this mode does come with
a penalty which is that every successive reads that
cross rank boundary will need a 1 cycle bubble
inserted to prevent bus turnaround conflicts.
RNK_LO
0 - OFF
1 - ON */
uint64_t num_colrows : 3; /**< NUM_COLROWS is used to set the MSB of the ROW_ADDR
and the LSB of RANK address when not in RNK_LO mode.
Calculate the sum of \#COL and \#ROW and program the
controller appropriately
RANK_LSB \#COLs + \#ROWs
------------------------------
- 000: 22
- 001: 23
- 010: 24
- 011: 25
- 100-111: RESERVED */
uint64_t num_cols : 2; /**< The Long word address that the controller receives
needs to be converted to Row, Col, Rank and Bank
addresses depending on the memory part's micro arch.
NUM_COL tells the controller how many colum bits
there are and the controller uses this info to map
the LSB of the row address
- 00: num_cols = 9
- 01: num_cols = 10
- 10: num_cols = 11
- 11: RESERVED */
#else
uint64_t num_cols : 2;
uint64_t num_colrows : 3;
uint64_t rnk_lo : 1;
uint64_t num_rnks : 2;
uint64_t rdimm_ena : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_dfa_ddr2_addr_s cn31xx;
} cvmx_dfa_ddr2_addr_t;
/**
* cvmx_dfa_ddr2_bus
*
* DFA_DDR2_BUS = DFA DDR Bus Activity Counter
*
*
* Description: This counter counts \# cycles that the memory bus is doing a read/write/command
* Useful to benchmark the bus utilization as a ratio of
* \#Cycles of Data Transfer/\#Cycles since init or
* \#Cycles of Data Transfer/\#Cycles that memory controller is active
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_bus_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_47_63 : 17;
uint64_t bus_cnt : 47; /**< Counter counts the \# cycles of Data transfer */
#else
uint64_t bus_cnt : 47;
uint64_t reserved_47_63 : 17;
#endif
} s;
struct cvmx_dfa_ddr2_bus_s cn31xx;
} cvmx_dfa_ddr2_bus_t;
/**
* cvmx_dfa_ddr2_cfg
*
* DFA_DDR2_CFG = DFA DDR2 fclk-domain Memory Configuration \#0 Register
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_41_63 : 23;
uint64_t trfc : 5; /**< Establishes tRFC(from DDR2 data sheets) in \# of
4 fclk intervals.
General Equation:
TRFC(csr) = ROUNDUP[tRFC(data-sheet-ns)/(4 * fclk(ns))]
Example:
tRFC(data-sheet-ns) = 127.5ns
Operational Frequency: 533MHz DDR rate
[fclk=266MHz(3.75ns)]
Then:
TRFC(csr) = ROUNDUP[127.5ns/(4 * 3.75ns)]
= 9 */
uint64_t mrs_pgm : 1; /**< When clear, the HW initialization sequence fixes
some of the *MRS register bit definitions.
EMRS:
A[14:13] = 0 RESERVED
A[12] = 0 Output Buffers Enabled (FIXED)
A[11] = 0 RDQS Disabled (FIXED)
A[10] = 0 DQSn Enabled (FIXED)
A[9:7] = 0 OCD Not supported (FIXED)
A[6] = 0 RTT Disabled (FIXED)
A[5:3]=DFA_DDR2_TMG[ADDLAT] (if DFA_DDR2_TMG[POCAS]=1)
Additive LATENCY (Programmable)
A[2]=0 RTT Disabled (FIXED)
A[1]=DFA_DDR2_TMG[DIC] (Programmable)
A[0] = 0 DLL Enabled (FIXED)
MRS:
A[14:13] = 0 RESERVED
A[12] = 0 Fast Active Power Down Mode (FIXED)
A[11:9] = DFA_DDR2_TMG[TWR](Programmable)
A[8] = 1 DLL Reset (FIXED)
A[7] = 0 Test Mode (FIXED)
A[6:4]=DFA_DDR2_TMG[CASLAT] CAS LATENCY (Programmable)
A[3] = 0 Burst Type(must be 0:Sequential) (FIXED)
A[2:0] = 2 Burst Length=4 (must be 0:Sequential) (FIXED)
When set, the HW initialization sequence sources
the DFA_DDR2_MRS, DFA_DDR2_EMRS registers which are
driven onto the DFA_A[] pins. (this allows the MRS/EMRS
fields to be completely programmable - however care
must be taken by software).
This mode is useful for customers who wish to:
1) override the FIXED definitions(above), or
2) Use a "clamshell mode" of operation where the
address bits(per rank) are swizzled on the
board to reduce stub lengths for optimal
frequency operation.
Use this in combination with DFA_DDR2_CFG[RNK_MSK]
to specify the INIT sequence for each of the 4
supported ranks. */
uint64_t fpip : 3; /**< Early Fill Programmable Pipe [\#fclks]
This field dictates the \#fclks prior to the arrival
of fill data(in fclk domain), to start the 'early' fill
command pipe (in the eclk domain) so as to minimize the
overall fill latency.
The programmable early fill command signal is synchronized
into the eclk domain, where it is used to pull data out of
asynchronous RAM as fast as possible.
NOTE: A value of FPIP=0 is the 'safest' setting and will
result in the early fill command pipe starting in the
same cycle as the fill data.
General Equation: (for FPIP)
FPIP <= MIN[6, (ROUND_DOWN[6/EF_RATIO] + 1)]
where:
EF_RATIO = ECLK/FCLK Ratio [eclk(MHz)/fclk(MHz)]
Example: FCLK=200MHz/ECLK=600MHz
FPIP = MIN[6, (ROUND_DOWN[6/(600/200))] + 1)]
FPIP <= 3 */
uint64_t reserved_29_31 : 3;
uint64_t ref_int : 13; /**< Refresh Interval (represented in \#of fclk
increments).
Each refresh interval will generate a single
auto-refresh command sequence which implicitly targets
all banks within the device:
Example: For fclk=200MHz(5ns)/400MHz(DDR):
trefint(ns) = [tREFI(max)=3.9us = 3900ns [datasheet]
REF_INT = ROUND_DOWN[(trefint/fclk)]
= ROUND_DOWN[(3900ns/5ns)]
= 780 fclks (0x30c)
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t reserved_14_15 : 2;
uint64_t tskw : 2; /**< Board Skew (represented in \#fclks)
Represents additional board skew of DQ/DQS.
- 00: board-skew = 0 fclk
- 01: board-skew = 1 fclk
- 10: board-skew = 2 fclk
- 11: board-skew = 3 fclk
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t rnk_msk : 4; /**< Controls the CS_N[3:0] during a) a HW Initialization
sequence (triggered by DFA_DDR2_CFG[INIT]) or
b) during a normal refresh sequence. If
the RNK_MSK[x]=1, the corresponding CS_N[x] is driven.
NOTE: This is required for DRAM used in a
clamshell configuration, since the address lines
carry Mode Register write data that is unique
per rank(or clam). In a clamshell configuration,
the N3K DFA_A[x] pin may be tied into Clam#0's A[x]
and also into Clam#1's 'mirrored' address bit A[y]
(eg: Clam0 sees A[5] and Clam1 sees A[15]).
To support clamshell designs, SW must initiate
separate HW init sequences each unique rank address
mapping. Before each HW init sequence is triggered,
SW must preload the DFA_DDR2_MRS/EMRS registers with
the data that will be driven onto the A[14:0] wires
during the EMRS/MRS mode register write(s).
NOTE: After the final HW initialization sequence has
been triggered, SW must wait 64K eclks before writing
the RNK_MSK[3:0] field = 3'b1111 (so that CS_N[3:0]
is driven during refresh sequences in normal operation.
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t silo_qc : 1; /**< Enables Quarter Cycle move of the Rd sampling window */
uint64_t silo_hc : 1; /**< A combination of SILO_HC, SILO_QC and TSKW
specifies the positioning of the sampling strobe
when receiving read data back from DDR2. This is
done to offset any board trace induced delay on
the DQ and DQS which inherently makes these
asynchronous with respect to the internal clk of
controller. TSKW moves this sampling window by
integer cycles. SILO_QC and HC move this quarter
and half a cycle respectively. */
uint64_t sil_lat : 2; /**< Silo Latency (\#fclks): On reads, determines how many
additional fclks to wait (on top of CASLAT+1) before
pulling data out of the padring silos used for time
domain boundary crossing.
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t bprch : 1; /**< Tristate Enable (back porch) (\#fclks)
On reads, allows user to control the shape of the
tristate disable back porch for the DQ data bus.
This parameter is also very dependent on the
RW_DLY and WR_DLY parameters and care must be
taken when programming these parameters to avoid
data bus contention. Valid range [0..2]
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t fprch : 1; /**< Tristate Enable (front porch) (\#fclks)
On reads, allows user to control the shape of the
tristate disable front porch for the DQ data bus.
This parameter is also very dependent on the
RW_DLY and WR_DLY parameters and care must be
taken when programming these parameters to avoid
data bus contention. Valid range [0..2]
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t init : 1; /**< When a '1' is written (and the previous value was '0'),
the HW init sequence(s) for the LLM Memory Port is
initiated.
NOTE: To initialize memory, SW must:
1) Enable memory port
a) PRTENA=1
2) Wait 200us (to ensure a stable clock
to the DDR2) - as per DDR2 spec.
3) Write a '1' to the INIT which
will initiate a hardware initialization
sequence.
NOTE: After writing a '1', SW must wait 64K eclk
cycles to ensure the HW init sequence has completed
before writing to ANY of the DFA_DDR2* registers.
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t prtena : 1; /**< Enable DFA Memory
When enabled, this bit lets N3K be the default
driver for DFA-LLM memory port. */
#else
uint64_t prtena : 1;
uint64_t init : 1;
uint64_t fprch : 1;
uint64_t bprch : 1;
uint64_t sil_lat : 2;
uint64_t silo_hc : 1;
uint64_t silo_qc : 1;
uint64_t rnk_msk : 4;
uint64_t tskw : 2;
uint64_t reserved_14_15 : 2;
uint64_t ref_int : 13;
uint64_t reserved_29_31 : 3;
uint64_t fpip : 3;
uint64_t mrs_pgm : 1;
uint64_t trfc : 5;
uint64_t reserved_41_63 : 23;
#endif
} s;
struct cvmx_dfa_ddr2_cfg_s cn31xx;
} cvmx_dfa_ddr2_cfg_t;
/**
* cvmx_dfa_ddr2_comp
*
* DFA_DDR2_COMP = DFA DDR2 I/O PVT Compensation Configuration
*
*
* Description: The following are registers to program the DDR2 PLL and DLL
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_comp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t dfa__pctl : 4; /**< DFA DDR pctl from compensation circuit
Internal DBG only */
uint64_t dfa__nctl : 4; /**< DFA DDR nctl from compensation circuit
Internal DBG only */
uint64_t reserved_9_55 : 47;
uint64_t pctl_csr : 4; /**< Compensation control bits */
uint64_t nctl_csr : 4; /**< Compensation control bits */
uint64_t comp_bypass : 1; /**< Compensation Bypass */
#else
uint64_t comp_bypass : 1;
uint64_t nctl_csr : 4;
uint64_t pctl_csr : 4;
uint64_t reserved_9_55 : 47;
uint64_t dfa__nctl : 4;
uint64_t dfa__pctl : 4;
#endif
} s;
struct cvmx_dfa_ddr2_comp_s cn31xx;
} cvmx_dfa_ddr2_comp_t;
/**
* cvmx_dfa_ddr2_emrs
*
* DFA_DDR2_EMRS = DDR2 EMRS Register(s) EMRS1[14:0], EMRS1_OCD[14:0]
* Description: This register contains the data driven onto the Address[14:0] lines during DDR INIT
* To support Clamshelling (where N3K DFA_A[] pins are not 1:1 mapped to each clam(or rank), a HW init
* sequence is allowed on a "per-rank" basis. Care must be taken in the values programmed into these
* registers during the HW initialization sequence (see N3K specific restrictions in notes below).
* DFA_DDR2_CFG[MRS_PGM] must be 1 to support this feature.
*
* Notes:
* For DDR-II please consult your device's data sheet for further details:
*
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_emrs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t emrs1_ocd : 15; /**< Memory Address[14:0] during "EMRS1 (OCD Calibration)"
step \#12a "EMRS OCD Default Command" A[9:7]=111
of DDR2 HW initialization sequence.
(See JEDEC DDR2 specification (JESD79-2):
Power Up and initialization sequence).
A[14:13] = 0, RESERVED
A[12] = 0, Output Buffers Enabled
A[11] = 0, RDQS Disabled (we do not support RDQS)
A[10] = 0, DQSn Enabled
A[9:7] = 7, OCD Calibration Mode Default
A[6] = 0, ODT Disabled
A[5:3]=DFA_DDR2_TMG[ADDLAT] Additive LATENCY (Default 0)
A[2]=0 Termination Res RTT (ODT off Default)
[A6,A2] = 0 -> ODT Disabled
1 -> 75 ohm; 2 -> 150 ohm; 3 - Reserved
A[1]=0 Normal Output Driver Imp mode
(1 - weak ie., 60% of normal drive strength)
A[0] = 0 DLL Enabled */
uint64_t reserved_15_15 : 1;
uint64_t emrs1 : 15; /**< Memory Address[14:0] during:
a) Step \#7 "EMRS1 to enable DLL (A[0]=0)"
b) Step \#12b "EMRS OCD Calibration Mode Exit"
steps of DDR2 HW initialization sequence.
(See JEDEC DDR2 specification (JESD79-2): Power Up and
initialization sequence).
A[14:13] = 0, RESERVED
A[12] = 0, Output Buffers Enabled
A[11] = 0, RDQS Disabled (we do not support RDQS)
A[10] = 0, DQSn Enabled
A[9:7] = 0, OCD Calibration Mode exit/maintain
A[6] = 0, ODT Disabled
A[5:3]=DFA_DDR2_TMG[ADDLAT] Additive LATENCY (Default 0)
A[2]=0 Termination Res RTT (ODT off Default)
[A6,A2] = 0 -> ODT Disabled
1 -> 75 ohm; 2 -> 150 ohm; 3 - Reserved
A[1]=0 Normal Output Driver Imp mode
(1 - weak ie., 60% of normal drive strength)
A[0] = 0 DLL Enabled */
#else
uint64_t emrs1 : 15;
uint64_t reserved_15_15 : 1;
uint64_t emrs1_ocd : 15;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_dfa_ddr2_emrs_s cn31xx;
} cvmx_dfa_ddr2_emrs_t;
/**
* cvmx_dfa_ddr2_fcnt
*
* DFA_DDR2_FCNT = DFA FCLK Counter
*
*
* Description: This FCLK cycle counter gets going after memory has been initialized
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_fcnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_47_63 : 17;
uint64_t fcyc_cnt : 47; /**< Counter counts FCLK cycles or \# cycles that the memory
controller has requests queued up depending on FCNT_MODE
If FCNT_MODE = 0, this counter counts the \# FCLK cycles
If FCNT_MODE = 1, this counter counts the \# cycles the
controller is active with memory requests. */
#else
uint64_t fcyc_cnt : 47;
uint64_t reserved_47_63 : 17;
#endif
} s;
struct cvmx_dfa_ddr2_fcnt_s cn31xx;
} cvmx_dfa_ddr2_fcnt_t;
/**
* cvmx_dfa_ddr2_mrs
*
* DFA_DDR2_MRS = DDR2 MRS Register(s) MRS_DLL[14:0], MRS[14:0]
* Description: This register contains the data driven onto the Address[14:0] lines during DDR INIT
* To support Clamshelling (where N3K DFA_A[] pins are not 1:1 mapped to each clam(or rank), a HW init
* sequence is allowed on a "per-rank" basis. Care must be taken in the values programmed into these
* registers during the HW initialization sequence (see N3K specific restrictions in notes below).
* DFA_DDR2_CFG[MRS_PGM] must be 1 to support this feature.
*
* Notes:
* For DDR-II please consult your device's data sheet for further details:
*
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_mrs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t mrs : 15; /**< Memory Address[14:0] during "MRS without resetting
DLL A[8]=0" step of HW initialization sequence.
(See JEDEC DDR2 specification (JESD79-2): Power Up
and initialization sequence - Step \#11).
A[14:13] = 0, RESERVED
A[12] = 0, Fast Active Power Down Mode
A[11:9] = DFA_DDR2_TMG[TWR]
A[8] = 0, for DLL Reset
A[7] =0 Test Mode (must be 0 for normal operation)
A[6:4]=DFA_DDR2_TMG[CASLAT] CAS LATENCY (default 4)
A[3]=0 Burst Type(must be 0:Sequential)
A[2:0]=2 Burst Length=4(default) */
uint64_t reserved_15_15 : 1;
uint64_t mrs_dll : 15; /**< Memory Address[14:0] during "MRS for DLL_RESET A[8]=1"
step of HW initialization sequence.
(See JEDEC DDR2 specification (JESD79-2): Power Up
and initialization sequence - Step \#8).
A[14:13] = 0, RESERVED
A[12] = 0, Fast Active Power Down Mode
A[11:9] = DFA_DDR2_TMG[TWR]
A[8] = 1, for DLL Reset
A[7] = 0 Test Mode (must be 0 for normal operation)
A[6:4]=DFA_DDR2_TMG[CASLAT] CAS LATENCY (default 4)
A[3] = 0 Burst Type(must be 0:Sequential)
A[2:0] = 2 Burst Length=4(default) */
#else
uint64_t mrs_dll : 15;
uint64_t reserved_15_15 : 1;
uint64_t mrs : 15;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_dfa_ddr2_mrs_s cn31xx;
} cvmx_dfa_ddr2_mrs_t;
/**
* cvmx_dfa_ddr2_opt
*
* DFA_DDR2_OPT = DFA DDR2 Optimization Registers
*
*
* Description: The following are registers to tweak certain parameters to boost performance
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_opt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t max_read_batch : 5; /**< Maximum number of consecutive read to service before
allowing write to interrupt. */
uint64_t max_write_batch : 5; /**< Maximum number of consecutive writes to service before
allowing reads to interrupt. */
#else
uint64_t max_write_batch : 5;
uint64_t max_read_batch : 5;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_dfa_ddr2_opt_s cn31xx;
} cvmx_dfa_ddr2_opt_t;
/**
* cvmx_dfa_ddr2_pll
*
* DFA_DDR2_PLL = DFA DDR2 PLL and DLL Configuration
*
*
* Description: The following are registers to program the DDR2 PLL and DLL
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_pll_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pll_setting : 17; /**< Internal Debug Use Only */
uint64_t reserved_32_46 : 15;
uint64_t setting90 : 5; /**< Contains the setting of DDR DLL; Internal DBG only */
uint64_t reserved_21_26 : 6;
uint64_t dll_setting : 5; /**< Contains the open loop setting value for the DDR90 delay
line. */
uint64_t dll_byp : 1; /**< DLL Bypass. When set, the DDR90 DLL is bypassed and
the DLL behaves in Open Loop giving a fixed delay
set by DLL_SETTING */
uint64_t qdll_ena : 1; /**< DDR Quad DLL Enable: A 0->1 transition on this bit after
erst deassertion will reset the DDR 90 DLL. Allow
200 micro seconds for Lock before DDR Init. */
uint64_t bw_ctl : 4; /**< Internal Use Only - for Debug */
uint64_t bw_upd : 1; /**< Internal Use Only - for Debug */
uint64_t pll_div2 : 1; /**< PLL Output is further divided by 2. Useful for slow
fclk frequencies where the PLL may be out of range. */
uint64_t reserved_7_7 : 1;
uint64_t pll_ratio : 5; /**< Bits <6:2> sets the clk multiplication ratio
If the fclk frequency desired is less than 260MHz
(lower end saturation point of the pll), write 2x
the ratio desired in this register and set PLL_DIV2 */
uint64_t pll_bypass : 1; /**< PLL Bypass. Uses the ref_clk without multiplication. */
uint64_t pll_init : 1; /**< Need a 0 to 1 pulse on this CSR to get the DFA
Clk Generator Started. Write this register before
starting anything. Allow 200 uS for PLL Lock before
doing anything. */
#else
uint64_t pll_init : 1;
uint64_t pll_bypass : 1;
uint64_t pll_ratio : 5;
uint64_t reserved_7_7 : 1;
uint64_t pll_div2 : 1;
uint64_t bw_upd : 1;
uint64_t bw_ctl : 4;
uint64_t qdll_ena : 1;
uint64_t dll_byp : 1;
uint64_t dll_setting : 5;
uint64_t reserved_21_26 : 6;
uint64_t setting90 : 5;
uint64_t reserved_32_46 : 15;
uint64_t pll_setting : 17;
#endif
} s;
struct cvmx_dfa_ddr2_pll_s cn31xx;
} cvmx_dfa_ddr2_pll_t;
/**
* cvmx_dfa_ddr2_tmg
*
* DFA_DDR2_TMG = DFA DDR2 Memory Timing Config Register
*
*
* Description: The following are registers to program the DDR2 memory timing parameters.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ddr2_tmg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_47_63 : 17;
uint64_t fcnt_mode : 1; /**< If FCNT_MODE = 0, this counter counts the \# FCLK cycles
If FCNT_MODE = 1, this counter counts the \# cycles the
controller is active with memory requests. */
uint64_t cnt_clr : 1; /**< Clears the FCLK Cyc & Bus Util counter */
uint64_t cavmipo : 1; /**< RESERVED */
uint64_t ctr_rst : 1; /**< Reset oneshot pulse for refresh counter & Perf counters
SW should first write this field to a one to clear
& then write to a zero for normal operation */
uint64_t odt_rtt : 2; /**< DDR2 Termination Resistor Setting
These two bits are loaded into the RTT
portion of the EMRS register bits A6 & A2. If DDR2's
termination (for the memory's DQ/DQS/DM pads) is not
desired, set it to 00. If it is, chose between
01 for 75 ohm and 10 for 150 ohm termination.
00 = ODT Disabled
01 = 75 ohm Termination
10 = 150 ohm Termination
11 = 50 ohm Termination */
uint64_t dqsn_ena : 1; /**< For DDR-II Mode, DIC[1] is used to load into EMRS
bit 10 - DQSN Enable/Disable field. By default, we
program the DDR's to drive the DQSN also. Set it to
1 if DQSN should be Hi-Z.
0 - DQSN Enable
1 - DQSN Disable */
uint64_t dic : 1; /**< Drive Strength Control:
For DDR-I/II Mode, DIC[0] is
loaded into the Extended Mode Register (EMRS) A1 bit
during initialization. (see DDR-I data sheet EMRS
description)
0 = Normal
1 = Reduced */
uint64_t r2r_slot : 1; /**< A 1 on this register will force the controller to
slot a bubble between every reads */
uint64_t tfaw : 5; /**< tFAW - Cycles = RNDUP[tFAW(ns)/tcyc(ns)] - 1
Four Access Window time. Relevant only in
8-bank parts.
TFAW = 5'b0 for DDR2-4bank
TFAW = RNDUP[tFAW(ns)/tcyc(ns)] - 1 in DDR2-8bank */
uint64_t twtr : 4; /**< tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)]
Last Wr Data to Rd Command time.
(Represented in fclk cycles)
TYP=15ns
- 0000: RESERVED
- 0001: 1
- ...
- 0111: 7
- 1000-1111: RESERVED */
uint64_t twr : 3; /**< DDR Write Recovery time (tWR). Last Wr Brst to Prech
This is not a direct encoding of the value. Its
programmed as below per DDR2 spec. The decimal number
on the right is RNDUP(tWR(ns) / clkFreq)
TYP=15ns
- 000: RESERVED
- 001: 2
- 010: 3
- 011: 4
- 100: 5
- 101: 6
- 110-111: RESERVED */
uint64_t trp : 4; /**< tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)]
(Represented in fclk cycles)
TYP=15ns
- 0000: RESERVED
- 0001: 1
- ...
- 0111: 7
- 1000-1111: RESERVED
When using parts with 8 banks (DFA_CFG->MAX_BNK
is 1), load tRP cycles + 1 into this register. */
uint64_t tras : 5; /**< tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)]
(Represented in fclk cycles)
TYP=45ns
- 00000-0001: RESERVED
- 00010: 2
- ...
- 10100: 20
- 10101-11111: RESERVED */
uint64_t trrd : 3; /**< tRRD cycles: ACT-ACT timing parameter for different
banks. (Represented in fclk cycles)
For DDR2, TYP=7.5ns
- 000: RESERVED
- 001: 1 tCYC
- 010: 2 tCYC
- 011: 3 tCYC
- 100: 4 tCYC
- 101: 5 tCYC
- 110-111: RESERVED */
uint64_t trcd : 4; /**< tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)]
(Represented in fclk cycles)
TYP=15ns
- 0000: RESERVED
- 0001: 2 (2 is the smallest value allowed)
- 0002: 2
- ...
- 0111: 7
- 1110-1111: RESERVED */
uint64_t addlat : 3; /**< When in Posted CAS mode ADDLAT needs to be programmed
to tRCD-1
ADDLAT \#additional latency cycles
000 0
001 1 (tRCD = 2 fclk's)
010 2 (tRCD = 3 fclk's)
011 3 (tRCD = 4 fclk's)
100 4 (tRCD = 5 fclk's)
101 5 (tRCD = 6 fclk's)
110 6 (tRCD = 7 fclk's)
111 7 (tRCD = 8 fclk's) */
uint64_t pocas : 1; /**< Posted CAS mode. When 1, we use DDR2's Posted CAS
feature. When using this mode, ADDLAT needs to be
programmed as well */
uint64_t caslat : 3; /**< CAS Latency in \# fclk Cycles
CASLAT \# CAS latency cycles
000 - 010 RESERVED
011 3
100 4
101 5
110 6
111 7 */
uint64_t tmrd : 2; /**< tMRD Cycles
(Represented in fclk tCYC)
For DDR2, its TYP 2*tCYC)
- 000: RESERVED
- 001: 1
- 010: 2
- 011: 3 */
uint64_t ddr2t : 1; /**< When 2T mode is turned on, command signals are
setup a cycle ahead of when the CS is enabled
and kept for a total of 2 cycles. This mode is
enabled in higher speeds when there is difficulty
meeting setup. Performance could
be negatively affected in 2T mode */
#else
uint64_t ddr2t : 1;
uint64_t tmrd : 2;
uint64_t caslat : 3;
uint64_t pocas : 1;
uint64_t addlat : 3;
uint64_t trcd : 4;
uint64_t trrd : 3;
uint64_t tras : 5;
uint64_t trp : 4;
uint64_t twr : 3;
uint64_t twtr : 4;
uint64_t tfaw : 5;
uint64_t r2r_slot : 1;
uint64_t dic : 1;
uint64_t dqsn_ena : 1;
uint64_t odt_rtt : 2;
uint64_t ctr_rst : 1;
uint64_t cavmipo : 1;
uint64_t cnt_clr : 1;
uint64_t fcnt_mode : 1;
uint64_t reserved_47_63 : 17;
#endif
} s;
struct cvmx_dfa_ddr2_tmg_s cn31xx;
} cvmx_dfa_ddr2_tmg_t;
/**
* cvmx_dfa_difctl
*
* DFA_DIFCTL = DFA Instruction FIFO (DIF) Control Register
*
* Description:
* NOTE: To write to the DFA_DIFCTL register, a device would issue an IOBST directed at the DFA with addr[34:33]=2'b11.
* To read the DFA_DIFCTL register, a device would issue an IOBLD64 directed at the DFA with addr[34:33]=2'b11.
*
* NOTE: This register is intended to ONLY be written once (at power-up). Any future writes could
* cause the DFA and FPA HW to become unpredictable.
*
* NOTE: If DFA_CFG[DTECLKDIS]=1 (DFA-DTE clocks disabled), reads/writes to the DFA_DIFCTL register do not take effect.
* NOTE: If FUSE[120]="DFA DTE disable" is blown, reads/writes to the DFA_DIFCTL register do not take effect.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_difctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t dwbcnt : 8; /**< Represents the \# of cache lines in the instruction
buffer that may be dirty and should not be
written-back to memory when the instruction
chunk is returned to the Free Page list.
NOTE: Typically SW will want to mark all DFA
Instruction memory returned to the Free Page list
as DWB (Don't WriteBack), therefore SW should
seed this register as:
DFA_DIFCTL[DWBCNT] = (DFA_DIFCTL[SIZE] + 4)/4 */
uint64_t pool : 3; /**< Represents the 3bit buffer pool-id used by DFA HW
when the DFA instruction chunk is recycled back
to the Free Page List maintained by the FPA HW
(once the DFA instruction has been issued). */
uint64_t size : 9; /**< Represents the \# of 32B instructions contained
within each DFA instruction chunk. At Power-on,
SW will seed the SIZE register with a fixed
chunk-size. (Must be at least 3)
DFA HW uses this field to determine the size
of each DFA instruction chunk, in order to:
a) determine when to read the next DFA
instruction chunk pointer which is
written by SW at the end of the current
DFA instruction chunk (see DFA description
of next chunk buffer Ptr for format).
b) determine when a DFA instruction chunk
can be returned to the Free Page List
maintained by the FPA HW. */
#else
uint64_t size : 9;
uint64_t pool : 3;
uint64_t dwbcnt : 8;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_dfa_difctl_s cn31xx;
struct cvmx_dfa_difctl_s cn38xx;
struct cvmx_dfa_difctl_s cn38xxp2;
struct cvmx_dfa_difctl_s cn58xx;
struct cvmx_dfa_difctl_s cn58xxp1;
} cvmx_dfa_difctl_t;
/**
* cvmx_dfa_difrdptr
*
* DFA_DIFRDPTR = DFA Instruction FIFO (DIF) RDPTR Register
*
* Description:
* NOTE: To write to the DFA_DIFRDPTR register, a device would issue an IOBST directed at the DFA with addr[34:33]=2'b01.
* To read the DFA_DIFRDPTR register, a device would issue an IOBLD64 directed at the DFA with addr[34:33]=2'b01.
*
* NOTE: If DFA_CFG[DTECLKDIS]=1 (DFA-DTE clocks disabled), reads/writes to the DFA_DIFRDPTR register do not take effect.
* NOTE: If FUSE[120]="DFA DTE disable" is blown, reads/writes to the DFA_DIFRDPTR register do not take effect.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_difrdptr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t rdptr : 31; /**< Represents the 32B-aligned address of the current
instruction in the DFA Instruction FIFO in main
memory. The RDPTR must be seeded by software at
boot time, and is then maintained thereafter
by DFA HW.
During the seed write (by SW), RDPTR[6:5]=0,
since DFA instruction chunks must be 128B aligned.
During a read (by SW), the 'most recent' contents
of the RDPTR register are returned at the time
the NCB-INB bus is driven.
NOTE: Since DFA HW updates this register, its
contents are unpredictable in SW (unless
its guaranteed that no new DoorBell register
writes have occurred and the DoorBell register is
read as zero). */
uint64_t reserved_0_4 : 5;
#else
uint64_t reserved_0_4 : 5;
uint64_t rdptr : 31;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_dfa_difrdptr_s cn31xx;
struct cvmx_dfa_difrdptr_s cn38xx;
struct cvmx_dfa_difrdptr_s cn38xxp2;
struct cvmx_dfa_difrdptr_s cn58xx;
struct cvmx_dfa_difrdptr_s cn58xxp1;
} cvmx_dfa_difrdptr_t;
/**
* cvmx_dfa_eclkcfg
*
* Specify the RSL base addresses for the block
*
* DFA_ECLKCFG = DFA eclk-domain Configuration Registers
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_eclkcfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t sbdnum : 3; /**< SBD Debug Entry#
For internal use only. (DFA Scoreboard debug)
Selects which one of 8 DFA Scoreboard entries is
latched into the DFA_SBD_DBG[0-3] registers. */
uint64_t reserved_15_15 : 1;
uint64_t sbdlck : 1; /**< DFA Scoreboard LOCK Strobe
For internal use only. (DFA Scoreboard debug)
When written with a '1', the DFA Scoreboard Debug
registers (DFA_SBD_DBG[0-3]) are all locked down.
This allows SW to lock down the contents of the entire
SBD for a single instant in time. All subsequent reads
of the DFA scoreboard registers will return the data
from that instant in time. */
uint64_t dcmode : 1; /**< DRF-CRQ/DTE Arbiter Mode
DTE-DRF Arbiter (0=FP [LP=CRQ/HP=DTE],1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t dtmode : 1; /**< DRF-DTE Arbiter Mode
DTE-DRF Arbiter (0=FP [LP=DTE[15],...,HP=DTE[0]],1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t pmode : 1; /**< NCB-NRP Arbiter Mode
(0=Fixed Priority [LP=WQF,DFF,HP=RGF]/1=RR
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t qmode : 1; /**< NCB-NRQ Arbiter Mode
(0=Fixed Priority [LP=IRF,RWF,PRF,HP=GRF]/1=RR
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t imode : 1; /**< NCB-Inbound Arbiter
(0=FP [LP=NRQ,HP=NRP], 1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t sarb : 1; /**< DFA Source Arbiter Mode
Selects the arbitration mode used to select DFA requests
issued from either CP2 or the DTE (NCB-CSR or DFA HW engine).
- 0: Fixed Priority [Highest=CP2, Lowest=DTE]
- 1: Round-Robin
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t reserved_3_7 : 5;
uint64_t dteclkdis : 1; /**< DFA DTE Clock Disable
When SET, the DFA clocks for DTE(thread engine)
operation are disabled.
NOTE: When SET, SW MUST NEVER issue ANY operations to
the DFA via the NCB Bus. All DFA Operations must be
issued solely through the CP2 interface. */
uint64_t maxbnk : 1; /**< Maximum Banks per-device (used by the address mapper
when extracting address bits for the memory bank#.
- 0: 4 banks/device
- 1: 8 banks/device */
uint64_t dfa_frstn : 1; /**< Hold this 0 until the DFA DDR PLL and DLL lock
and then write a 1. A 1 on this register deasserts
the internal frst_n. Refer to DFA_DDR2_PLL registers for more
startup information.
Startup sequence if DFA interface needs to be ON:
After valid power up,
Write DFA_DDR2_PLL-> PLL_RATIO & PLL_DIV2 & PLL_BYPASS
to the appropriate values
Wait a few cycles
Write a 1 DFA_DDR2_PLL -> PLL_INIT
Wait 100 microseconds
Write a 1 to DFA_DDR2_PLL -> QDLL_ENA
Wait 10 microseconds
Write a 1 to this register DFA_FRSTN to pull DFA out of
reset
Now the DFA block is ready to be initialized (follow the
DDR init sequence). */
#else
uint64_t dfa_frstn : 1;
uint64_t maxbnk : 1;
uint64_t dteclkdis : 1;
uint64_t reserved_3_7 : 5;
uint64_t sarb : 1;
uint64_t imode : 1;
uint64_t qmode : 1;
uint64_t pmode : 1;
uint64_t dtmode : 1;
uint64_t dcmode : 1;
uint64_t sbdlck : 1;
uint64_t reserved_15_15 : 1;
uint64_t sbdnum : 3;
uint64_t reserved_19_63 : 45;
#endif
} s;
struct cvmx_dfa_eclkcfg_s cn31xx;
} cvmx_dfa_eclkcfg_t;
/**
* cvmx_dfa_err
*
* DFA_ERR = DFA ERROR Register
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_err_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_33_63 : 31;
uint64_t dblina : 1; /**< Doorbell Overflow Interrupt Enable bit.
When set, doorbell overflow conditions are reported. */
uint64_t dblovf : 1; /**< Doorbell Overflow detected - Status bit
When set, the 20b accumulated doorbell register
had overflowed (SW wrote too many doorbell requests).
If the DBLINA had previously been enabled(set),
an interrupt will be posted. Software can clear
the interrupt by writing a 1 to this register bit.
NOTE: Detection of a Doorbell Register overflow
is a catastrophic error which may leave the DFA
HW in an unrecoverable state. */
uint64_t cp2pina : 1; /**< CP2 LW Mode Parity Error Interrupt Enable bit.
When set, all PP-generated LW Mode read
transactions which encounter a parity error (across
the 36b of data) are reported. */
uint64_t cp2perr : 1; /**< PP-CP2 Parity Error Detected - Status bit
When set, a parity error had been detected for a
PP-generated LW Mode read transaction.
If the CP2PINA had previously been enabled(set),
an interrupt will be posted. Software can clear
the interrupt by writing a 1 to this register bit.
See also: DFA_MEMFADR CSR which contains more data
about the memory address/control to help isolate
the failure. */
uint64_t cp2parena : 1; /**< CP2 LW Mode Parity Error Enable
When set, all PP-generated LW Mode read
transactions which encounter a parity error (across
the 36b of data) are reported.
NOTE: This signal must only be written to a different
value when there are no PP-CP2 transactions
(preferrably during power-on software initialization). */
uint64_t dtepina : 1; /**< DTE Parity Error Interrupt Enable bit
(for 18b SIMPLE mode ONLY).
When set, all DTE-generated 18b SIMPLE Mode read
transactions which encounter a parity error (across
the 17b of data) are reported. */
uint64_t dteperr : 1; /**< DTE Parity Error Detected (for 18b SIMPLE mode ONLY)
When set, all DTE-generated 18b SIMPLE Mode read
transactions which encounter a parity error (across
the 17b of data) are reported. */
uint64_t dteparena : 1; /**< DTE Parity Error Enable (for 18b SIMPLE mode ONLY)
When set, all DTE-generated 18b SIMPLE Mode read
transactions which encounter a parity error (across
the 17b of data) are reported.
NOTE: This signal must only be written to a different
value when there are no DFA thread engines active
(preferrably during power-on). */
uint64_t dtesyn : 7; /**< DTE 29b ECC Failing 6bit Syndrome
When DTESBE or DTEDBE are set, this field contains
the failing 7b ECC syndrome. */
uint64_t dtedbina : 1; /**< DTE 29b Double Bit Error Interrupt Enable bit
When set, an interrupt is posted for any DTE-generated
36b SIMPLE Mode read which encounters a double bit
error. */
uint64_t dtesbina : 1; /**< DTE 29b Single Bit Error Interrupt Enable bit
When set, an interrupt is posted for any DTE-generated
36b SIMPLE Mode read which encounters a single bit
error (which is also corrected). */
uint64_t dtedbe : 1; /**< DTE 29b Double Bit Error Detected - Status bit
When set, a double bit error had been detected
for a DTE-generated 36b SIMPLE Mode read transaction.
The DTESYN contains the failing syndrome.
If the DTEDBINA had previously been enabled(set),
an interrupt will be posted. Software can clear
the interrupt by writing a 1 to this register bit.
See also: DFA_MEMFADR CSR which contains more data
about the memory address/control to help isolate
the failure.
NOTE: DTE-generated 18b SIMPLE Mode Read transactions
do not participate in ECC check/correct). */
uint64_t dtesbe : 1; /**< DTE 29b Single Bit Error Corrected - Status bit
When set, a single bit error had been detected and
corrected for a DTE-generated 36b SIMPLE Mode read
transaction.
If the DTEDBE=0, then the DTESYN contains the
failing syndrome (used during correction).
NOTE: DTE-generated 18b SIMPLE Mode Read
transactions do not participate in ECC check/correct).
If the DTESBINA had previously been enabled(set),
an interrupt will be posted. Software can clear
the interrupt by writing a 1 to this register bit.
See also: DFA_MEMFADR CSR which contains more data
about the memory address/control to help isolate
the failure. */
uint64_t dteeccena : 1; /**< DTE 29b ECC Enable (for 36b SIMPLE mode ONLY)
When set, 29b ECC is enabled on all DTE-generated
36b SIMPLE Mode read transactions.
NOTE: This signal must only be written to a different
value when there are no DFA thread engines active
(preferrably during power-on software initialization). */
uint64_t cp2syn : 8; /**< PP-CP2 QW ECC Failing 8bit Syndrome
When CP2SBE or CP2DBE are set, this field contains
the failing ECC 8b syndrome.
Refer to CP2ECCENA. */
uint64_t cp2dbina : 1; /**< PP-CP2 Double Bit Error Interrupt Enable bit
When set, an interrupt is posted for any PP-generated
QW Mode read which encounters a double bit error.
Refer to CP2DBE. */
uint64_t cp2sbina : 1; /**< PP-CP2 Single Bit Error Interrupt Enable bit
When set, an interrupt is posted for any PP-generated
QW Mode read which encounters a single bit error
(which is also corrected).
Refer to CP2SBE. */
uint64_t cp2dbe : 1; /**< PP-CP2 Double Bit Error Detected - Status bit
When set, a double bit error had been detected
for a PP-generated QW Mode read transaction.
The CP2SYN contains the failing syndrome.
NOTE: PP-generated LW Mode Read transactions
do not participate in ECC check/correct).
Refer to CP2ECCENA.
If the CP2DBINA had previously been enabled(set),
an interrupt will be posted. Software can clear
the interrupt by writing a 1 to this register bit.
See also: DFA_MEMFADR CSR which contains more data
about the memory address/control to help isolate
the failure. */
uint64_t cp2sbe : 1; /**< PP-CP2 Single Bit Error Corrected - Status bit
When set, a single bit error had been detected and
corrected for a PP-generated QW Mode read
transaction.
If the CP2DBE=0, then the CP2SYN contains the
failing syndrome (used during correction).
Refer to CP2ECCENA.
If the CP2SBINA had previously been enabled(set),
an interrupt will be posted. Software can clear
the interrupt by writing a 1 to this register bit.
See also: DFA_MEMFADR CSR which contains more data
about the memory address/control to help isolate
the failure.
NOTE: PP-generated LW Mode Read transactions
do not participate in ECC check/correct). */
uint64_t cp2eccena : 1; /**< PP-CP2 QW ECC Enable (for QW Mode transactions)
When set, 8bit QW ECC is enabled on all PP-generated
QW Mode read transactions, CP2SBE and
CP2DBE may be set, and CP2SYN may be filled.
NOTE: This signal must only be written to a different
value when there are no PP-CP2 transactions
(preferrably during power-on software initialization).
NOTE: QW refers to a 64-bit LLM Load/Store (intiated
by a processor core). LW refers to a 36-bit load/store. */
#else
uint64_t cp2eccena : 1;
uint64_t cp2sbe : 1;
uint64_t cp2dbe : 1;
uint64_t cp2sbina : 1;
uint64_t cp2dbina : 1;
uint64_t cp2syn : 8;
uint64_t dteeccena : 1;
uint64_t dtesbe : 1;
uint64_t dtedbe : 1;
uint64_t dtesbina : 1;
uint64_t dtedbina : 1;
uint64_t dtesyn : 7;
uint64_t dteparena : 1;
uint64_t dteperr : 1;
uint64_t dtepina : 1;
uint64_t cp2parena : 1;
uint64_t cp2perr : 1;
uint64_t cp2pina : 1;
uint64_t dblovf : 1;
uint64_t dblina : 1;
uint64_t reserved_33_63 : 31;
#endif
} s;
struct cvmx_dfa_err_s cn31xx;
struct cvmx_dfa_err_s cn38xx;
struct cvmx_dfa_err_s cn38xxp2;
struct cvmx_dfa_err_s cn58xx;
struct cvmx_dfa_err_s cn58xxp1;
} cvmx_dfa_err_t;
/**
* cvmx_dfa_memcfg0
*
* DFA_MEMCFG0 = DFA Memory Configuration
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_memcfg0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rldqck90_rst : 1; /**< RLDCK90 and RLDQK90 DLL SW Reset
When written with a '1' the RLDCK90 and RLDQK90 DLL are
in soft-reset. */
uint64_t rldck_rst : 1; /**< RLDCK Zero Delay DLL(Clock Generator) SW Reset
When written with a '1' the RLDCK zero delay DLL is in
soft-reset. */
uint64_t clkdiv : 2; /**< RLDCLK Divisor Select
- 0: RLDx_CK_H/L = Core Clock /2
- 1: RESERVED (must not be used)
- 2: RLDx_CK_H/L = Core Clock /3
- 3: RLDx_CK_H/L = Core Clock /4
The DFA LLM interface(s) are tied to the core clock
frequency through this programmable clock divisor.
Examples:
Core Clock(MHz) | DFA-LLM Clock(MHz) | CLKDIV
-----------------+--------------------+--------
800 | 400/(800-DDR) | /2
1000 | 333/(666-DDR) | /3
800 | 200/(400-DDR) | /4
NOTE: This value MUST BE programmed BEFORE doing a
Hardware init sequence (see: DFA_MEMCFG0[INIT_Px] bits).
*** NOTE: O9N PASS1 Addition */
uint64_t lpp_ena : 1; /**< PP Linear Port Addressing Mode Enable
When enabled, PP-core LLM accesses to the lower-512MB
LLM address space are sent to the single DFA port
which is enabled. NOTE: If LPP_ENA=1, only
one DFA RLDRAM port may be enabled for RLDRAM accesses
(ie: ENA_P0 and ENA_P1 CAN NEVER BOTH be set).
PP-core LLM accesses to the upper-512MB LLM address
space are sent to the other 'disabled' DFA port.
SW RESTRICTION: If LPP_ENA=1, then only one DFA port
may be enabled for RLDRAM accesses (ie: ENA_P0 and
ENA_P1 CAN NEVER BOTH be set).
NOTE: This bit is used to allow PP-Core LLM accesses to a
disabled port, such that each port can be sequentially
addressed (ie: disable LW address interleaving).
Enabling this bit allows BOTH PORTs to be active and
sequentially addressable. The single port that is
enabled(ENA_Px) will respond to the low-512MB LLM address
space, and the other 'disabled' port will respond to the
high-512MB LLM address space.
Example usage:
- DFA RLD0 pins used for TCAM-FPGA(CP2 accesses)
- DFA RLD1 pins used for RLDRAM (DTE/CP2 accesses).
USAGE NOTE:
If LPP_ENA=1 and SW DOES NOT initialize the disabled port
(ie: INIT_Px=0->1), then refreshes and the HW init
sequence WILL NOT occur for the disabled port.
If LPP_ENA=1 and SW does initialize the disabled port
(INIT_Px=0->1 with ENA_Px=0), then refreshes and
the HW init sequence WILL occur to the disabled port. */
uint64_t bunk_init : 2; /**< Controls the CS_N[1:0] during a) a HW Initialization
sequence (triggered by DFA_MEMCFG0[INIT_Px]) or
b) during a normal refresh sequence. If
the BNK_INIT[x]=1, the corresponding CS_N[x] is driven.
NOTE: This is required for DRAM used in a
clamshell configuration, since the address lines
carry Mode Register write data that is unique
per bunk(or clam). In a clamshell configuration,
The N3K A[x] pin may be tied into Clam#0's A[x]
and also into Clam#1's 'mirrored' address bit A[y]
(eg: Clam0 sees A[5] and Clam1 sees A[15]).
To support clamshell designs, SW must initiate
two separate HW init sequences for the two bunks
(or clams) . Before each HW init sequence is triggered,
SW must preload the DFA_MEMRLD[22:0] with the data
that will be driven onto the A[22:0] wires during
an MRS mode register write.
NOTE: After the final HW initialization sequence has
been triggered, SW must wait 64K eclks before writing
the BUNK_INIT[1:0] field = 3'b11 (so that CS_N[1:0] is
driven during refresh sequences in normal operation.
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t init_p0 : 1; /**< When a '1' is written (and the previous value was '0'),
the HW init sequence(s) for Memory Port \#0 is
initiated.
NOTE: To initialize memory, SW must:
1) Set up the DFA_MEMCFG0[CLKDIV] ratio for intended
RLDRAM operation.
[legal values 0: DIV2 2: DIV3 3: DIV4]
2) Write a '1' into BOTH the DFA_MEM_CFG0[RLDCK_RST]
and DFA_MEM_CFG0[RLDQCK90_RST] field at
the SAME TIME. This step puts all three DLLs in
SW reset (RLDCK, RLDCK90, RLDQK90 DLLs).
3) Write a '0' into the DFA_MEM_CFG0[RLDCK_RST] field.
This step takes the RLDCK DLL out of soft-reset so
that the DLL can generate the RLDx_CK_H/L clock pins.
4) Wait 1ms (for RLDCK DLL to achieve lock)
5) Write a '0' into DFA_MEM_CFG0[RLDQCK90_RST] field.
This step takes the RLDCK90 DLL AND RLDQK90 DLL out
of soft-reset.
6) Wait 1ms (for RLDCK90/RLDQK90 DLLs to achieve lock)
7) Enable memory port(s): ENA_P0=1/ENA_P1=1
8) Wait 100us (to ensure a stable clock
to the RLDRAMs) - as per RLDRAM spec.
- - - - - Hardware Initialization Sequence - - - - -
9) Setup the DFA_MEMCFG0[BUNK_INIT] for the bunk(s)
intended to be initialized.
10) Write a '1' to the corresponding INIT_Px which
will initiate a hardware initialization
sequence to that'specific' port.
11) Wait (DFA_MEMCFG0[CLKDIV] * 32K) eclk cycles.
[to ensure the HW init sequence has completed
before writing to ANY of the DFA_MEM* registers]
- - - - - Hardware Initialization Sequence - - - - -
12) Write the DFA_MEMCFG0[BUNK_INIT]=3 to enable
refreshes to BOTH bunks.
NOTE: In some cases (where the address wires are routed
differently between the front and back 'bunks'),
SW will need to use DFA_MEMCFG0[BUNK_INIT] bits to
control the Hardware initialization sequence for a
'specific bunk'. In these cases, SW would setup the
BUNK_INIT and repeat Steps \#9-11 for each bunk/port.
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: DFA Memory Port#0 corresponds to the Octeon
RLD0_* pins. */
uint64_t init_p1 : 1; /**< When a '1' is written (and the previous value was '0'),
the HW init sequence(s) for Memory Port \#1 is
initiated.
NOTE: To initialize memory, SW must:
1) Set up the DFA_MEMCFG0[CLKDIV] ratio for intended
RLDRAM operation.
[legal values 0: DIV2 2: DIV3 3: DIV4]
2) Write a '1' into BOTH the DFA_MEM_CFG0[RLDCK_RST]
and DFA_MEM_CFG0[RLDQCK90_RST] field at
the SAME TIME. This step puts all three DLLs in
SW reset (RLDCK, RLDCK90, RLDQK90 DLLs).
3) Write a '0' into the DFA_MEM_CFG0[RLDCK_RST] field.
This step takes the RLDCK DLL out of soft-reset so
that the DLL can generate the RLDx_CK_H/L clock pins.
4) Wait 1ms (for RLDCK DLL to achieve lock)
5) Write a '0' into DFA_MEM_CFG0[RLDQCK90_RST] field.
This step takes the RLDCK90 DLL AND RLDQK90 DLL out
of soft-reset.
6) Wait 1ms (for RLDCK90/RLDQK90 DLLs to achieve lock)
7) Enable memory port(s) ENA_P0=1/ENA_P1=1
8) Wait 100us (to ensure a stable clock
to the RLDRAMs) - as per RLDRAM spec.
- - - - - Hardware Initialization Sequence - - - - -
9) Setup the DFA_MEMCFG0[BUNK_INIT] for the bunk(s)
intended to be initialized.
10) Write a '1' to the corresponding INIT_Px which
will initiate a hardware initialization
sequence to that'specific' port.
11) Wait (DFA_MEMCFG0[CLKDIV] * 32K) eclk cycles.
[to ensure the HW init sequence has completed
before writing to ANY of the DFA_MEM* registers]
- - - - - Hardware Initialization Sequence - - - - -
12) Write the DFA_MEMCFG0[BUNK_INIT]=3 to enable
refreshes to BOTH bunks.
NOTE: In some cases (where the address wires are routed
differently between the front and back 'bunks'),
SW will need to use DFA_MEMCFG0[BUNK_INIT] bits to
control the Hardware initialization sequence for a
'specific bunk'. In these cases, SW would setup the
BUNK_INIT and repeat Steps \#9-11 for each bunk/port.
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: DFA Memory Port#1 corresponds to the Octeon
RLD1_* pins. */
uint64_t r2r_pbunk : 1; /**< When enabled, an additional command bubble is inserted
if back to back reads are issued to different physical
bunks. This is to avoid DQ data bus collisions when
references cross between physical bunks.
[NOTE: the physical bunk address boundary is determined
by the PBUNK bit].
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t pbunk : 3; /**< Physical Bunk address bit pointer.
Specifies which address bit within the Longword
Memory address MA[23:0] is used to determine the
chip selects.
[RLD_CS0_N corresponds to physical bunk \#0, and
RLD_CS1_N corresponds to physical bunk \#1].
- 000: CS0_N = MA[19]/CS1_N = !MA[19]
- 001: CS0_N = MA[20]/CS1_N = !MA[20]
- 010: CS0_N = MA[21]/CS1_N = !MA[21]
- 011: CS0_N = MA[22]/CS1_N = !MA[22]
- 100: CS0_N = MA[23]/CS1_N = !MA[23]
- 101-111: CS0_N = 0 /CS1_N = 1
Example(s):
To build out a 128MB DFA memory, 4x 32Mx9
parts could be used to fill out TWO physical
bunks (clamshell configuration). Each (of the
two) physical bunks contains 2x 32Mx9 = 16Mx36.
Each RLDRAM device also contains 8 internal banks,
therefore the memory Address is 16M/8banks = 2M
addresses/bunk (2^21). In this case, MA[21] would
select the physical bunk.
NOTE: This should only be written to a different value
during power-on SW initialization.
be used to determine the Chip Select(s). */
uint64_t blen : 1; /**< Device Burst Length (0=2-burst/1=4-burst)
NOTE: RLDRAM-II MUST USE BLEN=0(2-burst) */
uint64_t bprch : 2; /**< Tristate Enable (back porch) (\#dclks)
On reads, allows user to control the shape of the
tristate disable back porch for the DQ data bus.
This parameter is also very dependent on the
RW_DLY and WR_DLY parameters and care must be
taken when programming these parameters to avoid
data bus contention. Valid range [0..2]
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t fprch : 2; /**< Tristate Enable (front porch) (\#dclks)
On reads, allows user to control the shape of the
tristate disable front porch for the DQ data bus.
This parameter is also very dependent on the
RW_DLY and WR_DLY parameters and care must be
taken when programming these parameters to avoid
data bus contention. Valid range [0..2]
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t wr_dly : 4; /**< Write->Read CMD Delay (\#mclks):
Determines \#mclk cycles to insert when controller
switches from write to read. This allows programmer
to control the data bus contention.
For RLDRAM-II(BL2): (TBL=1)
WR_DLY = ROUND_UP[((TWL+TBL)*2 - TSKW + FPRCH) / 2] - TRL + 1
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: For aggressive(performance optimal) designs,
the WR_DLY 'may' be tuned down(-1) if bus fight
on W->R transitions is not pronounced. */
uint64_t rw_dly : 4; /**< Read->Write CMD Delay (\#mclks):
Determines \#mclk cycles to insert when controller
switches from read to write. This allows programmer
to control the data bus contention.
For RLDRAM-II(BL2): (TBL=1)
RW_DLY = ROUND_UP[((TRL+TBL)*2 + TSKW + BPRCH+2)/2] - TWL + 1
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: For aggressive(performance optimal) designs,
the RW_DLY 'may' be tuned down(-1) if bus fight
on R->W transitions is not pronounced. */
uint64_t sil_lat : 2; /**< Silo Latency (\#dclks): On reads, determines how many
additional dclks to wait (on top of tRL+1) before
pulling data out of the padring silos used for time
domain boundary crossing.
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t mtype : 1; /**< FCRAM-II Memory Type
*** O9N UNSUPPORTED *** */
uint64_t reserved_2_2 : 1;
uint64_t ena_p0 : 1; /**< Enable DFA RLDRAM Port#0
When enabled, this bit lets N3K be the default
driver for memory port \#0.
NOTE: a customer is at
liberty to enable either Port#0 or Port#1 or both.
NOTE: Once a port has been disabled, it MUST NEVER
be re-enabled. [the only way to enable a port is
through a chip reset].
NOTE: DFA Memory Port#0 corresponds to the Octeon
RLD0_* pins. */
uint64_t ena_p1 : 1; /**< Enable DFA RLDRAM Port#1
When enabled, this bit lets N3K be the default
driver for memory port \#1.
NOTE: a customer is at
liberty to enable either Port#0 or Port#1 or both.
NOTE: Once a port has been disabled, it MUST NEVER
be re-enabled. [the only way to enable a port is
through a chip reset].
NOTE: DFA Memory Port#1 corresponds to the Octeon
RLD1_* pins. */
#else
uint64_t ena_p1 : 1;
uint64_t ena_p0 : 1;
uint64_t reserved_2_2 : 1;
uint64_t mtype : 1;
uint64_t sil_lat : 2;
uint64_t rw_dly : 4;
uint64_t wr_dly : 4;
uint64_t fprch : 2;
uint64_t bprch : 2;
uint64_t blen : 1;
uint64_t pbunk : 3;
uint64_t r2r_pbunk : 1;
uint64_t init_p1 : 1;
uint64_t init_p0 : 1;
uint64_t bunk_init : 2;
uint64_t lpp_ena : 1;
uint64_t clkdiv : 2;
uint64_t rldck_rst : 1;
uint64_t rldqck90_rst : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_dfa_memcfg0_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t lpp_ena : 1; /**< PP Linear Port Addressing Mode Enable
When enabled, PP-core LLM accesses to the lower-512MB
LLM address space are sent to the single DFA port
which is enabled. NOTE: If LPP_ENA=1, only
one DFA RLDRAM port may be enabled for RLDRAM accesses
(ie: ENA_P0 and ENA_P1 CAN NEVER BOTH be set).
PP-core LLM accesses to the upper-512MB LLM address
space are sent to the other 'disabled' DFA port.
SW RESTRICTION: If LPP_ENA=1, then only one DFA port
may be enabled for RLDRAM accesses (ie: ENA_P0 and
ENA_P1 CAN NEVER BOTH be set).
NOTE: This bit is used to allow PP-Core LLM accesses to a
disabled port, such that each port can be sequentially
addressed (ie: disable LW address interleaving).
Enabling this bit allows BOTH PORTs to be active and
sequentially addressable. The single port that is
enabled(ENA_Px) will respond to the low-512MB LLM address
space, and the other 'disabled' port will respond to the
high-512MB LLM address space.
Example usage:
- DFA RLD0 pins used for TCAM-FPGA(CP2 accesses)
- DFA RLD1 pins used for RLDRAM (DTE/CP2 accesses).
USAGE NOTE:
If LPP_ENA=1 and SW DOES NOT initialize the disabled port
(ie: INIT_Px=0->1), then refreshes and the HW init
sequence WILL NOT occur for the disabled port.
If LPP_ENA=1 and SW does initialize the disabled port
(INIT_Px=0->1 with ENA_Px=0), then refreshes and
the HW init sequence WILL occur to the disabled port. */
uint64_t bunk_init : 2; /**< Controls the CS_N[1:0] during a) a HW Initialization
sequence (triggered by DFA_MEMCFG0[INIT_Px]) or
b) during a normal refresh sequence. If
the BNK_INIT[x]=1, the corresponding CS_N[x] is driven.
NOTE: This is required for DRAM used in a
clamshell configuration, since the address lines
carry Mode Register write data that is unique
per bunk(or clam). In a clamshell configuration,
The N3K A[x] pin may be tied into Clam#0's A[x]
and also into Clam#1's 'mirrored' address bit A[y]
(eg: Clam0 sees A[5] and Clam1 sees A[15]).
To support clamshell designs, SW must initiate
two separate HW init sequences for the two bunks
(or clams) . Before each HW init sequence is triggered,
SW must preload the DFA_MEMRLD[22:0] with the data
that will be driven onto the A[22:0] wires during
an MRS mode register write.
NOTE: After the final HW initialization sequence has
been triggered, SW must wait 64K eclks before writing
the BUNK_INIT[1:0] field = 3'b11 (so that CS_N[1:0] is
driven during refresh sequences in normal operation.
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: For MTYPE=1(FCRAM) Mode, each bunk MUST BE
initialized independently. In other words, a HW init
must be done for Bunk#0, and then another HW init
must be done for Bunk#1 at power-on. */
uint64_t init_p0 : 1; /**< When a '1' is written (and the previous value was '0'),
the HW init sequence(s) for Memory Port \#0 is
initiated.
NOTE: To initialize memory, SW must:
1) Enable memory port(s):
a) ENA_P1=1 (single port in pass 1) OR
b) ENA_P0=1/ENA_P1=1 (dual ports or single when not pass 1)
2) Wait 100us (to ensure a stable clock
to the RLDRAMs) - as per RLDRAM spec.
3) Write a '1' to the corresponding INIT_Px which
will initiate a hardware initialization
sequence.
NOTE: After writing a '1', SW must wait 64K eclk
cycles to ensure the HW init sequence has completed
before writing to ANY of the DFA_MEM* registers.
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: DFA Memory Port#0 corresponds to the Octeon
RLD0_* pins. */
uint64_t init_p1 : 1; /**< When a '1' is written (and the previous value was '0'),
the HW init sequence(s) for Memory Port \#1 is
initiated.
NOTE: To initialize memory, SW must:
1) Enable memory port(s):
a) ENA_P1=1 (single port in pass 1) OR
b) ENA_P0=1/ENA_P1=1 (dual ports or single when not pass 1)
2) Wait 100us (to ensure a stable clock
to the RLDRAMs) - as per RLDRAM spec.
3) Write a '1' to the corresponding INIT_Px which
will initiate a hardware initialization
sequence.
NOTE: After writing a '1', SW must wait 64K eclk
cycles to ensure the HW init sequence has completed
before writing to ANY of the DFA_MEM* registers.
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: DFA Memory Port#1 corresponds to the Octeon
RLD1_* pins. */
uint64_t r2r_pbunk : 1; /**< When enabled, an additional command bubble is inserted
if back to back reads are issued to different physical
bunks. This is to avoid DQ data bus collisions when
references cross between physical bunks.
[NOTE: the physical bunk address boundary is determined
by the PBUNK bit].
NOTE: This should only be written to a different value
during power-on SW initialization.
When MTYPE=1(FCRAM)/BLEN=0(2-burst), R2R_PBUNK SHOULD BE
ZERO(for optimal performance). However, if electrically,
DQ-sharing becomes a power/heat issue, then R2R_PBUNK
should be set (but at a cost to performance (1/2 BW). */
uint64_t pbunk : 3; /**< Physical Bunk address bit pointer.
Specifies which address bit within the Longword
Memory address MA[23:0] is used to determine the
chip selects.
[RLD_CS0_N corresponds to physical bunk \#0, and
RLD_CS1_N corresponds to physical bunk \#1].
- 000: CS0_N = MA[19]/CS1_N = !MA[19]
- 001: CS0_N = MA[20]/CS1_N = !MA[20]
- 010: CS0_N = MA[21]/CS1_N = !MA[21]
- 011: CS0_N = MA[22]/CS1_N = !MA[22]
- 100: CS0_N = MA[23]/CS1_N = !MA[23]
- 101-111: CS0_N = 0 /CS1_N = 1
Example(s):
To build out a 128MB DFA memory, 4x 32Mx9
parts could be used to fill out TWO physical
bunks (clamshell configuration). Each (of the
two) physical bunks contains 2x 32Mx9 = 16Mx36.
Each RLDRAM device also contains 8 internal banks,
therefore the memory Address is 16M/8banks = 2M
addresses/bunk (2^21). In this case, MA[21] would
select the physical bunk.
NOTE: This should only be written to a different value
during power-on SW initialization.
be used to determine the Chip Select(s).
NOTE: When MTYPE=1(FCRAM)/BLEN=0(2-burst), a
"Redundant Bunk" scheme is employed to provide the
highest overall performance (1 Req/ MCLK cycle).
In this mode, it's imperative that SW set the PBUNK
field +1 'above' the highest address bit. (such that
the PBUNK extracted from the address will always be
zero). In this mode, the CS_N[1:0] pins are driven
to each redundant bunk based on a TDM scheme:
[MCLK-EVEN=Bunk#0/MCLK-ODD=Bunk#1]. */
uint64_t blen : 1; /**< Device Burst Length (0=2-burst/1=4-burst)
When BLEN=0(BL2), all QW reads/writes from CP2 are
decomposed into 2 separate BL2(LW) requests to the
Low-Latency memory.
When BLEN=1(BL4), a LW request (from CP2 or NCB) is
treated as 1 BL4(QW) request to the low latency memory.
NOTE: QW refers to a 64-bit LLM Load/Store (intiated
by a processor core). LW refers to a 36-bit load/store.
NOTE: This should only be written to a different value
during power-on SW initialization before the DFA LLM
(low latency memory) is used.
NOTE: MTYPE=0(RLDRAM-II) MUST USE BLEN=0(2-burst)
NOTE: MTYPE=1(FCRAM)/BLEN=0(BL2) requires a
multi-bunk(clam) board design.
NOTE: If MTYPE=1(FCRAM)/FCRAM2P=0(II)/BLEN=1(BL4),
SW SHOULD use CP2 QW read/write requests (for
optimal low-latency bus performance).
[LW length read/write requests(in BL4 mode) use 50%
of the available bus bandwidth]
NOTE: MTYPE=1(FCRAM)/FCRAM2P=0(II)/BLEN=0(BL2) can only
be used with FCRAM-II devices which support BL2 mode
(see: Toshiba FCRAM-II, where DQ tristate after 2 data
transfers).
NOTE: MTYPE=1(FCRAM)/FCRAM2P=1(II+) does not support LW
write requests (FCRAM-II+ device specification has removed
the variable write mask function from the devices).
As such, if this mode is used, SW must be careful to
issue only PP-CP2 QW write requests. */
uint64_t bprch : 2; /**< Tristate Enable (back porch) (\#dclks)
On reads, allows user to control the shape of the
tristate disable back porch for the DQ data bus.
This parameter is also very dependent on the
RW_DLY and WR_DLY parameters and care must be
taken when programming these parameters to avoid
data bus contention. Valid range [0..2]
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t fprch : 2; /**< Tristate Enable (front porch) (\#dclks)
On reads, allows user to control the shape of the
tristate disable front porch for the DQ data bus.
This parameter is also very dependent on the
RW_DLY and WR_DLY parameters and care must be
taken when programming these parameters to avoid
data bus contention. Valid range [0..2]
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t wr_dly : 4; /**< Write->Read CMD Delay (\#mclks):
Determines \#mclk cycles to insert when controller
switches from write to read. This allows programmer
to control the data bus contention.
For RLDRAM-II(BL2): (TBL=1)
For FCRAM-II (BL4): (TBL=2)
For FCRAM-II (BL2 grepl=1x ONLY): (TBL=1)
For FCRAM-II (BL2 grepl>=2x): (TBL=3)
NOTE: When MTYTPE=1(FCRAM-II) BLEN=0(BL2 Mode),
grepl>=2x, writes require redundant bunk writes
which require an additional 2 cycles before slotting
the next read.
WR_DLY = ROUND_UP[((TWL+TBL)*2 - TSKW + FPRCH) / 2] - TRL + 1
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: For aggressive(performance optimal) designs,
the WR_DLY 'may' be tuned down(-1) if bus fight
on W->R transitions is not pronounced. */
uint64_t rw_dly : 4; /**< Read->Write CMD Delay (\#mclks):
Determines \#mclk cycles to insert when controller
switches from read to write. This allows programmer
to control the data bus contention.
For RLDRAM-II/FCRAM-II (BL2): (TBL=1)
For FCRAM-II (BL4): (TBL=2)
RW_DLY = ROUND_UP[((TRL+TBL)*2 + TSKW + BPRCH+2)/2] - TWL + 1
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: For aggressive(performance optimal) designs,
the RW_DLY 'may' be tuned down(-1) if bus fight
on R->W transitions is not pronounced. */
uint64_t sil_lat : 2; /**< Silo Latency (\#dclks): On reads, determines how many
additional dclks to wait (on top of tRL+1) before
pulling data out of the padring silos used for time
domain boundary crossing.
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t mtype : 1; /**< Memory Type (0=RLDRAM-II/1=Network DRAM-II/FCRAM)
NOTE: N3K-P1 only supports RLDRAM-II
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: When MTYPE=1(FCRAM)/BLEN=0(2-burst), only the
"unidirectional DS/QS" mode is supported. (see FCRAM
data sheet EMRS[A6:A5]=SS(Strobe Select) register
definition. [in FCRAM 2-burst mode, we use FCRAM
in a clamshell configuration such that clam0 is
addressed independently of clam1, and DQ is shared
for optimal performance. As such it's imperative that
the QS are conditionally received (and are NOT
free-running), as the N3K receive data capture silos
OR the clam0/1 QS strobes.
NOTE: If this bit is SET, the ASX0/1
ASX_RLD_FCRAM_MODE[MODE] bit(s) should also be SET
in order for the RLD0/1-PHY(s) to support FCRAM devices. */
uint64_t reserved_2_2 : 1;
uint64_t ena_p0 : 1; /**< Enable DFA RLDRAM Port#0
When enabled, this bit lets N3K be the default
driver for memory port \#0.
NOTE: For N3K-P1, to enable Port#0(2nd port),
Port#1 MUST ALSO be enabled.
NOTE: For N3K-P2, single port mode, a customer is at
liberty to enable either Port#0 or Port#1.
NOTE: Once a port has been disabled, it MUST NEVER
be re-enabled. [the only way to enable a port is
through a chip reset].
NOTE: DFA Memory Port#0 corresponds to the Octeon
RLD0_* pins. */
uint64_t ena_p1 : 1; /**< Enable DFA RLDRAM Port#1
When enabled, this bit lets N3K be the default
driver for memory port \#1.
NOTE: For N3K-P1, If the customer wishes to use a
single port, s/he must enable Port#1 (and not Port#0).
NOTE: For N3K-P2, single port mode, a customer is at
liberty to enable either Port#0 or Port#1.
NOTE: Once a port has been disabled, it MUST NEVER
be re-enabled. [the only way to enable a port is
through a chip reset].
NOTE: DFA Memory Port#1 corresponds to the Octeon
RLD1_* pins. */
#else
uint64_t ena_p1 : 1;
uint64_t ena_p0 : 1;
uint64_t reserved_2_2 : 1;
uint64_t mtype : 1;
uint64_t sil_lat : 2;
uint64_t rw_dly : 4;
uint64_t wr_dly : 4;
uint64_t fprch : 2;
uint64_t bprch : 2;
uint64_t blen : 1;
uint64_t pbunk : 3;
uint64_t r2r_pbunk : 1;
uint64_t init_p1 : 1;
uint64_t init_p0 : 1;
uint64_t bunk_init : 2;
uint64_t lpp_ena : 1;
uint64_t reserved_28_63 : 36;
#endif
} cn38xx;
struct cvmx_dfa_memcfg0_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t bunk_init : 2; /**< Controls the CS_N[1:0] during a) a HW Initialization
sequence (triggered by DFA_MEMCFG0[INIT_Px]) or
b) during a normal refresh sequence. If
the BNK_INIT[x]=1, the corresponding CS_N[x] is driven.
NOTE: This is required for DRAM used in a
clamshell configuration, since the address lines
carry Mode Register write data that is unique
per bunk(or clam). In a clamshell configuration,
The N3K A[x] pin may be tied into Clam#0's A[x]
and also into Clam#1's 'mirrored' address bit A[y]
(eg: Clam0 sees A[5] and Clam1 sees A[15]).
To support clamshell designs, SW must initiate
two separate HW init sequences for the two bunks
(or clams) . Before each HW init sequence is triggered,
SW must preload the DFA_MEMRLD[22:0] with the data
that will be driven onto the A[22:0] wires during
an MRS mode register write.
NOTE: After the final HW initialization sequence has
been triggered, SW must wait 64K eclks before writing
the BUNK_INIT[1:0] field = 3'b11 (so that CS_N[1:0] is
driven during refresh sequences in normal operation.
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: For MTYPE=1(FCRAM) Mode, each bunk MUST BE
initialized independently. In other words, a HW init
must be done for Bunk#0, and then another HW init
must be done for Bunk#1 at power-on. */
uint64_t init_p0 : 1; /**< When a '1' is written (and the previous value was '0'),
the HW init sequence(s) for Memory Port \#0 is
initiated.
NOTE: To initialize memory, SW must:
1) Enable memory port(s):
a) ENA_P1=1 (single port in pass 1) OR
b) ENA_P0=1/ENA_P1=1 (dual ports or single when not pass 1)
2) Wait 100us (to ensure a stable clock
to the RLDRAMs) - as per RLDRAM spec.
3) Write a '1' to the corresponding INIT_Px which
will initiate a hardware initialization
sequence.
NOTE: After writing a '1', SW must wait 64K eclk
cycles to ensure the HW init sequence has completed
before writing to ANY of the DFA_MEM* registers.
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: DFA Memory Port#0 corresponds to the Octeon
RLD0_* pins. */
uint64_t init_p1 : 1; /**< When a '1' is written (and the previous value was '0'),
the HW init sequence(s) for Memory Port \#1 is
initiated.
NOTE: To initialize memory, SW must:
1) Enable memory port(s):
a) ENA_P1=1 (single port in pass 1) OR
b) ENA_P0=1/ENA_P1=1 (dual ports or single when not pass 1)
2) Wait 100us (to ensure a stable clock
to the RLDRAMs) - as per RLDRAM spec.
3) Write a '1' to the corresponding INIT_Px which
will initiate a hardware initialization
sequence.
NOTE: After writing a '1', SW must wait 64K eclk
cycles to ensure the HW init sequence has completed
before writing to ANY of the DFA_MEM* registers.
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: DFA Memory Port#1 corresponds to the Octeon
RLD1_* pins. */
uint64_t r2r_pbunk : 1; /**< When enabled, an additional command bubble is inserted
if back to back reads are issued to different physical
bunks. This is to avoid DQ data bus collisions when
references cross between physical bunks.
[NOTE: the physical bunk address boundary is determined
by the PBUNK bit].
NOTE: This should only be written to a different value
during power-on SW initialization.
When MTYPE=1(FCRAM)/BLEN=0(2-burst), R2R_PBUNK SHOULD BE
ZERO(for optimal performance). However, if electrically,
DQ-sharing becomes a power/heat issue, then R2R_PBUNK
should be set (but at a cost to performance (1/2 BW). */
uint64_t pbunk : 3; /**< Physical Bunk address bit pointer.
Specifies which address bit within the Longword
Memory address MA[23:0] is used to determine the
chip selects.
[RLD_CS0_N corresponds to physical bunk \#0, and
RLD_CS1_N corresponds to physical bunk \#1].
- 000: CS0_N = MA[19]/CS1_N = !MA[19]
- 001: CS0_N = MA[20]/CS1_N = !MA[20]
- 010: CS0_N = MA[21]/CS1_N = !MA[21]
- 011: CS0_N = MA[22]/CS1_N = !MA[22]
- 100: CS0_N = MA[23]/CS1_N = !MA[23]
- 101-111: CS0_N = 0 /CS1_N = 1
Example(s):
To build out a 128MB DFA memory, 4x 32Mx9
parts could be used to fill out TWO physical
bunks (clamshell configuration). Each (of the
two) physical bunks contains 2x 32Mx9 = 16Mx36.
Each RLDRAM device also contains 8 internal banks,
therefore the memory Address is 16M/8banks = 2M
addresses/bunk (2^21). In this case, MA[21] would
select the physical bunk.
NOTE: This should only be written to a different value
during power-on SW initialization.
be used to determine the Chip Select(s).
NOTE: When MTYPE=1(FCRAM)/BLEN=0(2-burst), a
"Redundant Bunk" scheme is employed to provide the
highest overall performance (1 Req/ MCLK cycle).
In this mode, it's imperative that SW set the PBUNK
field +1 'above' the highest address bit. (such that
the PBUNK extracted from the address will always be
zero). In this mode, the CS_N[1:0] pins are driven
to each redundant bunk based on a TDM scheme:
[MCLK-EVEN=Bunk#0/MCLK-ODD=Bunk#1]. */
uint64_t blen : 1; /**< Device Burst Length (0=2-burst/1=4-burst)
When BLEN=0(BL2), all QW reads/writes from CP2 are
decomposed into 2 separate BL2(LW) requests to the
Low-Latency memory.
When BLEN=1(BL4), a LW request (from CP2 or NCB) is
treated as 1 BL4(QW) request to the low latency memory.
NOTE: QW refers to a 64-bit LLM Load/Store (intiated
by a processor core). LW refers to a 36-bit load/store.
NOTE: This should only be written to a different value
during power-on SW initialization before the DFA LLM
(low latency memory) is used.
NOTE: MTYPE=0(RLDRAM-II) MUST USE BLEN=0(2-burst)
NOTE: MTYPE=1(FCRAM)/BLEN=0(BL2) requires a
multi-bunk(clam) board design.
NOTE: If MTYPE=1(FCRAM)/FCRAM2P=0(II)/BLEN=1(BL4),
SW SHOULD use CP2 QW read/write requests (for
optimal low-latency bus performance).
[LW length read/write requests(in BL4 mode) use 50%
of the available bus bandwidth]
NOTE: MTYPE=1(FCRAM)/FCRAM2P=0(II)/BLEN=0(BL2) can only
be used with FCRAM-II devices which support BL2 mode
(see: Toshiba FCRAM-II, where DQ tristate after 2 data
transfers).
NOTE: MTYPE=1(FCRAM)/FCRAM2P=1(II+) does not support LW
write requests (FCRAM-II+ device specification has removed
the variable write mask function from the devices).
As such, if this mode is used, SW must be careful to
issue only PP-CP2 QW write requests. */
uint64_t bprch : 2; /**< Tristate Enable (back porch) (\#dclks)
On reads, allows user to control the shape of the
tristate disable back porch for the DQ data bus.
This parameter is also very dependent on the
RW_DLY and WR_DLY parameters and care must be
taken when programming these parameters to avoid
data bus contention. Valid range [0..2]
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t fprch : 2; /**< Tristate Enable (front porch) (\#dclks)
On reads, allows user to control the shape of the
tristate disable front porch for the DQ data bus.
This parameter is also very dependent on the
RW_DLY and WR_DLY parameters and care must be
taken when programming these parameters to avoid
data bus contention. Valid range [0..2]
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t wr_dly : 4; /**< Write->Read CMD Delay (\#mclks):
Determines \#mclk cycles to insert when controller
switches from write to read. This allows programmer
to control the data bus contention.
For RLDRAM-II(BL2): (TBL=1)
For FCRAM-II (BL4): (TBL=2)
For FCRAM-II (BL2 grepl=1x ONLY): (TBL=1)
For FCRAM-II (BL2 grepl>=2x): (TBL=3)
NOTE: When MTYTPE=1(FCRAM-II) BLEN=0(BL2 Mode),
grepl>=2x, writes require redundant bunk writes
which require an additional 2 cycles before slotting
the next read.
WR_DLY = ROUND_UP[((TWL+TBL)*2 - TSKW + FPRCH) / 2] - TRL + 1
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: For aggressive(performance optimal) designs,
the WR_DLY 'may' be tuned down(-1) if bus fight
on W->R transitions is not pronounced. */
uint64_t rw_dly : 4; /**< Read->Write CMD Delay (\#mclks):
Determines \#mclk cycles to insert when controller
switches from read to write. This allows programmer
to control the data bus contention.
For RLDRAM-II/FCRAM-II (BL2): (TBL=1)
For FCRAM-II (BL4): (TBL=2)
RW_DLY = ROUND_UP[((TRL+TBL)*2 + TSKW + BPRCH+2)/2] - TWL + 1
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: For aggressive(performance optimal) designs,
the RW_DLY 'may' be tuned down(-1) if bus fight
on R->W transitions is not pronounced. */
uint64_t sil_lat : 2; /**< Silo Latency (\#dclks): On reads, determines how many
additional dclks to wait (on top of tRL+1) before
pulling data out of the padring silos used for time
domain boundary crossing.
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t mtype : 1; /**< Memory Type (0=RLDRAM-II/1=Network DRAM-II/FCRAM)
NOTE: N3K-P1 only supports RLDRAM-II
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: When MTYPE=1(FCRAM)/BLEN=0(2-burst), only the
"unidirectional DS/QS" mode is supported. (see FCRAM
data sheet EMRS[A6:A5]=SS(Strobe Select) register
definition. [in FCRAM 2-burst mode, we use FCRAM
in a clamshell configuration such that clam0 is
addressed independently of clam1, and DQ is shared
for optimal performance. As such it's imperative that
the QS are conditionally received (and are NOT
free-running), as the N3K receive data capture silos
OR the clam0/1 QS strobes.
NOTE: If this bit is SET, the ASX0/1
ASX_RLD_FCRAM_MODE[MODE] bit(s) should also be SET
in order for the RLD0/1-PHY(s) to support FCRAM devices. */
uint64_t reserved_2_2 : 1;
uint64_t ena_p0 : 1; /**< Enable DFA RLDRAM Port#0
When enabled, this bit lets N3K be the default
driver for memory port \#0.
NOTE: For N3K-P1, to enable Port#0(2nd port),
Port#1 MUST ALSO be enabled.
NOTE: For N3K-P2, single port mode, a customer is at
liberty to enable either Port#0 or Port#1.
NOTE: Once a port has been disabled, it MUST NEVER
be re-enabled. [the only way to enable a port is
through a chip reset].
NOTE: DFA Memory Port#0 corresponds to the Octeon
RLD0_* pins. */
uint64_t ena_p1 : 1; /**< Enable DFA RLDRAM Port#1
When enabled, this bit lets N3K be the default
driver for memory port \#1.
NOTE: For N3K-P1, If the customer wishes to use a
single port, s/he must enable Port#1 (and not Port#0).
NOTE: For N3K-P2, single port mode, a customer is at
liberty to enable either Port#0 or Port#1.
NOTE: Once a port has been disabled, it MUST NEVER
be re-enabled. [the only way to enable a port is
through a chip reset].
NOTE: DFA Memory Port#1 corresponds to the Octeon
RLD1_* pins. */
#else
uint64_t ena_p1 : 1;
uint64_t ena_p0 : 1;
uint64_t reserved_2_2 : 1;
uint64_t mtype : 1;
uint64_t sil_lat : 2;
uint64_t rw_dly : 4;
uint64_t wr_dly : 4;
uint64_t fprch : 2;
uint64_t bprch : 2;
uint64_t blen : 1;
uint64_t pbunk : 3;
uint64_t r2r_pbunk : 1;
uint64_t init_p1 : 1;
uint64_t init_p0 : 1;
uint64_t bunk_init : 2;
uint64_t reserved_27_63 : 37;
#endif
} cn38xxp2;
struct cvmx_dfa_memcfg0_s cn58xx;
struct cvmx_dfa_memcfg0_s cn58xxp1;
} cvmx_dfa_memcfg0_t;
/**
* cvmx_dfa_memcfg1
*
* DFA_MEMCFG1 = RLDRAM Memory Timing Configuration
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_memcfg1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ref_intlo : 9; /**< Burst Refresh Interval[8:0] (\#dclks)
For finer refresh interval granularity control.
This field provides an additional level of granularity
for the refresh interval. It specifies the additional
\#dclks [0...511] to be added to the REF_INT[3:0] field.
For RLDRAM-II: For dclk(400MHz=2.5ns):
Example: 64K AREF cycles required within tREF=32ms
trefint = tREF(ms)/(64K cycles/8banks)
= 32ms/8K = 3.9us = 3900ns
REF_INT[3:0] = ROUND_DOWN[(trefint/dclk)/512]
= ROUND_DOWN[(3900/2.5)/512]
= 3
REF_INTLO[8:0] = MOD[(trefint/dclk)/512]
= MOD[(3900/2.5)/512]
= 24
NOTE: This should only be written to a different value
during power-on SW initialization.
*** NOTE: PASS2 Addition */
uint64_t aref_ena : 1; /**< Auto Refresh Cycle Enable
INTERNAL USE ONLY:
NOTE: This mode bit is ONLY intended to be used by
low-level power-on initialization routines in the
event that the hardware initialization routine
does not work. It allows SW to create AREF
commands on the RLDRAM bus directly.
When this bit is set, ALL RLDRAM writes (issued by
a PP through the NCB or CP2) are converted to AREF
commands on the RLDRAM bus. The write-address is
presented on the A[20:0]/BA[2:0] pins (for which
the RLDRAM only interprets BA[2:0]).
When this bit is set, only writes are allowed
and MUST use grepl=0 (1x).
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: MRS_ENA and AREF_ENA are mutually exclusive
(SW can set one or the other, but never both!)
NOTE: AREF commands generated using this method target
the 'addressed' bunk. */
uint64_t mrs_ena : 1; /**< Mode Register Set Cycle Enable
INTERNAL USE ONLY:
NOTE: This mode bit is ONLY intended to be used by
low-level power-on initialization routines in the
event that the hardware initialization routine
does not work. It allows SW to create MRS
commands on the RLDRAM bus directly.
When this bit is set, ALL RLDRAM writes (issued by
a PP through the NCB or CP2) are converted to MRS
commands on the RLDRAM bus. The write-address is
presented on the A[20:0]/BA[2:0] pins (for which
the RLDRAM only interprets A[17:0]).
When this bit is set, only writes are allowed
and MUST use grepl=0 (1x).
NOTE: This should only be written to a different value
during power-on SW initialization.
NOTE: MRS_ENA and AREF_ENA are mutually exclusive
(SW can set one or the other, but never both!)
NOTE: MRS commands generated using this method target
the 'addressed' bunk. */
uint64_t tmrsc : 3; /**< Mode Register Set Cycle Time (represented in \#mclks)
- 000-001: RESERVED
- 010: tMRSC = 2 mclks
- 011: tMRSC = 3 mclks
- ...
- 111: tMRSC = 7 mclks
NOTE: The device tMRSC parameter is a function of CL
(which during HW initialization is not known. Its
recommended to load tMRSC(MAX) value to avoid timing
violations.
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t trc : 4; /**< Row Cycle Time (represented in \#mclks)
see also: DFA_MEMRLD[RLCFG] field which must
correspond with tRL/tWL parameter(s).
- 0000-0010: RESERVED
- 0011: tRC = 3 mclks
- 0100: tRC = 4 mclks
- 0101: tRC = 5 mclks
- 0110: tRC = 6 mclks
- 0111: tRC = 7 mclks
- 1000: tRC = 8 mclks
- 1001: tRC = 9 mclks
- 1010-1111: RESERVED
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t twl : 4; /**< Write Latency (represented in \#mclks)
see also: DFA_MEMRLD[RLCFG] field which must
correspond with tRL/tWL parameter(s).
- 0000-0001: RESERVED
- 0010: Write Latency (WL=2.0 mclk)
- 0011: Write Latency (WL=3.0 mclks)
- 0100: Write Latency (WL=4.0 mclks)
- 0101: Write Latency (WL=5.0 mclks)
- 0110: Write Latency (WL=6.0 mclks)
- 0111: Write Latency (WL=7.0 mclks)
- 1000: Write Latency (WL=8.0 mclks)
- 1001: Write Latency (WL=9.0 mclks)
- 1010: Write Latency (WL=10.0 mclks)
- 1011-1111: RESERVED
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t trl : 4; /**< Read Latency (represented in \#mclks)
see also: DFA_MEMRLD[RLCFG] field which must
correspond with tRL/tWL parameter(s).
- 0000-0010: RESERVED
- 0011: Read Latency = 3 mclks
- 0100: Read Latency = 4 mclks
- 0101: Read Latency = 5 mclks
- 0110: Read Latency = 6 mclks
- 0111: Read Latency = 7 mclks
- 1000: Read Latency = 8 mclks
- 1001: Read Latency = 9 mclks
- 1010: Read Latency = 10 mclks
- 1011-1111: RESERVED
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t reserved_6_7 : 2;
uint64_t tskw : 2; /**< Board Skew (represented in \#dclks)
Represents additional board skew of DQ/DQS.
- 00: board-skew = 0 dclk
- 01: board-skew = 1 dclk
- 10: board-skew = 2 dclk
- 11: board-skew = 3 dclk
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t ref_int : 4; /**< Refresh Interval (represented in \#of 512 dclk
increments).
- 0000: RESERVED
- 0001: 1 * 512 = 512 dclks
- ...
- 1111: 15 * 512 = 7680 dclks
NOTE: For finer level of granularity, refer to
REF_INTLO[8:0] field.
For RLDRAM-II, each refresh interval will
generate a burst of 8 AREF commands, one to each of
8 explicit banks (referenced using the RLD_BA[2:0]
pins.
Example: For mclk=200MHz/dclk(400MHz=2.5ns):
64K AREF cycles required within tREF=32ms
trefint = tREF(ms)/(64K cycles/8banks)
= 32ms/8K = 3.9us = 3900ns
REF_INT = ROUND_DOWN[(trefint/dclk)/512]
= ROUND_DOWN[(3900/2.5)/512]
= 3
NOTE: This should only be written to a different value
during power-on SW initialization. */
#else
uint64_t ref_int : 4;
uint64_t tskw : 2;
uint64_t reserved_6_7 : 2;
uint64_t trl : 4;
uint64_t twl : 4;
uint64_t trc : 4;
uint64_t tmrsc : 3;
uint64_t mrs_ena : 1;
uint64_t aref_ena : 1;
uint64_t ref_intlo : 9;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_dfa_memcfg1_s cn38xx;
struct cvmx_dfa_memcfg1_s cn38xxp2;
struct cvmx_dfa_memcfg1_s cn58xx;
struct cvmx_dfa_memcfg1_s cn58xxp1;
} cvmx_dfa_memcfg1_t;
/**
* cvmx_dfa_memcfg2
*
* DFA_MEMCFG2 = DFA Memory Config Register \#2
* *** NOTE: Pass2 Addition
*
* Description: Additional Memory Configuration CSRs to support FCRAM-II/II+ and Network DRAM-II
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_memcfg2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t dteclkdis : 1; /**< DFA DTE Clock Disable
When SET, the DFA clocks for DTE(thread engine)
operation are disabled.
NOTE: When SET, SW MUST NEVER issue ANY operations to
the DFA via the NCB Bus. All DFA Operations must be
issued solely through the CP2 interface.
*** NOTE: PASS2 Addition
NOTE: When DTECLKDIS=1, if CP2 Errors are encountered
(ie: CP2SBE, CP2DBE, CP2PERR), the DFA_MEMFADR CSR
does not reflect the failing address/ctl information. */
uint64_t silrst : 1; /**< LLM-PHY Silo Reset
When a '1' is written (when the previous
value was a '0') causes the the LLM-PHY Silo read/write
pointers to be reset.
NOTE: SW MUST WAIT 400 dclks after the LAST HW Init
sequence was launched (ie: INIT_START 0->1 CSR write),
before the SILRST can be triggered (0->1). */
uint64_t trfc : 5; /**< FCRAM-II Refresh Interval
*** O9N UNSUPPORTED *** */
uint64_t refshort : 1; /**< FCRAM Short Refresh Mode
*** O9N UNSUPPORTED *** */
uint64_t ua_start : 2; /**< FCRAM-II Upper Addres Start
*** O9N UNSUPPORTED *** */
uint64_t maxbnk : 1; /**< Maximum Banks per-device (used by the address mapper
when extracting address bits for the memory bank#.
- 0: 4 banks/device
- 1: 8 banks/device
*** NOTE: PASS2 Addition */
uint64_t fcram2p : 1; /**< FCRAM-II+ Mode Enable
*** O9N UNSUPPORTED *** */
#else
uint64_t fcram2p : 1;
uint64_t maxbnk : 1;
uint64_t ua_start : 2;
uint64_t refshort : 1;
uint64_t trfc : 5;
uint64_t silrst : 1;
uint64_t dteclkdis : 1;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_dfa_memcfg2_s cn38xx;
struct cvmx_dfa_memcfg2_s cn38xxp2;
struct cvmx_dfa_memcfg2_s cn58xx;
struct cvmx_dfa_memcfg2_s cn58xxp1;
} cvmx_dfa_memcfg2_t;
/**
* cvmx_dfa_memfadr
*
* DFA_MEMFADR = RLDRAM Failing Address/Control Register
*
* Description: DFA Memory Failing Address/Control Error Capture information
* This register contains useful information to help in isolating an RLDRAM memory failure.
* NOTE: The first detected SEC/DED/PERR failure is captured in DFA_MEMFADR, however, a DED or PERR (which is
* more severe) will always overwrite a SEC error. The user can 'infer' the source of the interrupt
* via the FSRC field.
* NOTE: If DFA_MEMCFG2[DTECLKDIS]=1, the contents of this register are UNDEFINED.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_memfadr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t maddr : 24; /**< Memory Address */
#else
uint64_t maddr : 24;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_dfa_memfadr_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t fdst : 9; /**< Fill-Destination
FSRC[1:0] | FDST[8:0]
-------------+-------------------------------------
0(NCB-DTE) | [fillstart,2'b0,WIDX(1),DMODE(1),DTE(4)]
1(NCB-CSR) | [ncbSRC[8:0]]
3(CP2-PP) | [2'b0,SIZE(1),INDEX(1),PP(4),FID(1)]
where:
DTE: DFA Thread Engine ID#
PP: Packet Processor ID#
FID: Fill-ID# (unique per PP)
WIDX: 16b SIMPLE Mode (index)
DMODE: (0=16b SIMPLE/1=32b SIMPLE)
SIZE: (0=LW Mode access/1=QW Mode Access)
INDEX: (0=Low LW/1=High LW)
NOTE: QW refers to a 56/64-bit LLM Load/Store (intiated
by a processor core). LW refers to a 32-bit load/store. */
uint64_t fsrc : 2; /**< Fill-Source (0=NCB-DTE/1=NCB-CSR/2=RESERVED/3=PP-CP2) */
uint64_t pnum : 1; /**< Memory Port
NOTE: For O2P, this bit will always return zero. */
uint64_t bnum : 3; /**< Memory Bank
When DFA_DDR2_ADDR[RNK_LO]=1, BNUM[2]=RANK[0].
(RANK[1] can be inferred from MADDR[24:0]) */
uint64_t maddr : 25; /**< Memory Address */
#else
uint64_t maddr : 25;
uint64_t bnum : 3;
uint64_t pnum : 1;
uint64_t fsrc : 2;
uint64_t fdst : 9;
uint64_t reserved_40_63 : 24;
#endif
} cn31xx;
struct cvmx_dfa_memfadr_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_39_63 : 25;
uint64_t fdst : 9; /**< Fill-Destination
FSRC[1:0] | FDST[8:0]
-------------+-------------------------------------
0(NCB-DTE) | [fillstart,2'b0,WIDX(1),DMODE(1),DTE(4)]
1(NCB-CSR) | [ncbSRC[8:0]]
3(CP2-PP) | [2'b0,SIZE(1),INDEX(1),PP(4),FID(1)]
where:
DTE: DFA Thread Engine ID#
PP: Packet Processor ID#
FID: Fill-ID# (unique per PP)
WIDX: 18b SIMPLE Mode (index)
DMODE: (0=18b SIMPLE/1=36b SIMPLE)
SIZE: (0=LW Mode access/1=QW Mode Access)
INDEX: (0=Low LW/1=High LW)
NOTE: QW refers to a 64-bit LLM Load/Store (intiated
by a processor core). LW refers to a 36-bit load/store. */
uint64_t fsrc : 2; /**< Fill-Source (0=NCB-DTE/1=NCB-CSR/2=RESERVED/3=PP-CP2) */
uint64_t pnum : 1; /**< Memory Port
NOTE: the port id's are reversed
PNUM==0 => port#1
PNUM==1 => port#0 */
uint64_t bnum : 3; /**< Memory Bank */
uint64_t maddr : 24; /**< Memory Address */
#else
uint64_t maddr : 24;
uint64_t bnum : 3;
uint64_t pnum : 1;
uint64_t fsrc : 2;
uint64_t fdst : 9;
uint64_t reserved_39_63 : 25;
#endif
} cn38xx;
struct cvmx_dfa_memfadr_cn38xx cn38xxp2;
struct cvmx_dfa_memfadr_cn38xx cn58xx;
struct cvmx_dfa_memfadr_cn38xx cn58xxp1;
} cvmx_dfa_memfadr_t;
/**
* cvmx_dfa_memfcr
*
* DFA_MEMFCR = FCRAM MRS Register(s) EMRS2[14:0], EMRS1[14:0], MRS[14:0]
* *** O9N UNSUPPORTED ***
*
* Notes:
* For FCRAM-II please consult your device's data sheet for further details:
* MRS Definition:
* A[13:8]=0 RESERVED
* A[7]=0 TEST MODE (N3K requires test mode 0:"disabled")
* A[6:4] CAS LATENCY (fully programmable - SW must ensure that the value programmed
* into DFA_MEM_CFG0[TRL] corresponds with this value).
* A[3]=0 BURST TYPE (N3K requires 0:"Sequential" Burst Type)
* A[2:0] BURST LENGTH Burst Length [1:BL2/2:BL4] (N3K only supports BL=2,4)
*
* In BL2 mode(for highest performance), only 1/2 the phsyical
* memory is unique (ie: each bunk stores the same information).
* In BL4 mode(highest capacity), all of the physical memory
* is unique (ie: each bunk is uniquely addressable).
* EMRS Definition:
* A[13:12] REFRESH MODE (N3K Supports only 0:"Conventional" and 1:"Short" auto-refresh modes)
*
* (SW must ensure that the value programmed into DFA_MEMCFG2[REFSHORT]
* is also reflected in the Refresh Mode encoding).
* A[11:7]=0 RESERVED
* A[6:5]=2 STROBE SELECT (N3K supports only 2:"Unidirectional DS/QS" mode - the read capture
* silos rely on a conditional QS strobe)
* A[4:3] DIC(QS) QS Drive Strength: fully programmable (consult your FCRAM-II data sheet)
* [0: Normal Output Drive/1: Strong Output Drive/2: Weak output Drive]
* A[2:1] DIC(DQ) DQ Drive Strength: fully programmable (consult your FCRAM-II data sheet)
* [0: Normal Output Drive/1: Strong Output Drive/2: Weak output Drive]
* A[0] DLL DLL Enable: Programmable [0:DLL Enable/1: DLL Disable]
*
* EMRS2 Definition: (for FCRAM-II+)
* A[13:11]=0 RESERVED
* A[10:8] ODTDS On Die Termination (DS+/-)
* [0: ODT Disable /1: 15ohm termination /(2-7): RESERVED]
* A[7:6]=0 MBW Multi-Bank Write: (N3K requires use of 0:"single bank" mode only)
* A[5:3] ODTin On Die Termination (input pin)
* [0: ODT Disable /1: 15ohm termination /(2-7): RESERVED]
* A[2:0] ODTDQ On Die Termination (DQ)
* [0: ODT Disable /1: 15ohm termination /(2-7): RESERVED]
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_memfcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_47_63 : 17;
uint64_t emrs2 : 15; /**< Memory Address[14:0] during EMRS2(for FCRAM-II+)
*** O9N UNSUPPORTED *** */
uint64_t reserved_31_31 : 1;
uint64_t emrs : 15; /**< Memory Address[14:0] during EMRS
*** O9N UNSUPPORTED ***
A[0]=1: DLL Enabled) */
uint64_t reserved_15_15 : 1;
uint64_t mrs : 15; /**< FCRAM Memory Address[14:0] during MRS
*** O9N UNSUPPORTED ***
A[6:4]=4 CAS LATENCY=4(default)
A[3]=0 Burst Type(must be 0:Sequential)
A[2:0]=2 Burst Length=4(default) */
#else
uint64_t mrs : 15;
uint64_t reserved_15_15 : 1;
uint64_t emrs : 15;
uint64_t reserved_31_31 : 1;
uint64_t emrs2 : 15;
uint64_t reserved_47_63 : 17;
#endif
} s;
struct cvmx_dfa_memfcr_s cn38xx;
struct cvmx_dfa_memfcr_s cn38xxp2;
struct cvmx_dfa_memfcr_s cn58xx;
struct cvmx_dfa_memfcr_s cn58xxp1;
} cvmx_dfa_memfcr_t;
/**
* cvmx_dfa_memrld
*
* DFA_MEMRLD = DFA RLDRAM MRS Register Values
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_memrld_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t mrsdat : 23; /**< This field represents the data driven onto the
A[22:0] address lines during MRS(Mode Register Set)
commands (during a HW init sequence). This field
corresponds with the Mode Register Bit Map from
your RLDRAM-II device specific data sheet.
A[17:10]: RESERVED
A[9]: ODT (on die termination)
A[8]: Impedance Matching
A[7]: DLL Reset
A[6]: UNUSED
A[5]: Address Mux (for N3K: MUST BE ZERO)
A[4:3]: Burst Length (for N3K: MUST BE ZERO)
A[2:0]: Configuration (see data sheet for
specific RLDRAM-II device).
- 000-001: CFG=1 [tRC=4/tRL=4/tWL=5]
- 010: CFG=2 [tRC=6/tRL=6/tWL=7]
- 011: CFG=3 [tRC=8/tRL=8/tWL=9]
- 100-111: RESERVED
NOTE: For additional density, the RLDRAM-II parts
can be 'clamshelled' (ie: two devices mounted on
different sides of the PCB board), since the BGA
pinout supports 'mirroring'.
To support a clamshell design, SW must preload
the MRSDAT[22:0] with the proper A[22:0] pin mapping
which is dependent on the 'selected' bunk/clam
(see also: DFA_MEMCFG0[BUNK_INIT] field).
NOTE: Care MUST BE TAKEN NOT to write to this register
within 64K eclk cycles of a HW INIT (see: INIT_P0/INIT_P1).
NOTE: This should only be written to a different value
during power-on SW initialization. */
#else
uint64_t mrsdat : 23;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_dfa_memrld_s cn38xx;
struct cvmx_dfa_memrld_s cn38xxp2;
struct cvmx_dfa_memrld_s cn58xx;
struct cvmx_dfa_memrld_s cn58xxp1;
} cvmx_dfa_memrld_t;
/**
* cvmx_dfa_ncbctl
*
* DFA_NCBCTL = DFA NCB CTL Register
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_ncbctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t sbdnum : 5; /**< SBD Debug Entry#
For internal use only. (DFA Scoreboard debug)
Selects which one of 32 DFA Scoreboard entries is
latched into the DFA_SBD_DBG[0-3] registers. */
uint64_t sbdlck : 1; /**< DFA Scoreboard LOCK Strobe
For internal use only. (DFA Scoreboard debug)
When written with a '1', the DFA Scoreboard Debug
registers (DFA_SBD_DBG[0-3]) are all locked down.
This allows SW to lock down the contents of the entire
SBD for a single instant in time. All subsequent reads
of the DFA scoreboard registers will return the data
from that instant in time. */
uint64_t dcmode : 1; /**< DRF-CRQ/DTE Arbiter Mode
DTE-DRF Arbiter (0=FP [LP=CRQ/HP=DTE],1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t dtmode : 1; /**< DRF-DTE Arbiter Mode
DTE-DRF Arbiter (0=FP [LP=DTE[15],...,HP=DTE[0]],1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t pmode : 1; /**< NCB-NRP Arbiter Mode
(0=Fixed Priority [LP=WQF,DFF,HP=RGF]/1=RR
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t qmode : 1; /**< NCB-NRQ Arbiter Mode
(0=Fixed Priority [LP=IRF,RWF,PRF,HP=GRF]/1=RR
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t imode : 1; /**< NCB-Inbound Arbiter
(0=FP [LP=NRQ,HP=NRP], 1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
#else
uint64_t imode : 1;
uint64_t qmode : 1;
uint64_t pmode : 1;
uint64_t dtmode : 1;
uint64_t dcmode : 1;
uint64_t sbdlck : 1;
uint64_t sbdnum : 5;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_dfa_ncbctl_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t sbdnum : 4; /**< SBD Debug Entry#
For internal use only. (DFA Scoreboard debug)
Selects which one of 16 DFA Scoreboard entries is
latched into the DFA_SBD_DBG[0-3] registers. */
uint64_t sbdlck : 1; /**< DFA Scoreboard LOCK Strobe
For internal use only. (DFA Scoreboard debug)
When written with a '1', the DFA Scoreboard Debug
registers (DFA_SBD_DBG[0-3]) are all locked down.
This allows SW to lock down the contents of the entire
SBD for a single instant in time. All subsequent reads
of the DFA scoreboard registers will return the data
from that instant in time. */
uint64_t dcmode : 1; /**< DRF-CRQ/DTE Arbiter Mode
DTE-DRF Arbiter (0=FP [LP=CRQ/HP=DTE],1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t dtmode : 1; /**< DRF-DTE Arbiter Mode
DTE-DRF Arbiter (0=FP [LP=DTE[15],...,HP=DTE[0]],1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t pmode : 1; /**< NCB-NRP Arbiter Mode
(0=Fixed Priority [LP=WQF,DFF,HP=RGF]/1=RR
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t qmode : 1; /**< NCB-NRQ Arbiter Mode
(0=Fixed Priority [LP=IRF,RWF,PRF,HP=GRF]/1=RR
NOTE: This should only be written to a different value
during power-on SW initialization. */
uint64_t imode : 1; /**< NCB-Inbound Arbiter
(0=FP [LP=NRQ,HP=NRP], 1=RR)
NOTE: This should only be written to a different value
during power-on SW initialization. */
#else
uint64_t imode : 1;
uint64_t qmode : 1;
uint64_t pmode : 1;
uint64_t dtmode : 1;
uint64_t dcmode : 1;
uint64_t sbdlck : 1;
uint64_t sbdnum : 4;
uint64_t reserved_10_63 : 54;
#endif
} cn38xx;
struct cvmx_dfa_ncbctl_cn38xx cn38xxp2;
struct cvmx_dfa_ncbctl_s cn58xx;
struct cvmx_dfa_ncbctl_s cn58xxp1;
} cvmx_dfa_ncbctl_t;
/**
* cvmx_dfa_rodt_comp_ctl
*
* DFA_RODT_COMP_CTL = DFA RLD Compensation control (For read "on die termination")
*
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_rodt_comp_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t enable : 1; /**< Read On Die Termination Enable
(0=disable, 1=enable) */
uint64_t reserved_12_15 : 4;
uint64_t nctl : 4; /**< Compensation control bits */
uint64_t reserved_5_7 : 3;
uint64_t pctl : 5; /**< Compensation control bits */
#else
uint64_t pctl : 5;
uint64_t reserved_5_7 : 3;
uint64_t nctl : 4;
uint64_t reserved_12_15 : 4;
uint64_t enable : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_dfa_rodt_comp_ctl_s cn58xx;
struct cvmx_dfa_rodt_comp_ctl_s cn58xxp1;
} cvmx_dfa_rodt_comp_ctl_t;
/**
* cvmx_dfa_sbd_dbg0
*
* DFA_SBD_DBG0 = DFA Scoreboard Debug \#0 Register
*
* Description: When the DFA_NCBCTL[SBDLCK] bit is written '1', the contents of this register are locked down.
* Otherwise, the contents of this register are the 'active' contents of the DFA Scoreboard at the time of the
* CSR read.
* VERIFICATION NOTE: Read data is unsafe. X's(undefined data) can propagate (in the behavioral model)
* on the reads unless the DTE Engine specified by DFA_NCBCTL[SBDNUM] has previously been assigned an
* instruction.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_sbd_dbg0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t sbd0 : 64; /**< DFA ScoreBoard \#0 Data
For internal use only! (DFA Scoreboard Debug)
[63:40] rptr[26:3]: Result Base Pointer
[39:24] rwcnt[15:0] Cumulative Result Write Counter
[23] lastgrdrsp: Last Gather-Rd Response
[22] wtgrdrsp: Waiting Gather-Rd Response
[21] wtgrdreq: Waiting for Gather-Rd Issue
[20] glvld: GLPTR/GLCNT Valid
[19] cmpmark: Completion Marked Node Detected
[18:17] cmpcode[1:0]: Completion Code
[0=PDGONE/1=PERR/2=RFULL/3=TERM]
[16] cmpdet: Completion Detected
[15] wthdrwrcmtrsp: Waiting for HDR RWrCmtRsp
[14] wtlastwrcmtrsp: Waiting for LAST RESULT
RWrCmtRsp
[13] hdrwrreq: Waiting for HDR RWrReq
[12] wtrwrreq: Waiting for RWrReq
[11] wtwqwrreq: Waiting for WQWrReq issue
[10] lastprdrspeot: Last Packet-Rd Response
[9] lastprdrsp: Last Packet-Rd Response
[8] wtprdrsp: Waiting for PRdRsp EOT
[7] wtprdreq: Waiting for PRdReq Issue
[6] lastpdvld: PDPTR/PDLEN Valid
[5] pdvld: Packet Data Valid
[4] wqvld: WQVLD
[3] wqdone: WorkQueue Done condition
a) WQWrReq issued(for WQPTR<>0) OR
b) HDR RWrCmtRsp completed)
[2] rwstf: Resultant write STF/P Mode
[1] pdldt: Packet-Data LDT mode
[0] gmode: Gather-Mode */
#else
uint64_t sbd0 : 64;
#endif
} s;
struct cvmx_dfa_sbd_dbg0_s cn31xx;
struct cvmx_dfa_sbd_dbg0_s cn38xx;
struct cvmx_dfa_sbd_dbg0_s cn38xxp2;
struct cvmx_dfa_sbd_dbg0_s cn58xx;
struct cvmx_dfa_sbd_dbg0_s cn58xxp1;
} cvmx_dfa_sbd_dbg0_t;
/**
* cvmx_dfa_sbd_dbg1
*
* DFA_SBD_DBG1 = DFA Scoreboard Debug \#1 Register
*
* Description: When the DFA_NCBCTL[SBDLCK] bit is written '1', the contents of this register are locked down.
* Otherwise, the contents of this register are the 'active' contents of the DFA Scoreboard at the time of the
* CSR read.
* VERIFICATION NOTE: Read data is unsafe. X's(undefined data) can propagate (in the behavioral model)
* on the reads unless the DTE Engine specified by DFA_NCBCTL[SBDNUM] has previously been assigned an
* instruction.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_sbd_dbg1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t sbd1 : 64; /**< DFA ScoreBoard \#1 Data
For internal use only! (DFA Scoreboard Debug)
[63:61] wqptr[35:33]: Work Queue Pointer
[60:52] rptr[35:27]: Result Base Pointer
[51:16] pdptr[35:0]: Packet Data Pointer
[15:0] pdcnt[15:0]: Packet Data Counter */
#else
uint64_t sbd1 : 64;
#endif
} s;
struct cvmx_dfa_sbd_dbg1_s cn31xx;
struct cvmx_dfa_sbd_dbg1_s cn38xx;
struct cvmx_dfa_sbd_dbg1_s cn38xxp2;
struct cvmx_dfa_sbd_dbg1_s cn58xx;
struct cvmx_dfa_sbd_dbg1_s cn58xxp1;
} cvmx_dfa_sbd_dbg1_t;
/**
* cvmx_dfa_sbd_dbg2
*
* DFA_SBD_DBG2 = DFA Scoreboard Debug \#2 Register
*
* Description: When the DFA_NCBCTL[SBDLCK] bit is written '1', the contents of this register are locked down.
* Otherwise, the contents of this register are the 'active' contents of the DFA Scoreboard at the time of the
* CSR read.
* VERIFICATION NOTE: Read data is unsafe. X's(undefined data) can propagate (in the behavioral model)
* on the reads unless the DTE Engine specified by DFA_NCBCTL[SBDNUM] has previously been assigned an
* instruction.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_sbd_dbg2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t sbd2 : 64; /**< DFA ScoreBoard \#2 Data
[63:49] wqptr[17:3]: Work Queue Pointer
[48:16] rwptr[35:3]: Result Write Pointer
[15:0] prwcnt[15:0]: Pending Result Write Counter */
#else
uint64_t sbd2 : 64;
#endif
} s;
struct cvmx_dfa_sbd_dbg2_s cn31xx;
struct cvmx_dfa_sbd_dbg2_s cn38xx;
struct cvmx_dfa_sbd_dbg2_s cn38xxp2;
struct cvmx_dfa_sbd_dbg2_s cn58xx;
struct cvmx_dfa_sbd_dbg2_s cn58xxp1;
} cvmx_dfa_sbd_dbg2_t;
/**
* cvmx_dfa_sbd_dbg3
*
* DFA_SBD_DBG3 = DFA Scoreboard Debug \#3 Register
*
* Description: When the DFA_NCBCTL[SBDLCK] bit is written '1', the contents of this register are locked down.
* Otherwise, the contents of this register are the 'active' contents of the DFA Scoreboard at the time of the
* CSR read.
* VERIFICATION NOTE: Read data is unsafe. X's(undefined data) can propagate (in the behavioral model)
* on the reads unless the DTE Engine specified by DFA_NCBCTL[SBDNUM] has previously been assigned an
* instruction.
*/
typedef union
{
uint64_t u64;
struct cvmx_dfa_sbd_dbg3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t sbd3 : 64; /**< DFA ScoreBoard \#3 Data
[63:49] wqptr[32:18]: Work Queue Pointer
[48:16] glptr[35:3]: Gather List Pointer
[15:0] glcnt[15:0]: Gather List Counter */
#else
uint64_t sbd3 : 64;
#endif
} s;
struct cvmx_dfa_sbd_dbg3_s cn31xx;
struct cvmx_dfa_sbd_dbg3_s cn38xx;
struct cvmx_dfa_sbd_dbg3_s cn38xxp2;
struct cvmx_dfa_sbd_dbg3_s cn58xx;
struct cvmx_dfa_sbd_dbg3_s cn58xxp1;
} cvmx_dfa_sbd_dbg3_t;
/**
* cvmx_fpa_bist_status
*
* FPA_BIST_STATUS = BIST Status of FPA Memories
*
* The result of the BIST run on the FPA memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t frd : 1; /**< fpa_frd memory bist status. */
uint64_t fpf0 : 1; /**< fpa_fpf0 memory bist status. */
uint64_t fpf1 : 1; /**< fpa_fpf1 memory bist status. */
uint64_t ffr : 1; /**< fpa_ffr memory bist status. */
uint64_t fdr : 1; /**< fpa_fdr memory bist status. */
#else
uint64_t fdr : 1;
uint64_t ffr : 1;
uint64_t fpf1 : 1;
uint64_t fpf0 : 1;
uint64_t frd : 1;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_fpa_bist_status_s cn30xx;
struct cvmx_fpa_bist_status_s cn31xx;
struct cvmx_fpa_bist_status_s cn38xx;
struct cvmx_fpa_bist_status_s cn38xxp2;
struct cvmx_fpa_bist_status_s cn50xx;
struct cvmx_fpa_bist_status_s cn52xx;
struct cvmx_fpa_bist_status_s cn52xxp1;
struct cvmx_fpa_bist_status_s cn56xx;
struct cvmx_fpa_bist_status_s cn56xxp1;
struct cvmx_fpa_bist_status_s cn58xx;
struct cvmx_fpa_bist_status_s cn58xxp1;
} cvmx_fpa_bist_status_t;
/**
* cvmx_fpa_ctl_status
*
* FPA_CTL_STATUS = FPA's Control/Status Register
*
* The FPA's interrupt enable register.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t reset : 1; /**< When set causes a reset of the FPA with the
exception of the RSL. */
uint64_t use_ldt : 1; /**< When clear '0' the FPA will use LDT to load
pointers from the L2C. */
uint64_t use_stt : 1; /**< When clear '0' the FPA will use STT to store
pointers to the L2C. */
uint64_t enb : 1; /**< Must be set to 1 AFTER writing all config registers
and 10 cycles have past. If any of the config
register are written after writing this bit the
FPA may begin to operate incorrectly. */
uint64_t mem1_err : 7; /**< Causes a flip of the ECC bit associated 38:32
respective to bit 6:0 of this field, for FPF
FIFO 1. */
uint64_t mem0_err : 7; /**< Causes a flip of the ECC bit associated 38:32
respective to bit 6:0 of this field, for FPF
FIFO 0. */
#else
uint64_t mem0_err : 7;
uint64_t mem1_err : 7;
uint64_t enb : 1;
uint64_t use_stt : 1;
uint64_t use_ldt : 1;
uint64_t reset : 1;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_fpa_ctl_status_s cn30xx;
struct cvmx_fpa_ctl_status_s cn31xx;
struct cvmx_fpa_ctl_status_s cn38xx;
struct cvmx_fpa_ctl_status_s cn38xxp2;
struct cvmx_fpa_ctl_status_s cn50xx;
struct cvmx_fpa_ctl_status_s cn52xx;
struct cvmx_fpa_ctl_status_s cn52xxp1;
struct cvmx_fpa_ctl_status_s cn56xx;
struct cvmx_fpa_ctl_status_s cn56xxp1;
struct cvmx_fpa_ctl_status_s cn58xx;
struct cvmx_fpa_ctl_status_s cn58xxp1;
} cvmx_fpa_ctl_status_t;
/**
* cvmx_fpa_fpf#_marks
*
* FPA_FPF1_MARKS = FPA's Queue 1 Free Page FIFO Read Write Marks
*
* The high and low watermark register that determines when we write and read free pages from L2C
* for Queue 1. The value of FPF_RD and FPF_WR should have at least a 33 diffrence. Recommend value
* is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_fpfx_marks_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_22_63 : 42;
uint64_t fpf_wr : 11; /**< When the number of free-page-pointers in a
queue exceeds this value the FPA will write
32-page-pointers of that queue to DRAM.
The MAX value for this field should be
FPA_FPF0_SIZE[FPF_SIZ]-2. */
uint64_t fpf_rd : 11; /**< When the number of free-page-pointers in a
queue drops below this value amd there are
free-page-pointers in DRAM, the FPA will
read one page (32 pointers) from DRAM.
This maximum value for this field should be
FPA_FPF0_SIZE[FPF_SIZ]-34. The min number
for this would be 16. */
#else
uint64_t fpf_rd : 11;
uint64_t fpf_wr : 11;
uint64_t reserved_22_63 : 42;
#endif
} s;
struct cvmx_fpa_fpfx_marks_s cn38xx;
struct cvmx_fpa_fpfx_marks_s cn38xxp2;
struct cvmx_fpa_fpfx_marks_s cn56xx;
struct cvmx_fpa_fpfx_marks_s cn56xxp1;
struct cvmx_fpa_fpfx_marks_s cn58xx;
struct cvmx_fpa_fpfx_marks_s cn58xxp1;
} cvmx_fpa_fpfx_marks_t;
/**
* cvmx_fpa_fpf#_size
*
* FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size
*
* The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are
* assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.
* The sum of the 8 (0-7) FPA_FPF#_SIZE registers must be limited to 2048.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_fpfx_size_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t fpf_siz : 11; /**< The number of entries assigned in the FPA FIFO
(used to hold page-pointers) for this Queue.
The value of this register must divisable by 2,
and the FPA will ignore bit [0] of this register.
The total of the FPF_SIZ field of the 8 (0-7)
FPA_FPF#_SIZE registers must not exceed 2048.
After writing this field the FPA will need 10
core clock cycles to be ready for operation. The
assignment of location in the FPA FIFO must
start with Queue 0, then 1, 2, etc.
The number of useable entries will be FPF_SIZ-2. */
#else
uint64_t fpf_siz : 11;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_fpa_fpfx_size_s cn38xx;
struct cvmx_fpa_fpfx_size_s cn38xxp2;
struct cvmx_fpa_fpfx_size_s cn56xx;
struct cvmx_fpa_fpfx_size_s cn56xxp1;
struct cvmx_fpa_fpfx_size_s cn58xx;
struct cvmx_fpa_fpfx_size_s cn58xxp1;
} cvmx_fpa_fpfx_size_t;
/**
* cvmx_fpa_fpf0_marks
*
* FPA_FPF0_MARKS = FPA's Queue 0 Free Page FIFO Read Write Marks
*
* The high and low watermark register that determines when we write and read free pages from L2C
* for Queue 0. The value of FPF_RD and FPF_WR should have at least a 33 diffrence. Recommend value
* is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_fpf0_marks_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t fpf_wr : 12; /**< When the number of free-page-pointers in a
queue exceeds this value the FPA will write
32-page-pointers of that queue to DRAM.
The MAX value for this field should be
FPA_FPF0_SIZE[FPF_SIZ]-2. */
uint64_t fpf_rd : 12; /**< When the number of free-page-pointers in a
queue drops below this value amd there are
free-page-pointers in DRAM, the FPA will
read one page (32 pointers) from DRAM.
This maximum value for this field should be
FPA_FPF0_SIZE[FPF_SIZ]-34. The min number
for this would be 16. */
#else
uint64_t fpf_rd : 12;
uint64_t fpf_wr : 12;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_fpa_fpf0_marks_s cn38xx;
struct cvmx_fpa_fpf0_marks_s cn38xxp2;
struct cvmx_fpa_fpf0_marks_s cn56xx;
struct cvmx_fpa_fpf0_marks_s cn56xxp1;
struct cvmx_fpa_fpf0_marks_s cn58xx;
struct cvmx_fpa_fpf0_marks_s cn58xxp1;
} cvmx_fpa_fpf0_marks_t;
/**
* cvmx_fpa_fpf0_size
*
* FPA_FPF0_SIZE = FPA's Queue 0 Free Page FIFO Size
*
* The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are
* assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.
* The sum of the 8 (0-7) FPA_FPF#_SIZE registers must be limited to 2048.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_fpf0_size_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t fpf_siz : 12; /**< The number of entries assigned in the FPA FIFO
(used to hold page-pointers) for this Queue.
The value of this register must divisable by 2,
and the FPA will ignore bit [0] of this register.
The total of the FPF_SIZ field of the 8 (0-7)
FPA_FPF#_SIZE registers must not exceed 2048.
After writing this field the FPA will need 10
core clock cycles to be ready for operation. The
assignment of location in the FPA FIFO must
start with Queue 0, then 1, 2, etc.
The number of useable entries will be FPF_SIZ-2. */
#else
uint64_t fpf_siz : 12;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_fpa_fpf0_size_s cn38xx;
struct cvmx_fpa_fpf0_size_s cn38xxp2;
struct cvmx_fpa_fpf0_size_s cn56xx;
struct cvmx_fpa_fpf0_size_s cn56xxp1;
struct cvmx_fpa_fpf0_size_s cn58xx;
struct cvmx_fpa_fpf0_size_s cn58xxp1;
} cvmx_fpa_fpf0_size_t;
/**
* cvmx_fpa_int_enb
*
* FPA_INT_ENB = FPA's Interrupt Enable
*
* The FPA's interrupt enable register.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t q7_perr : 1; /**< When set (1) and bit 27 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q7_coff : 1; /**< When set (1) and bit 26 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q7_und : 1; /**< When set (1) and bit 25 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q6_perr : 1; /**< When set (1) and bit 24 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q6_coff : 1; /**< When set (1) and bit 23 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q6_und : 1; /**< When set (1) and bit 22 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q5_perr : 1; /**< When set (1) and bit 21 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q5_coff : 1; /**< When set (1) and bit 20 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q5_und : 1; /**< When set (1) and bit 19 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q4_perr : 1; /**< When set (1) and bit 18 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q4_coff : 1; /**< When set (1) and bit 17 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q4_und : 1; /**< When set (1) and bit 16 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q3_perr : 1; /**< When set (1) and bit 15 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q3_coff : 1; /**< When set (1) and bit 14 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q3_und : 1; /**< When set (1) and bit 13 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q2_perr : 1; /**< When set (1) and bit 12 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q2_coff : 1; /**< When set (1) and bit 11 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q2_und : 1; /**< When set (1) and bit 10 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q1_perr : 1; /**< When set (1) and bit 9 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q1_coff : 1; /**< When set (1) and bit 8 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q1_und : 1; /**< When set (1) and bit 7 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q0_perr : 1; /**< When set (1) and bit 6 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q0_coff : 1; /**< When set (1) and bit 5 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t q0_und : 1; /**< When set (1) and bit 4 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t fed1_dbe : 1; /**< When set (1) and bit 3 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t fed1_sbe : 1; /**< When set (1) and bit 2 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t fed0_dbe : 1; /**< When set (1) and bit 1 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
uint64_t fed0_sbe : 1; /**< When set (1) and bit 0 of the FPA_INT_SUM
register is asserted the FPA will assert an
interrupt. */
#else
uint64_t fed0_sbe : 1;
uint64_t fed0_dbe : 1;
uint64_t fed1_sbe : 1;
uint64_t fed1_dbe : 1;
uint64_t q0_und : 1;
uint64_t q0_coff : 1;
uint64_t q0_perr : 1;
uint64_t q1_und : 1;
uint64_t q1_coff : 1;
uint64_t q1_perr : 1;
uint64_t q2_und : 1;
uint64_t q2_coff : 1;
uint64_t q2_perr : 1;
uint64_t q3_und : 1;
uint64_t q3_coff : 1;
uint64_t q3_perr : 1;
uint64_t q4_und : 1;
uint64_t q4_coff : 1;
uint64_t q4_perr : 1;
uint64_t q5_und : 1;
uint64_t q5_coff : 1;
uint64_t q5_perr : 1;
uint64_t q6_und : 1;
uint64_t q6_coff : 1;
uint64_t q6_perr : 1;
uint64_t q7_und : 1;
uint64_t q7_coff : 1;
uint64_t q7_perr : 1;
uint64_t reserved_28_63 : 36;
#endif
} s;
struct cvmx_fpa_int_enb_s cn30xx;
struct cvmx_fpa_int_enb_s cn31xx;
struct cvmx_fpa_int_enb_s cn38xx;
struct cvmx_fpa_int_enb_s cn38xxp2;
struct cvmx_fpa_int_enb_s cn50xx;
struct cvmx_fpa_int_enb_s cn52xx;
struct cvmx_fpa_int_enb_s cn52xxp1;
struct cvmx_fpa_int_enb_s cn56xx;
struct cvmx_fpa_int_enb_s cn56xxp1;
struct cvmx_fpa_int_enb_s cn58xx;
struct cvmx_fpa_int_enb_s cn58xxp1;
} cvmx_fpa_int_enb_t;
/**
* cvmx_fpa_int_sum
*
* FPA_INT_SUM = FPA's Interrupt Summary Register
*
* Contains the diffrent interrupt summary bits of the FPA.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t q7_perr : 1; /**< Set when a Queue0 pointer read from the stack in
the L2C does not have the FPA owner ship bit set. */
uint64_t q7_coff : 1; /**< Set when a Queue0 stack end tag is present and
the count available is greater than than pointers
present in the FPA. */
uint64_t q7_und : 1; /**< Set when a Queue0 page count available goes
negative. */
uint64_t q6_perr : 1; /**< Set when a Queue0 pointer read from the stack in
the L2C does not have the FPA owner ship bit set. */
uint64_t q6_coff : 1; /**< Set when a Queue0 stack end tag is present and
the count available is greater than than pointers
present in the FPA. */
uint64_t q6_und : 1; /**< Set when a Queue0 page count available goes
negative. */
uint64_t q5_perr : 1; /**< Set when a Queue0 pointer read from the stack in
the L2C does not have the FPA owner ship bit set. */
uint64_t q5_coff : 1; /**< Set when a Queue0 stack end tag is present and
the count available is greater than than pointers
present in the FPA. */
uint64_t q5_und : 1; /**< Set when a Queue0 page count available goes
negative. */
uint64_t q4_perr : 1; /**< Set when a Queue0 pointer read from the stack in
the L2C does not have the FPA owner ship bit set. */
uint64_t q4_coff : 1; /**< Set when a Queue0 stack end tag is present and
the count available is greater than than pointers
present in the FPA. */
uint64_t q4_und : 1; /**< Set when a Queue0 page count available goes
negative. */
uint64_t q3_perr : 1; /**< Set when a Queue0 pointer read from the stack in
the L2C does not have the FPA owner ship bit set. */
uint64_t q3_coff : 1; /**< Set when a Queue0 stack end tag is present and
the count available is greater than than pointers
present in the FPA. */
uint64_t q3_und : 1; /**< Set when a Queue0 page count available goes
negative. */
uint64_t q2_perr : 1; /**< Set when a Queue0 pointer read from the stack in
the L2C does not have the FPA owner ship bit set. */
uint64_t q2_coff : 1; /**< Set when a Queue0 stack end tag is present and
the count available is greater than than pointers
present in the FPA. */
uint64_t q2_und : 1; /**< Set when a Queue0 page count available goes
negative. */
uint64_t q1_perr : 1; /**< Set when a Queue0 pointer read from the stack in
the L2C does not have the FPA owner ship bit set. */
uint64_t q1_coff : 1; /**< Set when a Queue0 stack end tag is present and
the count available is greater than pointers
present in the FPA. */
uint64_t q1_und : 1; /**< Set when a Queue0 page count available goes
negative. */
uint64_t q0_perr : 1; /**< Set when a Queue0 pointer read from the stack in
the L2C does not have the FPA owner ship bit set. */
uint64_t q0_coff : 1; /**< Set when a Queue0 stack end tag is present and
the count available is greater than pointers
present in the FPA. */
uint64_t q0_und : 1; /**< Set when a Queue0 page count available goes
negative. */
uint64_t fed1_dbe : 1; /**< Set when a Double Bit Error is detected in FPF1. */
uint64_t fed1_sbe : 1; /**< Set when a Single Bit Error is detected in FPF1. */
uint64_t fed0_dbe : 1; /**< Set when a Double Bit Error is detected in FPF0. */
uint64_t fed0_sbe : 1; /**< Set when a Single Bit Error is detected in FPF0. */
#else
uint64_t fed0_sbe : 1;
uint64_t fed0_dbe : 1;
uint64_t fed1_sbe : 1;
uint64_t fed1_dbe : 1;
uint64_t q0_und : 1;
uint64_t q0_coff : 1;
uint64_t q0_perr : 1;
uint64_t q1_und : 1;
uint64_t q1_coff : 1;
uint64_t q1_perr : 1;
uint64_t q2_und : 1;
uint64_t q2_coff : 1;
uint64_t q2_perr : 1;
uint64_t q3_und : 1;
uint64_t q3_coff : 1;
uint64_t q3_perr : 1;
uint64_t q4_und : 1;
uint64_t q4_coff : 1;
uint64_t q4_perr : 1;
uint64_t q5_und : 1;
uint64_t q5_coff : 1;
uint64_t q5_perr : 1;
uint64_t q6_und : 1;
uint64_t q6_coff : 1;
uint64_t q6_perr : 1;
uint64_t q7_und : 1;
uint64_t q7_coff : 1;
uint64_t q7_perr : 1;
uint64_t reserved_28_63 : 36;
#endif
} s;
struct cvmx_fpa_int_sum_s cn30xx;
struct cvmx_fpa_int_sum_s cn31xx;
struct cvmx_fpa_int_sum_s cn38xx;
struct cvmx_fpa_int_sum_s cn38xxp2;
struct cvmx_fpa_int_sum_s cn50xx;
struct cvmx_fpa_int_sum_s cn52xx;
struct cvmx_fpa_int_sum_s cn52xxp1;
struct cvmx_fpa_int_sum_s cn56xx;
struct cvmx_fpa_int_sum_s cn56xxp1;
struct cvmx_fpa_int_sum_s cn58xx;
struct cvmx_fpa_int_sum_s cn58xxp1;
} cvmx_fpa_int_sum_t;
/**
* cvmx_fpa_que#_available
*
* FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register
*
* The number of page pointers that are available in the FPA and local DRAM.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_quex_available_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t que_siz : 29; /**< The number of free pages available in this Queue. */
#else
uint64_t que_siz : 29;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_fpa_quex_available_s cn30xx;
struct cvmx_fpa_quex_available_s cn31xx;
struct cvmx_fpa_quex_available_s cn38xx;
struct cvmx_fpa_quex_available_s cn38xxp2;
struct cvmx_fpa_quex_available_s cn50xx;
struct cvmx_fpa_quex_available_s cn52xx;
struct cvmx_fpa_quex_available_s cn52xxp1;
struct cvmx_fpa_quex_available_s cn56xx;
struct cvmx_fpa_quex_available_s cn56xxp1;
struct cvmx_fpa_quex_available_s cn58xx;
struct cvmx_fpa_quex_available_s cn58xxp1;
} cvmx_fpa_quex_available_t;
/**
* cvmx_fpa_que#_page_index
*
* FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index
*
* The present index page for queue 0 of the FPA.
* This numbr reflests the number of pages of pointers that have been written to memory
* for this queue.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_quex_page_index_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_25_63 : 39;
uint64_t pg_num : 25; /**< Page number. */
#else
uint64_t pg_num : 25;
uint64_t reserved_25_63 : 39;
#endif
} s;
struct cvmx_fpa_quex_page_index_s cn30xx;
struct cvmx_fpa_quex_page_index_s cn31xx;
struct cvmx_fpa_quex_page_index_s cn38xx;
struct cvmx_fpa_quex_page_index_s cn38xxp2;
struct cvmx_fpa_quex_page_index_s cn50xx;
struct cvmx_fpa_quex_page_index_s cn52xx;
struct cvmx_fpa_quex_page_index_s cn52xxp1;
struct cvmx_fpa_quex_page_index_s cn56xx;
struct cvmx_fpa_quex_page_index_s cn56xxp1;
struct cvmx_fpa_quex_page_index_s cn58xx;
struct cvmx_fpa_quex_page_index_s cn58xxp1;
} cvmx_fpa_quex_page_index_t;
/**
* cvmx_fpa_que_act
*
* FPA_QUE_ACT = FPA's Queue# Actual Page Index
*
* When a INT_SUM[PERR#] occurs this will be latched with the value read from L2C.
* This is latched on the first error and will not latch again unitl all errors are cleared.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_que_act_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t act_que : 3; /**< FPA-queue-number read from memory. */
uint64_t act_indx : 26; /**< Page number read from memory. */
#else
uint64_t act_indx : 26;
uint64_t act_que : 3;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_fpa_que_act_s cn30xx;
struct cvmx_fpa_que_act_s cn31xx;
struct cvmx_fpa_que_act_s cn38xx;
struct cvmx_fpa_que_act_s cn38xxp2;
struct cvmx_fpa_que_act_s cn50xx;
struct cvmx_fpa_que_act_s cn52xx;
struct cvmx_fpa_que_act_s cn52xxp1;
struct cvmx_fpa_que_act_s cn56xx;
struct cvmx_fpa_que_act_s cn56xxp1;
struct cvmx_fpa_que_act_s cn58xx;
struct cvmx_fpa_que_act_s cn58xxp1;
} cvmx_fpa_que_act_t;
/**
* cvmx_fpa_que_exp
*
* FPA_QUE_EXP = FPA's Queue# Expected Page Index
*
* When a INT_SUM[PERR#] occurs this will be latched with the expected value.
* This is latched on the first error and will not latch again unitl all errors are cleared.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_que_exp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t exp_que : 3; /**< Expected fpa-queue-number read from memory. */
uint64_t exp_indx : 26; /**< Expected page number read from memory. */
#else
uint64_t exp_indx : 26;
uint64_t exp_que : 3;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_fpa_que_exp_s cn30xx;
struct cvmx_fpa_que_exp_s cn31xx;
struct cvmx_fpa_que_exp_s cn38xx;
struct cvmx_fpa_que_exp_s cn38xxp2;
struct cvmx_fpa_que_exp_s cn50xx;
struct cvmx_fpa_que_exp_s cn52xx;
struct cvmx_fpa_que_exp_s cn52xxp1;
struct cvmx_fpa_que_exp_s cn56xx;
struct cvmx_fpa_que_exp_s cn56xxp1;
struct cvmx_fpa_que_exp_s cn58xx;
struct cvmx_fpa_que_exp_s cn58xxp1;
} cvmx_fpa_que_exp_t;
/**
* cvmx_fpa_wart_ctl
*
* FPA_WART_CTL = FPA's WART Control
*
* Control and status for the WART block.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_wart_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t ctl : 16; /**< Control information. */
#else
uint64_t ctl : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_fpa_wart_ctl_s cn30xx;
struct cvmx_fpa_wart_ctl_s cn31xx;
struct cvmx_fpa_wart_ctl_s cn38xx;
struct cvmx_fpa_wart_ctl_s cn38xxp2;
struct cvmx_fpa_wart_ctl_s cn50xx;
struct cvmx_fpa_wart_ctl_s cn52xx;
struct cvmx_fpa_wart_ctl_s cn52xxp1;
struct cvmx_fpa_wart_ctl_s cn56xx;
struct cvmx_fpa_wart_ctl_s cn56xxp1;
struct cvmx_fpa_wart_ctl_s cn58xx;
struct cvmx_fpa_wart_ctl_s cn58xxp1;
} cvmx_fpa_wart_ctl_t;
/**
* cvmx_fpa_wart_status
*
* FPA_WART_STATUS = FPA's WART Status
*
* Control and status for the WART block.
*/
typedef union
{
uint64_t u64;
struct cvmx_fpa_wart_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t status : 32; /**< Status information. */
#else
uint64_t status : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_fpa_wart_status_s cn30xx;
struct cvmx_fpa_wart_status_s cn31xx;
struct cvmx_fpa_wart_status_s cn38xx;
struct cvmx_fpa_wart_status_s cn38xxp2;
struct cvmx_fpa_wart_status_s cn50xx;
struct cvmx_fpa_wart_status_s cn52xx;
struct cvmx_fpa_wart_status_s cn52xxp1;
struct cvmx_fpa_wart_status_s cn56xx;
struct cvmx_fpa_wart_status_s cn56xxp1;
struct cvmx_fpa_wart_status_s cn58xx;
struct cvmx_fpa_wart_status_s cn58xxp1;
} cvmx_fpa_wart_status_t;
/**
* cvmx_gmx#_bad_reg
*
* GMX_BAD_REG = A collection of things that have gone very, very wrong
*
*
* Notes:
* In XAUI mode, only the lsb (corresponding to port0) of INB_NXA, LOSTSTAT, OUT_OVR, are used.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_bad_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t inb_nxa : 4; /**< Inbound port > GMX_RX_PRTS */
uint64_t statovr : 1; /**< TX Statistics overflow */
uint64_t loststat : 4; /**< TX Statistics data was over-written (per RGM port)
TX Stats are corrupted */
uint64_t reserved_18_21 : 4;
uint64_t out_ovr : 16; /**< Outbound data FIFO overflow (per port) */
uint64_t ncb_ovr : 1; /**< Outbound NCB FIFO Overflow */
uint64_t out_col : 1; /**< Outbound collision occured between PKO and NCB */
#else
uint64_t out_col : 1;
uint64_t ncb_ovr : 1;
uint64_t out_ovr : 16;
uint64_t reserved_18_21 : 4;
uint64_t loststat : 4;
uint64_t statovr : 1;
uint64_t inb_nxa : 4;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_gmxx_bad_reg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t inb_nxa : 4; /**< Inbound port > GMX_RX_PRTS */
uint64_t statovr : 1; /**< TX Statistics overflow */
uint64_t reserved_25_25 : 1;
uint64_t loststat : 3; /**< TX Statistics data was over-written (per RGM port)
TX Stats are corrupted */
uint64_t reserved_5_21 : 17;
uint64_t out_ovr : 3; /**< Outbound data FIFO overflow (per port) */
uint64_t reserved_0_1 : 2;
#else
uint64_t reserved_0_1 : 2;
uint64_t out_ovr : 3;
uint64_t reserved_5_21 : 17;
uint64_t loststat : 3;
uint64_t reserved_25_25 : 1;
uint64_t statovr : 1;
uint64_t inb_nxa : 4;
uint64_t reserved_31_63 : 33;
#endif
} cn30xx;
struct cvmx_gmxx_bad_reg_cn30xx cn31xx;
struct cvmx_gmxx_bad_reg_s cn38xx;
struct cvmx_gmxx_bad_reg_s cn38xxp2;
struct cvmx_gmxx_bad_reg_cn30xx cn50xx;
struct cvmx_gmxx_bad_reg_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t inb_nxa : 4; /**< Inbound port > GMX_RX_PRTS */
uint64_t statovr : 1; /**< TX Statistics overflow
The common FIFO to SGMII and XAUI had an overflow
TX Stats are corrupted */
uint64_t loststat : 4; /**< TX Statistics data was over-written
In SGMII, one bit per port
In XAUI, only port0 is used
TX Stats are corrupted */
uint64_t reserved_6_21 : 16;
uint64_t out_ovr : 4; /**< Outbound data FIFO overflow (per port) */
uint64_t reserved_0_1 : 2;
#else
uint64_t reserved_0_1 : 2;
uint64_t out_ovr : 4;
uint64_t reserved_6_21 : 16;
uint64_t loststat : 4;
uint64_t statovr : 1;
uint64_t inb_nxa : 4;
uint64_t reserved_31_63 : 33;
#endif
} cn52xx;
struct cvmx_gmxx_bad_reg_cn52xx cn52xxp1;
struct cvmx_gmxx_bad_reg_cn52xx cn56xx;
struct cvmx_gmxx_bad_reg_cn52xx cn56xxp1;
struct cvmx_gmxx_bad_reg_s cn58xx;
struct cvmx_gmxx_bad_reg_s cn58xxp1;
} cvmx_gmxx_bad_reg_t;
/**
* cvmx_gmx#_bist
*
* GMX_BIST = GMX BIST Results
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_bist_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t status : 17; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
- 0: gmx#.inb.fif_bnk0
- 1: gmx#.inb.fif_bnk1
- 2: gmx#.inb.fif_bnk2
- 3: gmx#.inb.fif_bnk3
- 4: gmx#.outb.fif.fif_bnk0
- 5: gmx#.outb.fif.fif_bnk1
- 6: gmx#.outb.fif.fif_bnk2
- 7: gmx#.outb.fif.fif_bnk3
- 8: gmx#.csr.gmi0.srf8x64m1_bist
- 9: gmx#.csr.gmi1.srf8x64m1_bist
- 10: gmx#.csr.gmi2.srf8x64m1_bist
- 11: gmx#.csr.gmi3.srf8x64m1_bist
- 12: gmx#.csr.drf20x80m1_bist
- 13: gmx#.outb.stat.drf16x27m1_bist
- 14: gmx#.outb.stat.drf40x64m1_bist
- 15: gmx#.outb.ncb.drf16x76m1_bist
- 16: gmx#.outb.fif.srf32x16m2_bist */
#else
uint64_t status : 17;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_gmxx_bist_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t status : 10; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
- 0: gmx#.inb.dpr512x78m4_bist
- 1: gmx#.outb.fif.dpr512x71m4_bist
- 2: gmx#.csr.gmi0.srf8x64m1_bist
- 3: gmx#.csr.gmi1.srf8x64m1_bist
- 4: gmx#.csr.gmi2.srf8x64m1_bist
- 5: 0
- 6: gmx#.csr.drf20x80m1_bist
- 7: gmx#.outb.stat.drf16x27m1_bist
- 8: gmx#.outb.stat.drf40x64m1_bist
- 9: 0 */
#else
uint64_t status : 10;
uint64_t reserved_10_63 : 54;
#endif
} cn30xx;
struct cvmx_gmxx_bist_cn30xx cn31xx;
struct cvmx_gmxx_bist_cn30xx cn38xx;
struct cvmx_gmxx_bist_cn30xx cn38xxp2;
struct cvmx_gmxx_bist_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t status : 12; /**< BIST Results.
HW sets a bit in BIST for for memory that fails */
#else
uint64_t status : 12;
uint64_t reserved_12_63 : 52;
#endif
} cn50xx;
struct cvmx_gmxx_bist_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t status : 16; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
- 0: gmx#.inb.fif_bnk0
- 1: gmx#.inb.fif_bnk1
- 2: gmx#.inb.fif_bnk2
- 3: gmx#.inb.fif_bnk3
- 4: gmx#.outb.fif.fif_bnk0
- 5: gmx#.outb.fif.fif_bnk1
- 6: gmx#.outb.fif.fif_bnk2
- 7: gmx#.outb.fif.fif_bnk3
- 8: gmx#.csr.gmi0.srf8x64m1_bist
- 9: gmx#.csr.gmi1.srf8x64m1_bist
- 10: gmx#.csr.gmi2.srf8x64m1_bist
- 11: gmx#.csr.gmi3.srf8x64m1_bist
- 12: gmx#.csr.drf20x80m1_bist
- 13: gmx#.outb.stat.drf16x27m1_bist
- 14: gmx#.outb.stat.drf40x64m1_bist
- 15: xgmii.tx.drf16x38m1_async_bist */
#else
uint64_t status : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn52xx;
struct cvmx_gmxx_bist_cn52xx cn52xxp1;
struct cvmx_gmxx_bist_cn52xx cn56xx;
struct cvmx_gmxx_bist_cn52xx cn56xxp1;
struct cvmx_gmxx_bist_s cn58xx;
struct cvmx_gmxx_bist_s cn58xxp1;
} cvmx_gmxx_bist_t;
/**
* cvmx_gmx#_clk_en
*
* DO NOT DOCUMENT THIS REGISTER - IT IS NOT OFFICIAL
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_clk_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t clk_en : 1; /**< Force the clock enables on */
#else
uint64_t clk_en : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_gmxx_clk_en_s cn52xx;
struct cvmx_gmxx_clk_en_s cn52xxp1;
struct cvmx_gmxx_clk_en_s cn56xx;
struct cvmx_gmxx_clk_en_s cn56xxp1;
} cvmx_gmxx_clk_en_t;
/**
* cvmx_gmx#_hg2_control
*
* Notes:
* The HiGig2 TX and RX enable would normally be both set together for HiGig2 messaging. However
* setting just the TX or RX bit will result in only the HG2 message transmit or the receive
* capability.
* PHYS_EN and LOGL_EN bits when 1, allow link pause or back pressure to PKO as per received
* HiGig2 message. When 0, link pause and back pressure to PKO in response to received messages
* are disabled.
*
* GMX*_TX_XAUI_CTL[HG_EN] must be set to one(to enable HiGig) whenever either HG2TX_EN or HG2RX_EN
* are set.
*
* GMX*_RX0_UDD_SKP[LEN] must be set to 16 (to select HiGig2) whenever either HG2TX_EN or HG2RX_EN
* are set.
*
* GMX*_TX_OVR_BP[EN<0>] must be set to one and GMX*_TX_OVR_BP[BP<0>] must be cleared to zero
* (to forcibly disable HW-automatic 802.3 pause packet generation) with the HiGig2 Protocol when
* GMX*_HG2_CONTROL[HG2TX_EN]=0. (The HiGig2 protocol is indicated by GMX*_TX_XAUI_CTL[HG_EN]=1
* and GMX*_RX0_UDD_SKP[LEN]=16.) The HW can only auto-generate backpressure via HiGig2 messages
* (optionally, when HG2TX_EN=1) with the HiGig2 protocol.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_hg2_control_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t hg2tx_en : 1; /**< Enable Transmission of HG2 phys and logl messages
When set, also disables HW auto-generated (802.3
and CBFC) pause frames. (OCTEON cannot generate
proper 802.3 or CBFC pause frames in HiGig2 mode.) */
uint64_t hg2rx_en : 1; /**< Enable extraction and processing of HG2 message
packet from RX flow. Physical logical pause info
is used to pause physical link, back pressure PKO
HG2RX_EN must be set when HiGig2 messages are
present in the receive stream. */
uint64_t phys_en : 1; /**< 1 bit physical link pause enable for recevied
HiGig2 physical pause message */
uint64_t logl_en : 16; /**< 16 bit xof enables for recevied HiGig2 messages
or CBFC packets */
#else
uint64_t logl_en : 16;
uint64_t phys_en : 1;
uint64_t hg2rx_en : 1;
uint64_t hg2tx_en : 1;
uint64_t reserved_19_63 : 45;
#endif
} s;
struct cvmx_gmxx_hg2_control_s cn52xx;
struct cvmx_gmxx_hg2_control_s cn52xxp1;
struct cvmx_gmxx_hg2_control_s cn56xx;
} cvmx_gmxx_hg2_control_t;
/**
* cvmx_gmx#_inf_mode
*
* GMX_INF_MODE = Interface Mode
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_inf_mode_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t speed : 2; /**< Interface Speed
- 0: 1.250GHz
- 1: 2.500GHz
- 2: 3.125GHz
- 3: 3.750GHz */
uint64_t reserved_6_7 : 2;
uint64_t mode : 2; /**< Interface Electrical Operating Mode
- 0: Disabled (PCIe)
- 1: XAUI (IEEE 802.3-2005)
- 2: SGMII (v1.8)
- 3: PICMG3.1 */
uint64_t reserved_3_3 : 1;
uint64_t p0mii : 1; /**< Port 0 Interface Mode
- 0: Port 0 is RGMII
- 1: Port 0 is MII */
uint64_t en : 1; /**< Interface Enable */
uint64_t type : 1; /**< Interface Mode
- 0: RGMII Mode
- 1: Spi4 Mode */
#else
uint64_t type : 1;
uint64_t en : 1;
uint64_t p0mii : 1;
uint64_t reserved_3_3 : 1;
uint64_t mode : 2;
uint64_t reserved_6_7 : 2;
uint64_t speed : 2;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_gmxx_inf_mode_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t p0mii : 1; /**< Port 0 Interface Mode
- 0: Port 0 is RGMII
- 1: Port 0 is MII */
uint64_t en : 1; /**< Interface Enable
Must be set to enable the packet interface.
Should be enabled before any other requests to
GMX including enabling port back pressure with
IPD_CTL_STATUS[PBP_EN] */
uint64_t type : 1; /**< Port 1/2 Interface Mode
- 0: Ports 1 and 2 are RGMII
- 1: Port 1 is GMII/MII, Port 2 is unused
GMII/MII is selected by GMX_PRT1_CFG[SPEED] */
#else
uint64_t type : 1;
uint64_t en : 1;
uint64_t p0mii : 1;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_gmxx_inf_mode_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t en : 1; /**< Interface Enable
Must be set to enable the packet interface.
Should be enabled before any other requests to
GMX including enabling port back pressure with
IPD_CTL_STATUS[PBP_EN] */
uint64_t type : 1; /**< Interface Mode
- 0: All three ports are RGMII ports
- 1: prt0 is RGMII, prt1 is GMII, and prt2 is unused */
#else
uint64_t type : 1;
uint64_t en : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn31xx;
struct cvmx_gmxx_inf_mode_cn31xx cn38xx;
struct cvmx_gmxx_inf_mode_cn31xx cn38xxp2;
struct cvmx_gmxx_inf_mode_cn30xx cn50xx;
struct cvmx_gmxx_inf_mode_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t speed : 2; /**< Interface Speed
- 0: 1.250GHz
- 1: 2.500GHz
- 2: 3.125GHz
- 3: 3.750GHz */
uint64_t reserved_6_7 : 2;
uint64_t mode : 2; /**< Interface Electrical Operating Mode
- 0: Disabled (PCIe)
- 1: XAUI (IEEE 802.3-2005)
- 2: SGMII (v1.8)
- 3: PICMG3.1 */
uint64_t reserved_2_3 : 2;
uint64_t en : 1; /**< Interface Enable
Must be set to enable the packet interface.
Should be enabled before any other requests to
GMX including enabling port back pressure with
IPD_CTL_STATUS[PBP_EN] */
uint64_t type : 1; /**< Interface Protocol Type
- 0: SGMII/1000Base-X
- 1: XAUI */
#else
uint64_t type : 1;
uint64_t en : 1;
uint64_t reserved_2_3 : 2;
uint64_t mode : 2;
uint64_t reserved_6_7 : 2;
uint64_t speed : 2;
uint64_t reserved_10_63 : 54;
#endif
} cn52xx;
struct cvmx_gmxx_inf_mode_cn52xx cn52xxp1;
struct cvmx_gmxx_inf_mode_cn52xx cn56xx;
struct cvmx_gmxx_inf_mode_cn52xx cn56xxp1;
struct cvmx_gmxx_inf_mode_cn31xx cn58xx;
struct cvmx_gmxx_inf_mode_cn31xx cn58xxp1;
} cvmx_gmxx_inf_mode_t;
/**
* cvmx_gmx#_nxa_adr
*
* GMX_NXA_ADR = NXA Port Address
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_nxa_adr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t prt : 6; /**< Logged address for NXA exceptions
The logged address will be from the first
exception that caused the problem. NCB has
higher priority than PKO and will win. */
#else
uint64_t prt : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_gmxx_nxa_adr_s cn30xx;
struct cvmx_gmxx_nxa_adr_s cn31xx;
struct cvmx_gmxx_nxa_adr_s cn38xx;
struct cvmx_gmxx_nxa_adr_s cn38xxp2;
struct cvmx_gmxx_nxa_adr_s cn50xx;
struct cvmx_gmxx_nxa_adr_s cn52xx;
struct cvmx_gmxx_nxa_adr_s cn52xxp1;
struct cvmx_gmxx_nxa_adr_s cn56xx;
struct cvmx_gmxx_nxa_adr_s cn56xxp1;
struct cvmx_gmxx_nxa_adr_s cn58xx;
struct cvmx_gmxx_nxa_adr_s cn58xxp1;
} cvmx_gmxx_nxa_adr_t;
/**
* cvmx_gmx#_prt#_cbfc_ctl
*
* ** HG2 message CSRs end
*
*
* Notes:
* XOFF for a specific port is XOFF<prt> = (PHYS_EN<prt> & PHYS_BP) | (LOGL_EN<prt> & LOGL_BP<prt>)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_prtx_cbfc_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t phys_en : 16; /**< Determines which ports will have physical
backpressure pause packets.
The value pplaced in the Class Enable Vector
field of the CBFC pause packet will be
PHYS_EN | LOGL_EN */
uint64_t logl_en : 16; /**< Determines which ports will have logical
backpressure pause packets.
The value pplaced in the Class Enable Vector
field of the CBFC pause packet will be
PHYS_EN | LOGL_EN */
uint64_t phys_bp : 16; /**< When RX_EN is set and the HW is backpressuring any
ports (from either CBFC pause packets or the
GMX_TX_OVR_BP[TX_PRT_BP] register) and all ports
indiciated by PHYS_BP are backpressured, simulate
physical backpressure by defering all packets on
the transmitter. */
uint64_t reserved_4_15 : 12;
uint64_t bck_en : 1; /**< Forward CBFC Pause information to BP block */
uint64_t drp_en : 1; /**< Drop Control CBFC Pause Frames */
uint64_t tx_en : 1; /**< When set, allow for CBFC Pause Packets
Must be clear in HiGig2 mode i.e. when
GMX_TX_XAUI_CTL[HG_EN]=1 and
GMX_RX_UDD_SKP[SKIP]=16. */
uint64_t rx_en : 1; /**< When set, allow for CBFC Pause Packets
Must be clear in HiGig2 mode i.e. when
GMX_TX_XAUI_CTL[HG_EN]=1 and
GMX_RX_UDD_SKP[SKIP]=16. */
#else
uint64_t rx_en : 1;
uint64_t tx_en : 1;
uint64_t drp_en : 1;
uint64_t bck_en : 1;
uint64_t reserved_4_15 : 12;
uint64_t phys_bp : 16;
uint64_t logl_en : 16;
uint64_t phys_en : 16;
#endif
} s;
struct cvmx_gmxx_prtx_cbfc_ctl_s cn52xx;
struct cvmx_gmxx_prtx_cbfc_ctl_s cn56xx;
} cvmx_gmxx_prtx_cbfc_ctl_t;
/**
* cvmx_gmx#_prt#_cfg
*
* GMX_PRT_CFG = Port description
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_prtx_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t tx_idle : 1; /**< TX Machine is idle */
uint64_t rx_idle : 1; /**< RX Machine is idle */
uint64_t reserved_9_11 : 3;
uint64_t speed_msb : 1; /**< Link Speed MSB [SPEED_MSB:SPEED]
10 = 10Mbs operation
00 = 100Mbs operation
01 = 1000Mbs operation
11 = Reserved
(SGMII/1000Base-X only) */
uint64_t reserved_4_7 : 4;
uint64_t slottime : 1; /**< Slot Time for Half-Duplex operation
0 = 512 bitimes (10/100Mbs operation)
1 = 4096 bitimes (1000Mbs operation) */
uint64_t duplex : 1; /**< Duplex
0 = Half Duplex (collisions/extentions/bursts)
1 = Full Duplex */
uint64_t speed : 1; /**< Link Speed
0 = 10/100Mbs operation
(GMX_TX_CLK[CLK_CNT] > 1)
1 = 1000Mbs operation */
uint64_t en : 1; /**< Link Enable
When EN is clear, packets will not be received
or transmitted (including PAUSE and JAM packets).
If EN is cleared while a packet is currently
being received or transmitted, the packet will
be allowed to complete before the bus is idled.
On the RX side, subsequent packets in a burst
will be ignored. */
#else
uint64_t en : 1;
uint64_t speed : 1;
uint64_t duplex : 1;
uint64_t slottime : 1;
uint64_t reserved_4_7 : 4;
uint64_t speed_msb : 1;
uint64_t reserved_9_11 : 3;
uint64_t rx_idle : 1;
uint64_t tx_idle : 1;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_gmxx_prtx_cfg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t slottime : 1; /**< Slot Time for Half-Duplex operation
0 = 512 bitimes (10/100Mbs operation)
1 = 4096 bitimes (1000Mbs operation) */
uint64_t duplex : 1; /**< Duplex
0 = Half Duplex (collisions/extentions/bursts)
1 = Full Duplex */
uint64_t speed : 1; /**< Link Speed
0 = 10/100Mbs operation
(in RGMII mode, GMX_TX_CLK[CLK_CNT] > 1)
(in MII mode, GMX_TX_CLK[CLK_CNT] == 1)
1 = 1000Mbs operation */
uint64_t en : 1; /**< Link Enable
When EN is clear, packets will not be received
or transmitted (including PAUSE and JAM packets).
If EN is cleared while a packet is currently
being received or transmitted, the packet will
be allowed to complete before the bus is idled.
On the RX side, subsequent packets in a burst
will be ignored. */
#else
uint64_t en : 1;
uint64_t speed : 1;
uint64_t duplex : 1;
uint64_t slottime : 1;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_gmxx_prtx_cfg_cn30xx cn31xx;
struct cvmx_gmxx_prtx_cfg_cn30xx cn38xx;
struct cvmx_gmxx_prtx_cfg_cn30xx cn38xxp2;
struct cvmx_gmxx_prtx_cfg_cn30xx cn50xx;
struct cvmx_gmxx_prtx_cfg_s cn52xx;
struct cvmx_gmxx_prtx_cfg_s cn52xxp1;
struct cvmx_gmxx_prtx_cfg_s cn56xx;
struct cvmx_gmxx_prtx_cfg_s cn56xxp1;
struct cvmx_gmxx_prtx_cfg_cn30xx cn58xx;
struct cvmx_gmxx_prtx_cfg_cn30xx cn58xxp1;
} cvmx_gmxx_prtx_cfg_t;
/**
* cvmx_gmx#_rx#_adr_cam0
*
* GMX_RX_ADR_CAM = Address Filtering Control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_adr_cam0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to GMX_RX_ADR_CAM will not
change the CSR when GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_gmxx_rxx_adr_cam0_s cn30xx;
struct cvmx_gmxx_rxx_adr_cam0_s cn31xx;
struct cvmx_gmxx_rxx_adr_cam0_s cn38xx;
struct cvmx_gmxx_rxx_adr_cam0_s cn38xxp2;
struct cvmx_gmxx_rxx_adr_cam0_s cn50xx;
struct cvmx_gmxx_rxx_adr_cam0_s cn52xx;
struct cvmx_gmxx_rxx_adr_cam0_s cn52xxp1;
struct cvmx_gmxx_rxx_adr_cam0_s cn56xx;
struct cvmx_gmxx_rxx_adr_cam0_s cn56xxp1;
struct cvmx_gmxx_rxx_adr_cam0_s cn58xx;
struct cvmx_gmxx_rxx_adr_cam0_s cn58xxp1;
} cvmx_gmxx_rxx_adr_cam0_t;
/**
* cvmx_gmx#_rx#_adr_cam1
*
* GMX_RX_ADR_CAM = Address Filtering Control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_adr_cam1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to GMX_RX_ADR_CAM will not
change the CSR when GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_gmxx_rxx_adr_cam1_s cn30xx;
struct cvmx_gmxx_rxx_adr_cam1_s cn31xx;
struct cvmx_gmxx_rxx_adr_cam1_s cn38xx;
struct cvmx_gmxx_rxx_adr_cam1_s cn38xxp2;
struct cvmx_gmxx_rxx_adr_cam1_s cn50xx;
struct cvmx_gmxx_rxx_adr_cam1_s cn52xx;
struct cvmx_gmxx_rxx_adr_cam1_s cn52xxp1;
struct cvmx_gmxx_rxx_adr_cam1_s cn56xx;
struct cvmx_gmxx_rxx_adr_cam1_s cn56xxp1;
struct cvmx_gmxx_rxx_adr_cam1_s cn58xx;
struct cvmx_gmxx_rxx_adr_cam1_s cn58xxp1;
} cvmx_gmxx_rxx_adr_cam1_t;
/**
* cvmx_gmx#_rx#_adr_cam2
*
* GMX_RX_ADR_CAM = Address Filtering Control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_adr_cam2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to GMX_RX_ADR_CAM will not
change the CSR when GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_gmxx_rxx_adr_cam2_s cn30xx;
struct cvmx_gmxx_rxx_adr_cam2_s cn31xx;
struct cvmx_gmxx_rxx_adr_cam2_s cn38xx;
struct cvmx_gmxx_rxx_adr_cam2_s cn38xxp2;
struct cvmx_gmxx_rxx_adr_cam2_s cn50xx;
struct cvmx_gmxx_rxx_adr_cam2_s cn52xx;
struct cvmx_gmxx_rxx_adr_cam2_s cn52xxp1;
struct cvmx_gmxx_rxx_adr_cam2_s cn56xx;
struct cvmx_gmxx_rxx_adr_cam2_s cn56xxp1;
struct cvmx_gmxx_rxx_adr_cam2_s cn58xx;
struct cvmx_gmxx_rxx_adr_cam2_s cn58xxp1;
} cvmx_gmxx_rxx_adr_cam2_t;
/**
* cvmx_gmx#_rx#_adr_cam3
*
* GMX_RX_ADR_CAM = Address Filtering Control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_adr_cam3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to GMX_RX_ADR_CAM will not
change the CSR when GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_gmxx_rxx_adr_cam3_s cn30xx;
struct cvmx_gmxx_rxx_adr_cam3_s cn31xx;
struct cvmx_gmxx_rxx_adr_cam3_s cn38xx;
struct cvmx_gmxx_rxx_adr_cam3_s cn38xxp2;
struct cvmx_gmxx_rxx_adr_cam3_s cn50xx;
struct cvmx_gmxx_rxx_adr_cam3_s cn52xx;
struct cvmx_gmxx_rxx_adr_cam3_s cn52xxp1;
struct cvmx_gmxx_rxx_adr_cam3_s cn56xx;
struct cvmx_gmxx_rxx_adr_cam3_s cn56xxp1;
struct cvmx_gmxx_rxx_adr_cam3_s cn58xx;
struct cvmx_gmxx_rxx_adr_cam3_s cn58xxp1;
} cvmx_gmxx_rxx_adr_cam3_t;
/**
* cvmx_gmx#_rx#_adr_cam4
*
* GMX_RX_ADR_CAM = Address Filtering Control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_adr_cam4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to GMX_RX_ADR_CAM will not
change the CSR when GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_gmxx_rxx_adr_cam4_s cn30xx;
struct cvmx_gmxx_rxx_adr_cam4_s cn31xx;
struct cvmx_gmxx_rxx_adr_cam4_s cn38xx;
struct cvmx_gmxx_rxx_adr_cam4_s cn38xxp2;
struct cvmx_gmxx_rxx_adr_cam4_s cn50xx;
struct cvmx_gmxx_rxx_adr_cam4_s cn52xx;
struct cvmx_gmxx_rxx_adr_cam4_s cn52xxp1;
struct cvmx_gmxx_rxx_adr_cam4_s cn56xx;
struct cvmx_gmxx_rxx_adr_cam4_s cn56xxp1;
struct cvmx_gmxx_rxx_adr_cam4_s cn58xx;
struct cvmx_gmxx_rxx_adr_cam4_s cn58xxp1;
} cvmx_gmxx_rxx_adr_cam4_t;
/**
* cvmx_gmx#_rx#_adr_cam5
*
* GMX_RX_ADR_CAM = Address Filtering Control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_adr_cam5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t adr : 64; /**< The DMAC address to match on
Each entry contributes 8bits to one of 8 matchers
Write transactions to GMX_RX_ADR_CAM will not
change the CSR when GMX_PRT_CFG[EN] is enabled
The CAM matches against unicst or multicst DMAC
addresses. */
#else
uint64_t adr : 64;
#endif
} s;
struct cvmx_gmxx_rxx_adr_cam5_s cn30xx;
struct cvmx_gmxx_rxx_adr_cam5_s cn31xx;
struct cvmx_gmxx_rxx_adr_cam5_s cn38xx;
struct cvmx_gmxx_rxx_adr_cam5_s cn38xxp2;
struct cvmx_gmxx_rxx_adr_cam5_s cn50xx;
struct cvmx_gmxx_rxx_adr_cam5_s cn52xx;
struct cvmx_gmxx_rxx_adr_cam5_s cn52xxp1;
struct cvmx_gmxx_rxx_adr_cam5_s cn56xx;
struct cvmx_gmxx_rxx_adr_cam5_s cn56xxp1;
struct cvmx_gmxx_rxx_adr_cam5_s cn58xx;
struct cvmx_gmxx_rxx_adr_cam5_s cn58xxp1;
} cvmx_gmxx_rxx_adr_cam5_t;
/**
* cvmx_gmx#_rx#_adr_cam_en
*
* GMX_RX_ADR_CAM_EN = Address Filtering Control Enable
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_adr_cam_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t en : 8; /**< CAM Entry Enables */
#else
uint64_t en : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_gmxx_rxx_adr_cam_en_s cn30xx;
struct cvmx_gmxx_rxx_adr_cam_en_s cn31xx;
struct cvmx_gmxx_rxx_adr_cam_en_s cn38xx;
struct cvmx_gmxx_rxx_adr_cam_en_s cn38xxp2;
struct cvmx_gmxx_rxx_adr_cam_en_s cn50xx;
struct cvmx_gmxx_rxx_adr_cam_en_s cn52xx;
struct cvmx_gmxx_rxx_adr_cam_en_s cn52xxp1;
struct cvmx_gmxx_rxx_adr_cam_en_s cn56xx;
struct cvmx_gmxx_rxx_adr_cam_en_s cn56xxp1;
struct cvmx_gmxx_rxx_adr_cam_en_s cn58xx;
struct cvmx_gmxx_rxx_adr_cam_en_s cn58xxp1;
} cvmx_gmxx_rxx_adr_cam_en_t;
/**
* cvmx_gmx#_rx#_adr_ctl
*
* GMX_RX_ADR_CTL = Address Filtering Control
*
*
* Notes:
* * ALGORITHM
* Here is some pseudo code that represents the address filter behavior.
*
* @verbatim
* bool dmac_addr_filter(uint8 prt, uint48 dmac) [
* ASSERT(prt >= 0 && prt <= 3);
* if (is_bcst(dmac)) // broadcast accept
* return (GMX_RX[prt]_ADR_CTL[BCST] ? ACCEPT : REJECT);
* if (is_mcst(dmac) & GMX_RX[prt]_ADR_CTL[MCST] == 1) // multicast reject
* return REJECT;
* if (is_mcst(dmac) & GMX_RX[prt]_ADR_CTL[MCST] == 2) // multicast accept
* return ACCEPT;
*
* cam_hit = 0;
*
* for (i=0; i<8; i++) [
* if (GMX_RX[prt]_ADR_CAM_EN[EN<i>] == 0)
* continue;
* uint48 unswizzled_mac_adr = 0x0;
* for (j=5; j>=0; j--) [
* unswizzled_mac_adr = (unswizzled_mac_adr << 8) | GMX_RX[prt]_ADR_CAM[j][ADR<i*8+7:i*8>];
* ]
* if (unswizzled_mac_adr == dmac) [
* cam_hit = 1;
* break;
* ]
* ]
*
* if (cam_hit)
* return (GMX_RX[prt]_ADR_CTL[CAM_MODE] ? ACCEPT : REJECT);
* else
* return (GMX_RX[prt]_ADR_CTL[CAM_MODE] ? REJECT : ACCEPT);
* ]
* @endverbatim
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_adr_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t cam_mode : 1; /**< Allow or deny DMAC address filter
0 = reject the packet on DMAC address match
1 = accept the packet on DMAC address match */
uint64_t mcst : 2; /**< Multicast Mode
0 = Use the Address Filter CAM
1 = Force reject all multicast packets
2 = Force accept all multicast packets
3 = Reserved */
uint64_t bcst : 1; /**< Accept All Broadcast Packets */
#else
uint64_t bcst : 1;
uint64_t mcst : 2;
uint64_t cam_mode : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_gmxx_rxx_adr_ctl_s cn30xx;
struct cvmx_gmxx_rxx_adr_ctl_s cn31xx;
struct cvmx_gmxx_rxx_adr_ctl_s cn38xx;
struct cvmx_gmxx_rxx_adr_ctl_s cn38xxp2;
struct cvmx_gmxx_rxx_adr_ctl_s cn50xx;
struct cvmx_gmxx_rxx_adr_ctl_s cn52xx;
struct cvmx_gmxx_rxx_adr_ctl_s cn52xxp1;
struct cvmx_gmxx_rxx_adr_ctl_s cn56xx;
struct cvmx_gmxx_rxx_adr_ctl_s cn56xxp1;
struct cvmx_gmxx_rxx_adr_ctl_s cn58xx;
struct cvmx_gmxx_rxx_adr_ctl_s cn58xxp1;
} cvmx_gmxx_rxx_adr_ctl_t;
/**
* cvmx_gmx#_rx#_decision
*
* GMX_RX_DECISION = The byte count to decide when to accept or filter a packet
*
*
* Notes:
* As each byte in a packet is received by GMX, the L2 byte count is compared
* against the GMX_RX_DECISION[CNT]. The L2 byte count is the number of bytes
* from the beginning of the L2 header (DMAC). In normal operation, the L2
* header begins after the PREAMBLE+SFD (GMX_RX_FRM_CTL[PRE_CHK]=1) and any
* optional UDD skip data (GMX_RX_UDD_SKP[LEN]).
*
* When GMX_RX_FRM_CTL[PRE_CHK] is clear, PREAMBLE+SFD are prepended to the
* packet and would require UDD skip length to account for them.
*
* L2 Size
* Port Mode <GMX_RX_DECISION bytes (default=24) >=GMX_RX_DECISION bytes (default=24)
*
* Full Duplex accept packet apply filters
* no filtering is applied accept packet based on DMAC and PAUSE packet filters
*
* Half Duplex drop packet apply filters
* packet is unconditionally dropped accept packet based on DMAC
*
* where l2_size = MAX(0, total_packet_size - GMX_RX_UDD_SKP[LEN] - ((GMX_RX_FRM_CTL[PRE_CHK]==1)*8)
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_decision_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t cnt : 5; /**< The byte count to decide when to accept or filter
a packet. */
#else
uint64_t cnt : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_gmxx_rxx_decision_s cn30xx;
struct cvmx_gmxx_rxx_decision_s cn31xx;
struct cvmx_gmxx_rxx_decision_s cn38xx;
struct cvmx_gmxx_rxx_decision_s cn38xxp2;
struct cvmx_gmxx_rxx_decision_s cn50xx;
struct cvmx_gmxx_rxx_decision_s cn52xx;
struct cvmx_gmxx_rxx_decision_s cn52xxp1;
struct cvmx_gmxx_rxx_decision_s cn56xx;
struct cvmx_gmxx_rxx_decision_s cn56xxp1;
struct cvmx_gmxx_rxx_decision_s cn58xx;
struct cvmx_gmxx_rxx_decision_s cn58xxp1;
} cvmx_gmxx_rxx_decision_t;
/**
* cvmx_gmx#_rx#_frm_chk
*
* GMX_RX_FRM_CHK = Which frame errors will set the ERR bit of the frame
*
*
* Notes:
* If GMX_RX_UDD_SKP[LEN] != 0, then LENERR will be forced to zero in HW.
*
* In XAUI mode prt0 is used for checking.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_frm_chk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t carext : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_gmxx_rxx_frm_chk_s cn30xx;
struct cvmx_gmxx_rxx_frm_chk_s cn31xx;
struct cvmx_gmxx_rxx_frm_chk_s cn38xx;
struct cvmx_gmxx_rxx_frm_chk_s cn38xxp2;
struct cvmx_gmxx_rxx_frm_chk_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t reserved_6_6 : 1;
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t reserved_2_2 : 1;
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t carext : 1;
uint64_t reserved_2_2 : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t reserved_6_6 : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t reserved_10_63 : 54;
#endif
} cn50xx;
struct cvmx_gmxx_rxx_frm_chk_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with Data reception error */
uint64_t reserved_5_6 : 2;
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t reserved_2_2 : 1;
uint64_t carext : 1; /**< Carrier extend error
(SGMII/1000Base-X only) */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t carext : 1;
uint64_t reserved_2_2 : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t reserved_5_6 : 2;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t reserved_9_63 : 55;
#endif
} cn52xx;
struct cvmx_gmxx_rxx_frm_chk_cn52xx cn52xxp1;
struct cvmx_gmxx_rxx_frm_chk_cn52xx cn56xx;
struct cvmx_gmxx_rxx_frm_chk_cn52xx cn56xxp1;
struct cvmx_gmxx_rxx_frm_chk_s cn58xx;
struct cvmx_gmxx_rxx_frm_chk_s cn58xxp1;
} cvmx_gmxx_rxx_frm_chk_t;
/**
* cvmx_gmx#_rx#_frm_ctl
*
* GMX_RX_FRM_CTL = Frame Control
*
*
* Notes:
* * PRE_CHK
* When set, the RX state expects a typical frame consisting of
* INTER_FRAME=>PREAMBLE(x7)=>SFD(x1)=>DAT. The state machine watches for
* this exact sequence in order to recognize a valid frame and push frame
* data into the Octane. There must be exactly 7 PREAMBLE cycles followed by
* the single SFD cycle for the frame to be accepted.
*
* When a problem does occur within the PREAMBLE seqeunce, the frame is
* marked as bad and not sent into the core. The GMX_RX_INT_REG[PCTERR]
* interrupt is also raised.
*
* * PRE_STRP
* When PRE_CHK is set (indicating that the PREAMBLE will be sent), PRE_STRP
* determines if the PREAMBLE+SFD bytes are thrown away or sent to the Octane
* core as part of the packet.
*
* In either mode, the PREAMBLE+SFD bytes are not counted toward the packet
* size when checking against the MIN and MAX bounds. Furthermore, the bytes
* are skipped when locating the start of the L2 header for DMAC and Control
* frame recognition.
*
* * CTL_BCK/CTL_DRP
* These bits control how the HW handles incoming PAUSE packets. Here are
* the most common modes of operation:
* CTL_BCK=1,CTL_DRP=1 - HW does it all
* CTL_BCK=0,CTL_DRP=0 - SW sees all pause frames
* CTL_BCK=0,CTL_DRP=1 - all pause frames are completely ignored
*
* These control bits should be set to CTL_BCK=0,CTL_DRP=0 in halfdup mode.
* Since PAUSE packets only apply to fulldup operation, any PAUSE packet
* would constitute an exception which should be handled by the processing
* cores. PAUSE packets should not be forwarded.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_frm_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t null_dis : 1; /**< When set, do not modify the MOD bits on NULL ticks
due to PARITAL packets
In spi4 mode, all ports use prt0 for checking. */
uint64_t pre_align : 1; /**< When set, PREAMBLE parser aligns the the SFD byte
regardless of the number of previous PREAMBLE
nibbles. In this mode, PREAMBLE can be consumed
by the HW so when PRE_ALIGN is set, PRE_FREE,
PRE_STRP must be set for correct operation.
PRE_CHK must be set to enable this and all
PREAMBLE features. */
uint64_t pad_len : 1; /**< When set, disables the length check for non-min
sized pkts with padding in the client data
(PASS3 Only) */
uint64_t vlan_len : 1; /**< When set, disables the length check for VLAN pkts
(PASS2 only) */
uint64_t pre_free : 1; /**< When set, PREAMBLE checking is less strict.
0 - 254 cycles of PREAMBLE followed by SFD */
uint64_t ctl_smac : 1; /**< Control Pause Frames can match station SMAC */
uint64_t ctl_mcst : 1; /**< Control Pause Frames can match globally assign
Multicast address */
uint64_t ctl_bck : 1; /**< Forward pause information to TX block */
uint64_t ctl_drp : 1; /**< Drop Control Pause Frames */
uint64_t pre_strp : 1; /**< Strip off the preamble (when present)
0=PREAMBLE+SFD is sent to core as part of frame
1=PREAMBLE+SFD is dropped */
uint64_t pre_chk : 1; /**< This port is configured to send PREAMBLE+SFD
to begin every frame. GMX checks that the
PREAMBLE is sent correctly */
#else
uint64_t pre_chk : 1;
uint64_t pre_strp : 1;
uint64_t ctl_drp : 1;
uint64_t ctl_bck : 1;
uint64_t ctl_mcst : 1;
uint64_t ctl_smac : 1;
uint64_t pre_free : 1;
uint64_t vlan_len : 1;
uint64_t pad_len : 1;
uint64_t pre_align : 1;
uint64_t null_dis : 1;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_gmxx_rxx_frm_ctl_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t pad_len : 1; /**< When set, disables the length check for non-min
sized pkts with padding in the client data */
uint64_t vlan_len : 1; /**< When set, disables the length check for VLAN pkts */
uint64_t pre_free : 1; /**< Allows for less strict PREAMBLE checking.
0-7 cycles of PREAMBLE followed by SFD (pass 1.0)
0-254 cycles of PREAMBLE followed by SFD (else) */
uint64_t ctl_smac : 1; /**< Control Pause Frames can match station SMAC */
uint64_t ctl_mcst : 1; /**< Control Pause Frames can match globally assign
Multicast address */
uint64_t ctl_bck : 1; /**< Forward pause information to TX block */
uint64_t ctl_drp : 1; /**< Drop Control Pause Frames */
uint64_t pre_strp : 1; /**< Strip off the preamble (when present)
0=PREAMBLE+SFD is sent to core as part of frame
1=PREAMBLE+SFD is dropped */
uint64_t pre_chk : 1; /**< This port is configured to send PREAMBLE+SFD
to begin every frame. GMX checks that the
PREAMBLE is sent correctly */
#else
uint64_t pre_chk : 1;
uint64_t pre_strp : 1;
uint64_t ctl_drp : 1;
uint64_t ctl_bck : 1;
uint64_t ctl_mcst : 1;
uint64_t ctl_smac : 1;
uint64_t pre_free : 1;
uint64_t vlan_len : 1;
uint64_t pad_len : 1;
uint64_t reserved_9_63 : 55;
#endif
} cn30xx;
struct cvmx_gmxx_rxx_frm_ctl_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t vlan_len : 1; /**< When set, disables the length check for VLAN pkts */
uint64_t pre_free : 1; /**< Allows for less strict PREAMBLE checking.
0 - 7 cycles of PREAMBLE followed by SFD (pass1.0)
0 - 254 cycles of PREAMBLE followed by SFD (else) */
uint64_t ctl_smac : 1; /**< Control Pause Frames can match station SMAC */
uint64_t ctl_mcst : 1; /**< Control Pause Frames can match globally assign
Multicast address */
uint64_t ctl_bck : 1; /**< Forward pause information to TX block */
uint64_t ctl_drp : 1; /**< Drop Control Pause Frames */
uint64_t pre_strp : 1; /**< Strip off the preamble (when present)
0=PREAMBLE+SFD is sent to core as part of frame
1=PREAMBLE+SFD is dropped */
uint64_t pre_chk : 1; /**< This port is configured to send PREAMBLE+SFD
to begin every frame. GMX checks that the
PREAMBLE is sent correctly */
#else
uint64_t pre_chk : 1;
uint64_t pre_strp : 1;
uint64_t ctl_drp : 1;
uint64_t ctl_bck : 1;
uint64_t ctl_mcst : 1;
uint64_t ctl_smac : 1;
uint64_t pre_free : 1;
uint64_t vlan_len : 1;
uint64_t reserved_8_63 : 56;
#endif
} cn31xx;
struct cvmx_gmxx_rxx_frm_ctl_cn30xx cn38xx;
struct cvmx_gmxx_rxx_frm_ctl_cn31xx cn38xxp2;
struct cvmx_gmxx_rxx_frm_ctl_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t null_dis : 1; /**< When set, do not modify the MOD bits on NULL ticks
due to PARITAL packets */
uint64_t pre_align : 1; /**< When set, PREAMBLE parser aligns the the SFD byte
regardless of the number of previous PREAMBLE
nibbles. In this mode, PREAMBLE can be consumed
by the HW so when PRE_ALIGN is set, PRE_FREE,
PRE_STRP must be set for correct operation.
PRE_CHK must be set to enable this and all
PREAMBLE features. */
uint64_t reserved_7_8 : 2;
uint64_t pre_free : 1; /**< Allows for less strict PREAMBLE checking.
0-254 cycles of PREAMBLE followed by SFD */
uint64_t ctl_smac : 1; /**< Control Pause Frames can match station SMAC */
uint64_t ctl_mcst : 1; /**< Control Pause Frames can match globally assign
Multicast address */
uint64_t ctl_bck : 1; /**< Forward pause information to TX block */
uint64_t ctl_drp : 1; /**< Drop Control Pause Frames */
uint64_t pre_strp : 1; /**< Strip off the preamble (when present)
0=PREAMBLE+SFD is sent to core as part of frame
1=PREAMBLE+SFD is dropped */
uint64_t pre_chk : 1; /**< This port is configured to send PREAMBLE+SFD
to begin every frame. GMX checks that the
PREAMBLE is sent correctly */
#else
uint64_t pre_chk : 1;
uint64_t pre_strp : 1;
uint64_t ctl_drp : 1;
uint64_t ctl_bck : 1;
uint64_t ctl_mcst : 1;
uint64_t ctl_smac : 1;
uint64_t pre_free : 1;
uint64_t reserved_7_8 : 2;
uint64_t pre_align : 1;
uint64_t null_dis : 1;
uint64_t reserved_11_63 : 53;
#endif
} cn50xx;
struct cvmx_gmxx_rxx_frm_ctl_cn50xx cn52xx;
struct cvmx_gmxx_rxx_frm_ctl_cn50xx cn52xxp1;
struct cvmx_gmxx_rxx_frm_ctl_cn50xx cn56xx;
struct cvmx_gmxx_rxx_frm_ctl_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t pre_align : 1; /**< When set, PREAMBLE parser aligns the the SFD byte
regardless of the number of previous PREAMBLE
nibbles. In this mode, PRE_STRP should be set to
account for the variable nature of the PREAMBLE.
PRE_CHK must be set to enable this and all
PREAMBLE features.
(SGMII at 10/100Mbs only) */
uint64_t reserved_7_8 : 2;
uint64_t pre_free : 1; /**< When set, PREAMBLE checking is less strict.
0 - 254 cycles of PREAMBLE followed by SFD
PRE_CHK must be set to enable this and all
PREAMBLE features.
(SGMII/1000Base-X only) */
uint64_t ctl_smac : 1; /**< Control Pause Frames can match station SMAC */
uint64_t ctl_mcst : 1; /**< Control Pause Frames can match globally assign
Multicast address */
uint64_t ctl_bck : 1; /**< Forward pause information to TX block */
uint64_t ctl_drp : 1; /**< Drop Control Pause Frames */
uint64_t pre_strp : 1; /**< Strip off the preamble (when present)
0=PREAMBLE+SFD is sent to core as part of frame
1=PREAMBLE+SFD is dropped
PRE_CHK must be set to enable this and all
PREAMBLE features. */
uint64_t pre_chk : 1; /**< This port is configured to send PREAMBLE+SFD
to begin every frame. GMX checks that the
PREAMBLE is sent correctly.
When GMX_TX_XAUI_CTL[HG_EN] is set, PRE_CHK
must be zero. */
#else
uint64_t pre_chk : 1;
uint64_t pre_strp : 1;
uint64_t ctl_drp : 1;
uint64_t ctl_bck : 1;
uint64_t ctl_mcst : 1;
uint64_t ctl_smac : 1;
uint64_t pre_free : 1;
uint64_t reserved_7_8 : 2;
uint64_t pre_align : 1;
uint64_t reserved_10_63 : 54;
#endif
} cn56xxp1;
struct cvmx_gmxx_rxx_frm_ctl_s cn58xx;
struct cvmx_gmxx_rxx_frm_ctl_cn30xx cn58xxp1;
} cvmx_gmxx_rxx_frm_ctl_t;
/**
* cvmx_gmx#_rx#_frm_max
*
* GMX_RX_FRM_MAX = Frame Max length
*
*
* Notes:
* In spi4 mode, all spi4 ports use prt0 for checking.
*
* When changing the LEN field, be sure that LEN does not exceed
* GMX_RX_JABBER[CNT]. Failure to meet this constraint will cause packets that
* are within the maximum length parameter to be rejected because they exceed
* the GMX_RX_JABBER[CNT] limit.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_frm_max_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t len : 16; /**< Byte count for Max-sized frame check
Failing packets set the MAXERR interrupt and are
optionally sent with opcode==MAXERR
LEN =< GMX_RX_JABBER[CNT] */
#else
uint64_t len : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_rxx_frm_max_s cn30xx;
struct cvmx_gmxx_rxx_frm_max_s cn31xx;
struct cvmx_gmxx_rxx_frm_max_s cn38xx;
struct cvmx_gmxx_rxx_frm_max_s cn38xxp2;
struct cvmx_gmxx_rxx_frm_max_s cn58xx;
struct cvmx_gmxx_rxx_frm_max_s cn58xxp1;
} cvmx_gmxx_rxx_frm_max_t;
/**
* cvmx_gmx#_rx#_frm_min
*
* GMX_RX_FRM_MIN = Frame Min length
*
*
* Notes:
* In spi4 mode, all spi4 ports use prt0 for checking.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_frm_min_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t len : 16; /**< Byte count for Min-sized frame check
Failing packets set the MINERR interrupt and are
optionally sent with opcode==MINERR */
#else
uint64_t len : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_rxx_frm_min_s cn30xx;
struct cvmx_gmxx_rxx_frm_min_s cn31xx;
struct cvmx_gmxx_rxx_frm_min_s cn38xx;
struct cvmx_gmxx_rxx_frm_min_s cn38xxp2;
struct cvmx_gmxx_rxx_frm_min_s cn58xx;
struct cvmx_gmxx_rxx_frm_min_s cn58xxp1;
} cvmx_gmxx_rxx_frm_min_t;
/**
* cvmx_gmx#_rx#_ifg
*
* GMX_RX_IFG = RX Min IFG
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_ifg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t ifg : 4; /**< Min IFG between packets used to determine IFGERR
1000Mbs, IFG==0.096us or 12 clks
100Mbs, IFG==0.96us or 24 clks
10Mbs, IFG==9.6us or 24 clks
In order to simplify the programming model,
IFG is doubled internally when
GMX_PRT_CFG[SPEED]==0. */
#else
uint64_t ifg : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_gmxx_rxx_ifg_s cn30xx;
struct cvmx_gmxx_rxx_ifg_s cn31xx;
struct cvmx_gmxx_rxx_ifg_s cn38xx;
struct cvmx_gmxx_rxx_ifg_s cn38xxp2;
struct cvmx_gmxx_rxx_ifg_s cn50xx;
struct cvmx_gmxx_rxx_ifg_s cn52xx;
struct cvmx_gmxx_rxx_ifg_s cn52xxp1;
struct cvmx_gmxx_rxx_ifg_s cn56xx;
struct cvmx_gmxx_rxx_ifg_s cn56xxp1;
struct cvmx_gmxx_rxx_ifg_s cn58xx;
struct cvmx_gmxx_rxx_ifg_s cn58xxp1;
} cvmx_gmxx_rxx_ifg_t;
/**
* cvmx_gmx#_rx#_int_en
*
* GMX_RX_INT_EN = Interrupt Enable
*
*
* Notes:
* In XAUI mode prt0 is used for checking.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t hg2cc : 1; /**< HiGig2 CRC8 or Control char error interrupt enable */
uint64_t hg2fld : 1; /**< HiGig2 Bad field error interrupt enable */
uint64_t undat : 1; /**< Unexpected Data
(XAUI Mode only) */
uint64_t uneop : 1; /**< Unexpected EOP
(XAUI Mode only) */
uint64_t unsop : 1; /**< Unexpected SOP
(XAUI Mode only) */
uint64_t bad_term : 1; /**< Frame is terminated by control character other
than /T/. The error propagation control
character /E/ will be included as part of the
frame and does not cause a frame termination.
(XAUI Mode only) */
uint64_t bad_seq : 1; /**< Reserved Sequence Deteted
(XAUI Mode only) */
uint64_t rem_fault : 1; /**< Remote Fault Sequence Deteted
(XAUI Mode only) */
uint64_t loc_fault : 1; /**< Local Fault Sequence Deteted
(XAUI Mode only) */
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t phy_dupx : 1; /**< Change in the RMGII inbound LinkDuplex */
uint64_t phy_spd : 1; /**< Change in the RMGII inbound LinkSpeed */
uint64_t phy_link : 1; /**< Change in the RMGII inbound LinkStatus */
uint64_t ifgerr : 1; /**< Interframe Gap Violation */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< RGMII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow */
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t carext : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t phy_link : 1;
uint64_t phy_spd : 1;
uint64_t phy_dupx : 1;
uint64_t pause_drp : 1;
uint64_t loc_fault : 1;
uint64_t rem_fault : 1;
uint64_t bad_seq : 1;
uint64_t bad_term : 1;
uint64_t unsop : 1;
uint64_t uneop : 1;
uint64_t undat : 1;
uint64_t hg2fld : 1;
uint64_t hg2cc : 1;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_gmxx_rxx_int_en_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t phy_dupx : 1; /**< Change in the RMGII inbound LinkDuplex */
uint64_t phy_spd : 1; /**< Change in the RMGII inbound LinkSpeed */
uint64_t phy_link : 1; /**< Change in the RMGII inbound LinkStatus */
uint64_t ifgerr : 1; /**< Interframe Gap Violation */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< RGMII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow */
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t carext : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t phy_link : 1;
uint64_t phy_spd : 1;
uint64_t phy_dupx : 1;
uint64_t reserved_19_63 : 45;
#endif
} cn30xx;
struct cvmx_gmxx_rxx_int_en_cn30xx cn31xx;
struct cvmx_gmxx_rxx_int_en_cn30xx cn38xx;
struct cvmx_gmxx_rxx_int_en_cn30xx cn38xxp2;
struct cvmx_gmxx_rxx_int_en_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t phy_dupx : 1; /**< Change in the RMGII inbound LinkDuplex */
uint64_t phy_spd : 1; /**< Change in the RMGII inbound LinkSpeed */
uint64_t phy_link : 1; /**< Change in the RMGII inbound LinkStatus */
uint64_t ifgerr : 1; /**< Interframe Gap Violation */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< RGMII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow */
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t reserved_6_6 : 1;
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t reserved_2_2 : 1;
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t carext : 1;
uint64_t reserved_2_2 : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t reserved_6_6 : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t phy_link : 1;
uint64_t phy_spd : 1;
uint64_t phy_dupx : 1;
uint64_t pause_drp : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn50xx;
struct cvmx_gmxx_rxx_int_en_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t hg2cc : 1; /**< HiGig2 CRC8 or Control char error interrupt enable */
uint64_t hg2fld : 1; /**< HiGig2 Bad field error interrupt enable */
uint64_t undat : 1; /**< Unexpected Data
(XAUI Mode only) */
uint64_t uneop : 1; /**< Unexpected EOP
(XAUI Mode only) */
uint64_t unsop : 1; /**< Unexpected SOP
(XAUI Mode only) */
uint64_t bad_term : 1; /**< Frame is terminated by control character other
than /T/. The error propagation control
character /E/ will be included as part of the
frame and does not cause a frame termination.
(XAUI Mode only) */
uint64_t bad_seq : 1; /**< Reserved Sequence Deteted
(XAUI Mode only) */
uint64_t rem_fault : 1; /**< Remote Fault Sequence Deteted
(XAUI Mode only) */
uint64_t loc_fault : 1; /**< Local Fault Sequence Deteted
(XAUI Mode only) */
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t reserved_16_18 : 3;
uint64_t ifgerr : 1; /**< Interframe Gap Violation
(SGMII/1000Base-X only) */
uint64_t coldet : 1; /**< Collision Detection
(SGMII/1000Base-X half-duplex only) */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime
(SGMII/1000Base-X only) */
uint64_t rsverr : 1; /**< Reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
(SGMII/1000Base-X only) */
uint64_t reserved_9_9 : 1;
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with Data reception error */
uint64_t reserved_5_6 : 2;
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t reserved_2_2 : 1;
uint64_t carext : 1; /**< Carrier extend error
(SGMII/1000Base-X only) */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t carext : 1;
uint64_t reserved_2_2 : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t reserved_5_6 : 2;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t reserved_9_9 : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t reserved_16_18 : 3;
uint64_t pause_drp : 1;
uint64_t loc_fault : 1;
uint64_t rem_fault : 1;
uint64_t bad_seq : 1;
uint64_t bad_term : 1;
uint64_t unsop : 1;
uint64_t uneop : 1;
uint64_t undat : 1;
uint64_t hg2fld : 1;
uint64_t hg2cc : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn52xx;
struct cvmx_gmxx_rxx_int_en_cn52xx cn52xxp1;
struct cvmx_gmxx_rxx_int_en_cn52xx cn56xx;
struct cvmx_gmxx_rxx_int_en_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t undat : 1; /**< Unexpected Data
(XAUI Mode only) */
uint64_t uneop : 1; /**< Unexpected EOP
(XAUI Mode only) */
uint64_t unsop : 1; /**< Unexpected SOP
(XAUI Mode only) */
uint64_t bad_term : 1; /**< Frame is terminated by control character other
than /T/. The error propagation control
character /E/ will be included as part of the
frame and does not cause a frame termination.
(XAUI Mode only) */
uint64_t bad_seq : 1; /**< Reserved Sequence Deteted
(XAUI Mode only) */
uint64_t rem_fault : 1; /**< Remote Fault Sequence Deteted
(XAUI Mode only) */
uint64_t loc_fault : 1; /**< Local Fault Sequence Deteted
(XAUI Mode only) */
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t reserved_16_18 : 3;
uint64_t ifgerr : 1; /**< Interframe Gap Violation
(SGMII/1000Base-X only) */
uint64_t coldet : 1; /**< Collision Detection
(SGMII/1000Base-X half-duplex only) */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime
(SGMII/1000Base-X only) */
uint64_t rsverr : 1; /**< Reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
(SGMII/1000Base-X only) */
uint64_t reserved_9_9 : 1;
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with Data reception error */
uint64_t reserved_5_6 : 2;
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t reserved_2_2 : 1;
uint64_t carext : 1; /**< Carrier extend error
(SGMII/1000Base-X only) */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t carext : 1;
uint64_t reserved_2_2 : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t reserved_5_6 : 2;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t reserved_9_9 : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t reserved_16_18 : 3;
uint64_t pause_drp : 1;
uint64_t loc_fault : 1;
uint64_t rem_fault : 1;
uint64_t bad_seq : 1;
uint64_t bad_term : 1;
uint64_t unsop : 1;
uint64_t uneop : 1;
uint64_t undat : 1;
uint64_t reserved_27_63 : 37;
#endif
} cn56xxp1;
struct cvmx_gmxx_rxx_int_en_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t phy_dupx : 1; /**< Change in the RMGII inbound LinkDuplex */
uint64_t phy_spd : 1; /**< Change in the RMGII inbound LinkSpeed */
uint64_t phy_link : 1; /**< Change in the RMGII inbound LinkStatus */
uint64_t ifgerr : 1; /**< Interframe Gap Violation */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< RGMII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow */
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t carext : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t phy_link : 1;
uint64_t phy_spd : 1;
uint64_t phy_dupx : 1;
uint64_t pause_drp : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn58xx;
struct cvmx_gmxx_rxx_int_en_cn58xx cn58xxp1;
} cvmx_gmxx_rxx_int_en_t;
/**
* cvmx_gmx#_rx#_int_reg
*
* GMX_RX_INT_REG = Interrupt Register
*
*
* Notes:
* (1) exceptions will only be raised to the control processor if the
* corresponding bit in the GMX_RX_INT_EN register is set.
*
* (2) exception conditions 10:0 can also set the rcv/opcode in the received
* packet's workQ entry. The GMX_RX_FRM_CHK register provides a bit mask
* for configuring which conditions set the error.
*
* (3) in half duplex operation, the expectation is that collisions will appear
* as either MINERR o r CAREXT errors.
*
* (4) JABBER - An RX Jabber error indicates that a packet was received which
* is longer than the maximum allowed packet as defined by the
* system. GMX will truncate the packet at the JABBER count.
* Failure to do so could lead to system instabilty.
*
* (5) NIBERR - This error is illegal at 1000Mbs speeds
* (GMX_RX_PRT_CFG[SPEED]==0) and will never assert.
*
* (6) MAXERR - for untagged frames, the total frame DA+SA+TL+DATA+PAD+FCS >
* GMX_RX_FRM_MAX. For tagged frames, DA+SA+VLAN+TL+DATA+PAD+FCS
* > GMX_RX_FRM_MAX + 4*VLAN_VAL + 4*VLAN_STACKED.
*
* (7) MINERR - total frame DA+SA+TL+DATA+PAD+FCS < GMX_RX_FRM_MIN.
*
* (8) ALNERR - Indicates that the packet received was not an integer number of
* bytes. If FCS checking is enabled, ALNERR will only assert if
* the FCS is bad. If FCS checking is disabled, ALNERR will
* assert in all non-integer frame cases.
*
* (9) Collisions - Collisions can only occur in half-duplex mode. A collision
* is assumed by the receiver when the slottime
* (GMX_PRT_CFG[SLOTTIME]) is not satisfied. In 10/100 mode,
* this will result in a frame < SLOTTIME. In 1000 mode, it
* could result either in frame < SLOTTIME or a carrier extend
* error with the SLOTTIME. These conditions are visible by...
*
* . transfer ended before slottime - COLDET
* . carrier extend error - CAREXT
*
* (A) LENERR - Length errors occur when the received packet does not match the
* length field. LENERR is only checked for packets between 64
* and 1500 bytes. For untagged frames, the length must exact
* match. For tagged frames the length or length+4 must match.
*
* (B) PCTERR - checks that the frame transtions from PREAMBLE=>SFD=>DATA.
* Does not check the number of PREAMBLE cycles.
*
* (C) OVRERR - Not to be included in the HRM
*
* OVRERR is an architectural assertion check internal to GMX to
* make sure no assumption was violated. In a correctly operating
* system, this interrupt can never fire.
*
* GMX has an internal arbiter which selects which of 4 ports to
* buffer in the main RX FIFO. If we normally buffer 8 bytes,
* then each port will typically push a tick every 8 cycles - if
* the packet interface is going as fast as possible. If there
* are four ports, they push every two cycles. So that's the
* assumption. That the inbound module will always be able to
* consume the tick before another is produced. If that doesn't
* happen - that's when OVRERR will assert.
*
* (D) In XAUI mode prt0 is used for interrupt logging.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t hg2cc : 1; /**< HiGig2 received message CRC or Control char error
Set when either CRC8 error detected or when
a Control Character is found in the message
bytes after the K.SOM
NOTE: HG2CC has higher priority than HG2FLD
i.e. a HiGig2 message that results in HG2CC
getting set, will never set HG2FLD. */
uint64_t hg2fld : 1; /**< HiGig2 received message field error, as below
1) MSG_TYPE field not 6'b00_0000
i.e. it is not a FLOW CONTROL message, which
is the only defined type for HiGig2
2) FWD_TYPE field not 2'b00 i.e. Link Level msg
which is the only defined type for HiGig2
3) FC_OBJECT field is neither 4'b0000 for
Physical Link nor 4'b0010 for Logical Link.
Those are the only two defined types in HiGig2 */
uint64_t undat : 1; /**< Unexpected Data
(XAUI Mode only) */
uint64_t uneop : 1; /**< Unexpected EOP
(XAUI Mode only) */
uint64_t unsop : 1; /**< Unexpected SOP
(XAUI Mode only) */
uint64_t bad_term : 1; /**< Frame is terminated by control character other
than /T/. The error propagation control
character /E/ will be included as part of the
frame and does not cause a frame termination.
(XAUI Mode only) */
uint64_t bad_seq : 1; /**< Reserved Sequence Deteted
(XAUI Mode only) */
uint64_t rem_fault : 1; /**< Remote Fault Sequence Deteted
(XAUI Mode only) */
uint64_t loc_fault : 1; /**< Local Fault Sequence Deteted
(XAUI Mode only) */
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t phy_dupx : 1; /**< Change in the RMGII inbound LinkDuplex */
uint64_t phy_spd : 1; /**< Change in the RMGII inbound LinkSpeed */
uint64_t phy_link : 1; /**< Change in the RMGII inbound LinkStatus */
uint64_t ifgerr : 1; /**< Interframe Gap Violation
Does not necessarily indicate a failure */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< RGMII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
This interrupt should never assert */
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t carext : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t phy_link : 1;
uint64_t phy_spd : 1;
uint64_t phy_dupx : 1;
uint64_t pause_drp : 1;
uint64_t loc_fault : 1;
uint64_t rem_fault : 1;
uint64_t bad_seq : 1;
uint64_t bad_term : 1;
uint64_t unsop : 1;
uint64_t uneop : 1;
uint64_t undat : 1;
uint64_t hg2fld : 1;
uint64_t hg2cc : 1;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_gmxx_rxx_int_reg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t phy_dupx : 1; /**< Change in the RMGII inbound LinkDuplex */
uint64_t phy_spd : 1; /**< Change in the RMGII inbound LinkSpeed */
uint64_t phy_link : 1; /**< Change in the RMGII inbound LinkStatus */
uint64_t ifgerr : 1; /**< Interframe Gap Violation
Does not necessarily indicate a failure */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< RGMII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
This interrupt should never assert */
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t carext : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t phy_link : 1;
uint64_t phy_spd : 1;
uint64_t phy_dupx : 1;
uint64_t reserved_19_63 : 45;
#endif
} cn30xx;
struct cvmx_gmxx_rxx_int_reg_cn30xx cn31xx;
struct cvmx_gmxx_rxx_int_reg_cn30xx cn38xx;
struct cvmx_gmxx_rxx_int_reg_cn30xx cn38xxp2;
struct cvmx_gmxx_rxx_int_reg_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t phy_dupx : 1; /**< Change in the RMGII inbound LinkDuplex */
uint64_t phy_spd : 1; /**< Change in the RMGII inbound LinkSpeed */
uint64_t phy_link : 1; /**< Change in the RMGII inbound LinkStatus */
uint64_t ifgerr : 1; /**< Interframe Gap Violation
Does not necessarily indicate a failure */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< RGMII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
This interrupt should never assert */
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t reserved_6_6 : 1;
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t reserved_2_2 : 1;
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t carext : 1;
uint64_t reserved_2_2 : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t reserved_6_6 : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t phy_link : 1;
uint64_t phy_spd : 1;
uint64_t phy_dupx : 1;
uint64_t pause_drp : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn50xx;
struct cvmx_gmxx_rxx_int_reg_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t hg2cc : 1; /**< HiGig2 received message CRC or Control char error
Set when either CRC8 error detected or when
a Control Character is found in the message
bytes after the K.SOM
NOTE: HG2CC has higher priority than HG2FLD
i.e. a HiGig2 message that results in HG2CC
getting set, will never set HG2FLD. */
uint64_t hg2fld : 1; /**< HiGig2 received message field error, as below
1) MSG_TYPE field not 6'b00_0000
i.e. it is not a FLOW CONTROL message, which
is the only defined type for HiGig2
2) FWD_TYPE field not 2'b00 i.e. Link Level msg
which is the only defined type for HiGig2
3) FC_OBJECT field is neither 4'b0000 for
Physical Link nor 4'b0010 for Logical Link.
Those are the only two defined types in HiGig2 */
uint64_t undat : 1; /**< Unexpected Data
(XAUI Mode only) */
uint64_t uneop : 1; /**< Unexpected EOP
(XAUI Mode only) */
uint64_t unsop : 1; /**< Unexpected SOP
(XAUI Mode only) */
uint64_t bad_term : 1; /**< Frame is terminated by control character other
than /T/. The error propagation control
character /E/ will be included as part of the
frame and does not cause a frame termination.
(XAUI Mode only) */
uint64_t bad_seq : 1; /**< Reserved Sequence Deteted
(XAUI Mode only) */
uint64_t rem_fault : 1; /**< Remote Fault Sequence Deteted
(XAUI Mode only) */
uint64_t loc_fault : 1; /**< Local Fault Sequence Deteted
(XAUI Mode only) */
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t reserved_16_18 : 3;
uint64_t ifgerr : 1; /**< Interframe Gap Violation
Does not necessarily indicate a failure
(SGMII/1000Base-X only) */
uint64_t coldet : 1; /**< Collision Detection
(SGMII/1000Base-X half-duplex only) */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime
(SGMII/1000Base-X only) */
uint64_t rsverr : 1; /**< Reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol
In XAUI mode, the column of data that was bad
will be logged in GMX_RX_XAUI_BAD_COL */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
This interrupt should never assert
(SGMII/1000Base-X only) */
uint64_t reserved_9_9 : 1;
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with Data reception error */
uint64_t reserved_5_6 : 2;
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t reserved_2_2 : 1;
uint64_t carext : 1; /**< Carrier extend error
(SGMII/1000Base-X only) */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t carext : 1;
uint64_t reserved_2_2 : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t reserved_5_6 : 2;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t reserved_9_9 : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t reserved_16_18 : 3;
uint64_t pause_drp : 1;
uint64_t loc_fault : 1;
uint64_t rem_fault : 1;
uint64_t bad_seq : 1;
uint64_t bad_term : 1;
uint64_t unsop : 1;
uint64_t uneop : 1;
uint64_t undat : 1;
uint64_t hg2fld : 1;
uint64_t hg2cc : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn52xx;
struct cvmx_gmxx_rxx_int_reg_cn52xx cn52xxp1;
struct cvmx_gmxx_rxx_int_reg_cn52xx cn56xx;
struct cvmx_gmxx_rxx_int_reg_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t undat : 1; /**< Unexpected Data
(XAUI Mode only) */
uint64_t uneop : 1; /**< Unexpected EOP
(XAUI Mode only) */
uint64_t unsop : 1; /**< Unexpected SOP
(XAUI Mode only) */
uint64_t bad_term : 1; /**< Frame is terminated by control character other
than /T/. The error propagation control
character /E/ will be included as part of the
frame and does not cause a frame termination.
(XAUI Mode only) */
uint64_t bad_seq : 1; /**< Reserved Sequence Deteted
(XAUI Mode only) */
uint64_t rem_fault : 1; /**< Remote Fault Sequence Deteted
(XAUI Mode only) */
uint64_t loc_fault : 1; /**< Local Fault Sequence Deteted
(XAUI Mode only) */
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t reserved_16_18 : 3;
uint64_t ifgerr : 1; /**< Interframe Gap Violation
Does not necessarily indicate a failure
(SGMII/1000Base-X only) */
uint64_t coldet : 1; /**< Collision Detection
(SGMII/1000Base-X half-duplex only) */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime
(SGMII/1000Base-X only) */
uint64_t rsverr : 1; /**< Reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol
In XAUI mode, the column of data that was bad
will be logged in GMX_RX_XAUI_BAD_COL */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
This interrupt should never assert
(SGMII/1000Base-X only) */
uint64_t reserved_9_9 : 1;
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with Data reception error */
uint64_t reserved_5_6 : 2;
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t reserved_2_2 : 1;
uint64_t carext : 1; /**< Carrier extend error
(SGMII/1000Base-X only) */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t carext : 1;
uint64_t reserved_2_2 : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t reserved_5_6 : 2;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t reserved_9_9 : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t reserved_16_18 : 3;
uint64_t pause_drp : 1;
uint64_t loc_fault : 1;
uint64_t rem_fault : 1;
uint64_t bad_seq : 1;
uint64_t bad_term : 1;
uint64_t unsop : 1;
uint64_t uneop : 1;
uint64_t undat : 1;
uint64_t reserved_27_63 : 37;
#endif
} cn56xxp1;
struct cvmx_gmxx_rxx_int_reg_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t pause_drp : 1; /**< Pause packet was dropped due to full GMX RX FIFO */
uint64_t phy_dupx : 1; /**< Change in the RMGII inbound LinkDuplex */
uint64_t phy_spd : 1; /**< Change in the RMGII inbound LinkSpeed */
uint64_t phy_link : 1; /**< Change in the RMGII inbound LinkStatus */
uint64_t ifgerr : 1; /**< Interframe Gap Violation
Does not necessarily indicate a failure */
uint64_t coldet : 1; /**< Collision Detection */
uint64_t falerr : 1; /**< False carrier error or extend error after slottime */
uint64_t rsverr : 1; /**< RGMII reserved opcodes */
uint64_t pcterr : 1; /**< Bad Preamble / Protocol */
uint64_t ovrerr : 1; /**< Internal Data Aggregation Overflow
This interrupt should never assert */
uint64_t niberr : 1; /**< Nibble error (hi_nibble != lo_nibble) */
uint64_t skperr : 1; /**< Skipper error */
uint64_t rcverr : 1; /**< Frame was received with RMGII Data reception error */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t alnerr : 1; /**< Frame was received with an alignment error */
uint64_t fcserr : 1; /**< Frame was received with FCS/CRC error */
uint64_t jabber : 1; /**< Frame was received with length > sys_length */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t carext : 1; /**< RGMII carrier extend error */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
#else
uint64_t minerr : 1;
uint64_t carext : 1;
uint64_t maxerr : 1;
uint64_t jabber : 1;
uint64_t fcserr : 1;
uint64_t alnerr : 1;
uint64_t lenerr : 1;
uint64_t rcverr : 1;
uint64_t skperr : 1;
uint64_t niberr : 1;
uint64_t ovrerr : 1;
uint64_t pcterr : 1;
uint64_t rsverr : 1;
uint64_t falerr : 1;
uint64_t coldet : 1;
uint64_t ifgerr : 1;
uint64_t phy_link : 1;
uint64_t phy_spd : 1;
uint64_t phy_dupx : 1;
uint64_t pause_drp : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn58xx;
struct cvmx_gmxx_rxx_int_reg_cn58xx cn58xxp1;
} cvmx_gmxx_rxx_int_reg_t;
/**
* cvmx_gmx#_rx#_jabber
*
* GMX_RX_JABBER = The max size packet after which GMX will truncate
*
*
* Notes:
* CNT must be 8-byte aligned such that CNT[2:0] == 0
*
* The packet that will be sent to the packet input logic will have an
* additionl 8 bytes if GMX_RX_FRM_CTL[PRE_CHK] is set and
* GMX_RX_FRM_CTL[PRE_STRP] is clear. The max packet that will be sent is
* defined as...
*
* max_sized_packet = GMX_RX_JABBER[CNT]+((GMX_RX_FRM_CTL[PRE_CHK] & !GMX_RX_FRM_CTL[PRE_STRP])*8)
*
* In XAUI mode prt0 is used for checking.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_jabber_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt : 16; /**< Byte count for jabber check
Failing packets set the JABBER interrupt and are
optionally sent with opcode==JABBER
GMX will truncate the packet to CNT bytes
CNT >= GMX_RX_FRM_MAX[LEN] */
#else
uint64_t cnt : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_rxx_jabber_s cn30xx;
struct cvmx_gmxx_rxx_jabber_s cn31xx;
struct cvmx_gmxx_rxx_jabber_s cn38xx;
struct cvmx_gmxx_rxx_jabber_s cn38xxp2;
struct cvmx_gmxx_rxx_jabber_s cn50xx;
struct cvmx_gmxx_rxx_jabber_s cn52xx;
struct cvmx_gmxx_rxx_jabber_s cn52xxp1;
struct cvmx_gmxx_rxx_jabber_s cn56xx;
struct cvmx_gmxx_rxx_jabber_s cn56xxp1;
struct cvmx_gmxx_rxx_jabber_s cn58xx;
struct cvmx_gmxx_rxx_jabber_s cn58xxp1;
} cvmx_gmxx_rxx_jabber_t;
/**
* cvmx_gmx#_rx#_pause_drop_time
*
* GMX_RX_PAUSE_DROP_TIME = The TIME field in a PAUSE Packet which was dropped due to GMX RX FIFO full condition
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_pause_drop_time_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t status : 16; /**< Time extracted from the dropped PAUSE packet */
#else
uint64_t status : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_rxx_pause_drop_time_s cn50xx;
struct cvmx_gmxx_rxx_pause_drop_time_s cn52xx;
struct cvmx_gmxx_rxx_pause_drop_time_s cn52xxp1;
struct cvmx_gmxx_rxx_pause_drop_time_s cn56xx;
struct cvmx_gmxx_rxx_pause_drop_time_s cn56xxp1;
struct cvmx_gmxx_rxx_pause_drop_time_s cn58xx;
struct cvmx_gmxx_rxx_pause_drop_time_s cn58xxp1;
} cvmx_gmxx_rxx_pause_drop_time_t;
/**
* cvmx_gmx#_rx#_rx_inbnd
*
* GMX_RX_INBND = RGMII InBand Link Status
*
*
* Notes:
* These fields are only valid if the attached PHY is operating in RGMII mode
* and supports the optional in-band status (see section 3.4.1 of the RGMII
* specification, version 1.3 for more information).
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_rx_inbnd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t duplex : 1; /**< RGMII Inbound LinkDuplex
0=half-duplex
1=full-duplex */
uint64_t speed : 2; /**< RGMII Inbound LinkSpeed
00=2.5MHz
01=25MHz
10=125MHz
11=Reserved */
uint64_t status : 1; /**< RGMII Inbound LinkStatus
0=down
1=up */
#else
uint64_t status : 1;
uint64_t speed : 2;
uint64_t duplex : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_gmxx_rxx_rx_inbnd_s cn30xx;
struct cvmx_gmxx_rxx_rx_inbnd_s cn31xx;
struct cvmx_gmxx_rxx_rx_inbnd_s cn38xx;
struct cvmx_gmxx_rxx_rx_inbnd_s cn38xxp2;
struct cvmx_gmxx_rxx_rx_inbnd_s cn50xx;
struct cvmx_gmxx_rxx_rx_inbnd_s cn58xx;
struct cvmx_gmxx_rxx_rx_inbnd_s cn58xxp1;
} cvmx_gmxx_rxx_rx_inbnd_t;
/**
* cvmx_gmx#_rx#_stats_ctl
*
* GMX_RX_STATS_CTL = RX Stats Control register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t rd_clr : 1; /**< RX Stats registers will clear on reads */
#else
uint64_t rd_clr : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_gmxx_rxx_stats_ctl_s cn30xx;
struct cvmx_gmxx_rxx_stats_ctl_s cn31xx;
struct cvmx_gmxx_rxx_stats_ctl_s cn38xx;
struct cvmx_gmxx_rxx_stats_ctl_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_ctl_s cn50xx;
struct cvmx_gmxx_rxx_stats_ctl_s cn52xx;
struct cvmx_gmxx_rxx_stats_ctl_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_ctl_s cn56xx;
struct cvmx_gmxx_rxx_stats_ctl_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_ctl_s cn58xx;
struct cvmx_gmxx_rxx_stats_ctl_s cn58xxp1;
} cvmx_gmxx_rxx_stats_ctl_t;
/**
* cvmx_gmx#_rx#_stats_octs
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_octs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t cnt : 48; /**< Octet count of received good packets */
#else
uint64_t cnt : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_rxx_stats_octs_s cn30xx;
struct cvmx_gmxx_rxx_stats_octs_s cn31xx;
struct cvmx_gmxx_rxx_stats_octs_s cn38xx;
struct cvmx_gmxx_rxx_stats_octs_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_octs_s cn50xx;
struct cvmx_gmxx_rxx_stats_octs_s cn52xx;
struct cvmx_gmxx_rxx_stats_octs_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_octs_s cn56xx;
struct cvmx_gmxx_rxx_stats_octs_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_octs_s cn58xx;
struct cvmx_gmxx_rxx_stats_octs_s cn58xxp1;
} cvmx_gmxx_rxx_stats_octs_t;
/**
* cvmx_gmx#_rx#_stats_octs_ctl
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_octs_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t cnt : 48; /**< Octet count of received pause packets */
#else
uint64_t cnt : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn30xx;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn31xx;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn38xx;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn50xx;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn52xx;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn56xx;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn58xx;
struct cvmx_gmxx_rxx_stats_octs_ctl_s cn58xxp1;
} cvmx_gmxx_rxx_stats_octs_ctl_t;
/**
* cvmx_gmx#_rx#_stats_octs_dmac
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_octs_dmac_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t cnt : 48; /**< Octet count of filtered dmac packets */
#else
uint64_t cnt : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn30xx;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn31xx;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn38xx;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn50xx;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn52xx;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn56xx;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn58xx;
struct cvmx_gmxx_rxx_stats_octs_dmac_s cn58xxp1;
} cvmx_gmxx_rxx_stats_octs_dmac_t;
/**
* cvmx_gmx#_rx#_stats_octs_drp
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_octs_drp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t cnt : 48; /**< Octet count of dropped packets */
#else
uint64_t cnt : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn30xx;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn31xx;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn38xx;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn50xx;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn52xx;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn56xx;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn58xx;
struct cvmx_gmxx_rxx_stats_octs_drp_s cn58xxp1;
} cvmx_gmxx_rxx_stats_octs_drp_t;
/**
* cvmx_gmx#_rx#_stats_pkts
*
* GMX_RX_STATS_PKTS
*
* Count of good received packets - packets that are not recognized as PAUSE
* packets, dropped due the DMAC filter, dropped due FIFO full status, or
* have any other OPCODE (FCS, Length, etc).
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_pkts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of received good packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gmxx_rxx_stats_pkts_s cn30xx;
struct cvmx_gmxx_rxx_stats_pkts_s cn31xx;
struct cvmx_gmxx_rxx_stats_pkts_s cn38xx;
struct cvmx_gmxx_rxx_stats_pkts_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_pkts_s cn50xx;
struct cvmx_gmxx_rxx_stats_pkts_s cn52xx;
struct cvmx_gmxx_rxx_stats_pkts_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_pkts_s cn56xx;
struct cvmx_gmxx_rxx_stats_pkts_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_pkts_s cn58xx;
struct cvmx_gmxx_rxx_stats_pkts_s cn58xxp1;
} cvmx_gmxx_rxx_stats_pkts_t;
/**
* cvmx_gmx#_rx#_stats_pkts_bad
*
* GMX_RX_STATS_PKTS_BAD
*
* Count of all packets received with some error that were not dropped
* either due to the dmac filter or lack of room in the receive FIFO.
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_pkts_bad_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of bad packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn30xx;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn31xx;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn38xx;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn50xx;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn52xx;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn56xx;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn58xx;
struct cvmx_gmxx_rxx_stats_pkts_bad_s cn58xxp1;
} cvmx_gmxx_rxx_stats_pkts_bad_t;
/**
* cvmx_gmx#_rx#_stats_pkts_ctl
*
* GMX_RX_STATS_PKTS_CTL
*
* Count of all packets received that were recognized as Flow Control or
* PAUSE packets. PAUSE packets with any kind of error are counted in
* GMX_RX_STATS_PKTS_BAD. Pause packets can be optionally dropped or
* forwarded based on the GMX_RX_FRM_CTL[CTL_DRP] bit. This count
* increments regardless of whether the packet is dropped. Pause packets
* will never be counted in GMX_RX_STATS_PKTS. Packets dropped due the dmac
* filter will be counted in GMX_RX_STATS_PKTS_DMAC and not here.
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of received pause packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn30xx;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn31xx;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn38xx;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn50xx;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn52xx;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn56xx;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn58xx;
struct cvmx_gmxx_rxx_stats_pkts_ctl_s cn58xxp1;
} cvmx_gmxx_rxx_stats_pkts_ctl_t;
/**
* cvmx_gmx#_rx#_stats_pkts_dmac
*
* GMX_RX_STATS_PKTS_DMAC
*
* Count of all packets received that were dropped by the dmac filter.
* Packets that match the DMAC will be dropped and counted here regardless
* of if they were bad packets. These packets will never be counted in
* GMX_RX_STATS_PKTS.
*
* Some packets that were not able to satisify the DECISION_CNT may not
* actually be dropped by Octeon, but they will be counted here as if they
* were dropped.
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of filtered dmac packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn30xx;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn31xx;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn38xx;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn50xx;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn52xx;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn56xx;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn58xx;
struct cvmx_gmxx_rxx_stats_pkts_dmac_s cn58xxp1;
} cvmx_gmxx_rxx_stats_pkts_dmac_t;
/**
* cvmx_gmx#_rx#_stats_pkts_drp
*
* GMX_RX_STATS_PKTS_DRP
*
* Count of all packets received that were dropped due to a full receive
* FIFO. This counts good and bad packets received - all packets dropped by
* the FIFO. It does not count packets dropped by the dmac or pause packet
* filters.
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_RX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_stats_pkts_drp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Count of dropped packets */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn30xx;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn31xx;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn38xx;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn38xxp2;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn50xx;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn52xx;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn52xxp1;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn56xx;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn56xxp1;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn58xx;
struct cvmx_gmxx_rxx_stats_pkts_drp_s cn58xxp1;
} cvmx_gmxx_rxx_stats_pkts_drp_t;
/**
* cvmx_gmx#_rx#_udd_skp
*
* GMX_RX_UDD_SKP = Amount of User-defined data before the start of the L2 data
*
*
* Notes:
* (1) The skip bytes are part of the packet and will be sent down the NCB
* packet interface and will be handled by PKI.
*
* (2) The system can determine if the UDD bytes are included in the FCS check
* by using the FCSSEL field - if the FCS check is enabled.
*
* (3) Assume that the preamble/sfd is always at the start of the frame - even
* before UDD bytes. In most cases, there will be no preamble in these
* cases since it will be packet interface in direct communication to
* another packet interface (MAC to MAC) without a PHY involved.
*
* (4) We can still do address filtering and control packet filtering is the
* user desires.
*
* (5) UDD_SKP must be 0 in half-duplex operation unless
* GMX_RX_FRM_CTL[PRE_CHK] is clear. If GMX_RX_FRM_CTL[PRE_CHK] is clear,
* then UDD_SKP will normally be 8.
*
* (6) In all cases, the UDD bytes will be sent down the packet interface as
* part of the packet. The UDD bytes are never stripped from the actual
* packet.
*
* (7) If LEN != 0, then GMX_RX_FRM_CHK[LENERR] will be disabled and GMX_RX_INT_REG[LENERR] will be zero
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rxx_udd_skp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t fcssel : 1; /**< Include the skip bytes in the FCS calculation
0 = all skip bytes are included in FCS
1 = the skip bytes are not included in FCS */
uint64_t reserved_7_7 : 1;
uint64_t len : 7; /**< Amount of User-defined data before the start of
the L2 data. Zero means L2 comes first.
Max value is 64. */
#else
uint64_t len : 7;
uint64_t reserved_7_7 : 1;
uint64_t fcssel : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_gmxx_rxx_udd_skp_s cn30xx;
struct cvmx_gmxx_rxx_udd_skp_s cn31xx;
struct cvmx_gmxx_rxx_udd_skp_s cn38xx;
struct cvmx_gmxx_rxx_udd_skp_s cn38xxp2;
struct cvmx_gmxx_rxx_udd_skp_s cn50xx;
struct cvmx_gmxx_rxx_udd_skp_s cn52xx;
struct cvmx_gmxx_rxx_udd_skp_s cn52xxp1;
struct cvmx_gmxx_rxx_udd_skp_s cn56xx;
struct cvmx_gmxx_rxx_udd_skp_s cn56xxp1;
struct cvmx_gmxx_rxx_udd_skp_s cn58xx;
struct cvmx_gmxx_rxx_udd_skp_s cn58xxp1;
} cvmx_gmxx_rxx_udd_skp_t;
/**
* cvmx_gmx#_rx_bp_drop#
*
* GMX_RX_BP_DROP = FIFO mark for packet drop
*
*
* Notes:
* The actual watermark is dynamic with respect to the GMX_RX_PRTS
* register. The GMX_RX_PRTS controls the depth of the port's
* FIFO so as ports are added or removed, the drop point may change.
*
* In XAUI mode prt0 is used for checking.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_bp_dropx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t mark : 6; /**< Number of 8B ticks to reserve in the RX FIFO.
When the FIFO exceeds this count, packets will
be dropped and not buffered.
MARK should typically be programmed to ports+1.
Failure to program correctly can lead to system
instability.
Reset value for RGMII mode = 2
Reset value for Spi4 mode = 17 */
#else
uint64_t mark : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_gmxx_rx_bp_dropx_s cn30xx;
struct cvmx_gmxx_rx_bp_dropx_s cn31xx;
struct cvmx_gmxx_rx_bp_dropx_s cn38xx;
struct cvmx_gmxx_rx_bp_dropx_s cn38xxp2;
struct cvmx_gmxx_rx_bp_dropx_s cn50xx;
struct cvmx_gmxx_rx_bp_dropx_s cn52xx;
struct cvmx_gmxx_rx_bp_dropx_s cn52xxp1;
struct cvmx_gmxx_rx_bp_dropx_s cn56xx;
struct cvmx_gmxx_rx_bp_dropx_s cn56xxp1;
struct cvmx_gmxx_rx_bp_dropx_s cn58xx;
struct cvmx_gmxx_rx_bp_dropx_s cn58xxp1;
} cvmx_gmxx_rx_bp_dropx_t;
/**
* cvmx_gmx#_rx_bp_off#
*
* GMX_RX_BP_OFF = Lowater mark for packet drop
*
*
* Notes:
* In XAUI mode, prt0 is used for checking.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_bp_offx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t mark : 6; /**< Water mark (8B ticks) to deassert backpressure */
#else
uint64_t mark : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_gmxx_rx_bp_offx_s cn30xx;
struct cvmx_gmxx_rx_bp_offx_s cn31xx;
struct cvmx_gmxx_rx_bp_offx_s cn38xx;
struct cvmx_gmxx_rx_bp_offx_s cn38xxp2;
struct cvmx_gmxx_rx_bp_offx_s cn50xx;
struct cvmx_gmxx_rx_bp_offx_s cn52xx;
struct cvmx_gmxx_rx_bp_offx_s cn52xxp1;
struct cvmx_gmxx_rx_bp_offx_s cn56xx;
struct cvmx_gmxx_rx_bp_offx_s cn56xxp1;
struct cvmx_gmxx_rx_bp_offx_s cn58xx;
struct cvmx_gmxx_rx_bp_offx_s cn58xxp1;
} cvmx_gmxx_rx_bp_offx_t;
/**
* cvmx_gmx#_rx_bp_on#
*
* GMX_RX_BP_ON = Hiwater mark for port/interface backpressure
*
*
* Notes:
* In XAUI mode, prt0 is used for checking.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_bp_onx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t mark : 9; /**< Hiwater mark (8B ticks) for backpressure.
In RGMII mode, the backpressure is given per
port. In Spi4 mode, the backpressure is for the
entire interface. GMX_RX_BP_ON must satisfy
BP_OFF <= BP_ON < (FIFO_SIZE - BP_DROP)
The reset value is half the FIFO.
Reset value RGMII mode = 0x40 (512bytes)
Reset value Spi4 mode = 0x100 (2048bytes)
A value of zero will immediately assert back
pressure. */
#else
uint64_t mark : 9;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_gmxx_rx_bp_onx_s cn30xx;
struct cvmx_gmxx_rx_bp_onx_s cn31xx;
struct cvmx_gmxx_rx_bp_onx_s cn38xx;
struct cvmx_gmxx_rx_bp_onx_s cn38xxp2;
struct cvmx_gmxx_rx_bp_onx_s cn50xx;
struct cvmx_gmxx_rx_bp_onx_s cn52xx;
struct cvmx_gmxx_rx_bp_onx_s cn52xxp1;
struct cvmx_gmxx_rx_bp_onx_s cn56xx;
struct cvmx_gmxx_rx_bp_onx_s cn56xxp1;
struct cvmx_gmxx_rx_bp_onx_s cn58xx;
struct cvmx_gmxx_rx_bp_onx_s cn58xxp1;
} cvmx_gmxx_rx_bp_onx_t;
/**
* cvmx_gmx#_rx_hg2_status
*
* ** HG2 message CSRs
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_hg2_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t phtim2go : 16; /**< Physical time to go for removal of physical link
pause. Initial value from received HiGig2 msg pkt
Non-zero only when physical back pressure active */
uint64_t xof : 16; /**< 16 bit xof back pressure vector from HiGig2 msg pkt
or from CBFC packets.
Non-zero only when logical back pressure is active
All bits will be 0 when LGTIM2GO=0 */
uint64_t lgtim2go : 16; /**< Logical packet flow back pressure time remaining
Initial value set from xof time field of HiGig2
message packet received or a function of the
enabled and current timers for CBFC packets.
Non-zero only when logical back pressure is active */
#else
uint64_t lgtim2go : 16;
uint64_t xof : 16;
uint64_t phtim2go : 16;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_rx_hg2_status_s cn52xx;
struct cvmx_gmxx_rx_hg2_status_s cn52xxp1;
struct cvmx_gmxx_rx_hg2_status_s cn56xx;
} cvmx_gmxx_rx_hg2_status_t;
/**
* cvmx_gmx#_rx_pass_en
*
* GMX_RX_PASS_EN = Packet pass through mode enable
*
* When both Octane ports are running in Spi4 mode, packets can be directly
* passed from one SPX interface to the other without being processed by the
* core or PP's. The register has one bit for each port to enable the pass
* through feature.
*
* Notes:
* (1) Can only be used in dual Spi4 configs
*
* (2) The mapped pass through output port cannot be the destination port for
* any Octane core traffic.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_pass_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t en : 16; /**< Which ports to configure in pass through mode */
#else
uint64_t en : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_rx_pass_en_s cn38xx;
struct cvmx_gmxx_rx_pass_en_s cn38xxp2;
struct cvmx_gmxx_rx_pass_en_s cn58xx;
struct cvmx_gmxx_rx_pass_en_s cn58xxp1;
} cvmx_gmxx_rx_pass_en_t;
/**
* cvmx_gmx#_rx_pass_map#
*
* GMX_RX_PASS_MAP = Packet pass through port map
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_pass_mapx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t dprt : 4; /**< Destination port to map Spi pass through traffic */
#else
uint64_t dprt : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_gmxx_rx_pass_mapx_s cn38xx;
struct cvmx_gmxx_rx_pass_mapx_s cn38xxp2;
struct cvmx_gmxx_rx_pass_mapx_s cn58xx;
struct cvmx_gmxx_rx_pass_mapx_s cn58xxp1;
} cvmx_gmxx_rx_pass_mapx_t;
/**
* cvmx_gmx#_rx_prt_info
*
* GMX_RX_PRT_INFO = Report the RX status for port
*
*
* Notes:
* In XAUI mode, only the lsb (corresponding to port0) of DROP and COMMIT are used.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_prt_info_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t drop : 16; /**< Per port indication that data was dropped
(PASS3 only) */
uint64_t commit : 16; /**< Per port indication that SOP was accepted
(PASS3 only) */
#else
uint64_t commit : 16;
uint64_t drop : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gmxx_rx_prt_info_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t drop : 3; /**< Per port indication that data was dropped */
uint64_t reserved_3_15 : 13;
uint64_t commit : 3; /**< Per port indication that SOP was accepted */
#else
uint64_t commit : 3;
uint64_t reserved_3_15 : 13;
uint64_t drop : 3;
uint64_t reserved_19_63 : 45;
#endif
} cn30xx;
struct cvmx_gmxx_rx_prt_info_cn30xx cn31xx;
struct cvmx_gmxx_rx_prt_info_s cn38xx;
struct cvmx_gmxx_rx_prt_info_cn30xx cn50xx;
struct cvmx_gmxx_rx_prt_info_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t drop : 4; /**< Per port indication that data was dropped */
uint64_t reserved_4_15 : 12;
uint64_t commit : 4; /**< Per port indication that SOP was accepted */
#else
uint64_t commit : 4;
uint64_t reserved_4_15 : 12;
uint64_t drop : 4;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_gmxx_rx_prt_info_cn52xx cn52xxp1;
struct cvmx_gmxx_rx_prt_info_cn52xx cn56xx;
struct cvmx_gmxx_rx_prt_info_cn52xx cn56xxp1;
struct cvmx_gmxx_rx_prt_info_s cn58xx;
struct cvmx_gmxx_rx_prt_info_s cn58xxp1;
} cvmx_gmxx_rx_prt_info_t;
/**
* cvmx_gmx#_rx_prts
*
* GMX_RX_PRTS = Number of FIFOs to carve the RX buffer into
*
*
* Notes:
* GMX_RX_PRTS is unused in XAUI mode since the RX buffer is always unified.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_prts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t prts : 3; /**< In RGMII mode, the RX buffer can be carved into
several logical buffers depending on the number
or implemented ports.
0 or 1 port = 512ticks / 4096bytes
2 ports = 256ticks / 2048bytes
3 or 4 ports = 128ticks / 1024bytes */
#else
uint64_t prts : 3;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_gmxx_rx_prts_s cn30xx;
struct cvmx_gmxx_rx_prts_s cn31xx;
struct cvmx_gmxx_rx_prts_s cn38xx;
struct cvmx_gmxx_rx_prts_s cn38xxp2;
struct cvmx_gmxx_rx_prts_s cn50xx;
struct cvmx_gmxx_rx_prts_s cn52xx;
struct cvmx_gmxx_rx_prts_s cn52xxp1;
struct cvmx_gmxx_rx_prts_s cn56xx;
struct cvmx_gmxx_rx_prts_s cn56xxp1;
struct cvmx_gmxx_rx_prts_s cn58xx;
struct cvmx_gmxx_rx_prts_s cn58xxp1;
} cvmx_gmxx_rx_prts_t;
/**
* cvmx_gmx#_rx_tx_status
*
* GMX_RX_TX_STATUS = GMX RX/TX Status
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_tx_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t tx : 3; /**< Transmit data since last read */
uint64_t reserved_3_3 : 1;
uint64_t rx : 3; /**< Receive data since last read */
#else
uint64_t rx : 3;
uint64_t reserved_3_3 : 1;
uint64_t tx : 3;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_gmxx_rx_tx_status_s cn30xx;
struct cvmx_gmxx_rx_tx_status_s cn31xx;
struct cvmx_gmxx_rx_tx_status_s cn50xx;
} cvmx_gmxx_rx_tx_status_t;
/**
* cvmx_gmx#_rx_xaui_bad_col
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_xaui_bad_col_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t val : 1; /**< Set when GMX_RX_INT_REG[PCTERR] is set.
(XAUI mode only) */
uint64_t state : 3; /**< When GMX_RX_INT_REG[PCTERR] is set, STATE will
conatin the receive state at the time of the
error.
(XAUI mode only) */
uint64_t lane_rxc : 4; /**< When GMX_RX_INT_REG[PCTERR] is set, LANE_RXC will
conatin the XAUI column at the time of the error.
(XAUI mode only) */
uint64_t lane_rxd : 32; /**< When GMX_RX_INT_REG[PCTERR] is set, LANE_RXD will
conatin the XAUI column at the time of the error.
(XAUI mode only) */
#else
uint64_t lane_rxd : 32;
uint64_t lane_rxc : 4;
uint64_t state : 3;
uint64_t val : 1;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_gmxx_rx_xaui_bad_col_s cn52xx;
struct cvmx_gmxx_rx_xaui_bad_col_s cn52xxp1;
struct cvmx_gmxx_rx_xaui_bad_col_s cn56xx;
struct cvmx_gmxx_rx_xaui_bad_col_s cn56xxp1;
} cvmx_gmxx_rx_xaui_bad_col_t;
/**
* cvmx_gmx#_rx_xaui_ctl
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_rx_xaui_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t status : 2; /**< Link Status
0=Link OK
1=Local Fault
2=Remote Fault
3=Reserved
(XAUI mode only) */
#else
uint64_t status : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_gmxx_rx_xaui_ctl_s cn52xx;
struct cvmx_gmxx_rx_xaui_ctl_s cn52xxp1;
struct cvmx_gmxx_rx_xaui_ctl_s cn56xx;
struct cvmx_gmxx_rx_xaui_ctl_s cn56xxp1;
} cvmx_gmxx_rx_xaui_ctl_t;
/**
* cvmx_gmx#_smac#
*
* GMX_SMAC = Packet SMAC
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_smacx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t smac : 48; /**< The SMAC field is used for generating and
accepting Control Pause packets */
#else
uint64_t smac : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_smacx_s cn30xx;
struct cvmx_gmxx_smacx_s cn31xx;
struct cvmx_gmxx_smacx_s cn38xx;
struct cvmx_gmxx_smacx_s cn38xxp2;
struct cvmx_gmxx_smacx_s cn50xx;
struct cvmx_gmxx_smacx_s cn52xx;
struct cvmx_gmxx_smacx_s cn52xxp1;
struct cvmx_gmxx_smacx_s cn56xx;
struct cvmx_gmxx_smacx_s cn56xxp1;
struct cvmx_gmxx_smacx_s cn58xx;
struct cvmx_gmxx_smacx_s cn58xxp1;
} cvmx_gmxx_smacx_t;
/**
* cvmx_gmx#_stat_bp
*
* GMX_STAT_BP = Number of cycles that the TX/Stats block has help up operation
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_stat_bp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t bp : 1; /**< Current BP state */
uint64_t cnt : 16; /**< Number of cycles that BP has been asserted
Saturating counter */
#else
uint64_t cnt : 16;
uint64_t bp : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_gmxx_stat_bp_s cn30xx;
struct cvmx_gmxx_stat_bp_s cn31xx;
struct cvmx_gmxx_stat_bp_s cn38xx;
struct cvmx_gmxx_stat_bp_s cn38xxp2;
struct cvmx_gmxx_stat_bp_s cn50xx;
struct cvmx_gmxx_stat_bp_s cn52xx;
struct cvmx_gmxx_stat_bp_s cn52xxp1;
struct cvmx_gmxx_stat_bp_s cn56xx;
struct cvmx_gmxx_stat_bp_s cn56xxp1;
struct cvmx_gmxx_stat_bp_s cn58xx;
struct cvmx_gmxx_stat_bp_s cn58xxp1;
} cvmx_gmxx_stat_bp_t;
/**
* cvmx_gmx#_tx#_append
*
* GMX_TX_APPEND = Packet TX Append Control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_append_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t force_fcs : 1; /**< Append the Ethernet FCS on each pause packet
When FCS is clear
This implies that FCS==0 and PAD==0
(PASS2 only) */
uint64_t fcs : 1; /**< Append the Ethernet FCS on each packet */
uint64_t pad : 1; /**< Append PAD bytes such that min sized */
uint64_t preamble : 1; /**< Prepend the Ethernet preamble on each transfer */
#else
uint64_t preamble : 1;
uint64_t pad : 1;
uint64_t fcs : 1;
uint64_t force_fcs : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_gmxx_txx_append_s cn30xx;
struct cvmx_gmxx_txx_append_s cn31xx;
struct cvmx_gmxx_txx_append_s cn38xx;
struct cvmx_gmxx_txx_append_s cn38xxp2;
struct cvmx_gmxx_txx_append_s cn50xx;
struct cvmx_gmxx_txx_append_s cn52xx;
struct cvmx_gmxx_txx_append_s cn52xxp1;
struct cvmx_gmxx_txx_append_s cn56xx;
struct cvmx_gmxx_txx_append_s cn56xxp1;
struct cvmx_gmxx_txx_append_s cn58xx;
struct cvmx_gmxx_txx_append_s cn58xxp1;
} cvmx_gmxx_txx_append_t;
/**
* cvmx_gmx#_tx#_burst
*
* GMX_TX_BURST = Packet TX Burst Counter
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_burst_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t burst : 16; /**< Burst (refer to 802.3 to set correctly)
10/100Mbs: 0x0
1000Mbs: 0x2000 */
#else
uint64_t burst : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_txx_burst_s cn30xx;
struct cvmx_gmxx_txx_burst_s cn31xx;
struct cvmx_gmxx_txx_burst_s cn38xx;
struct cvmx_gmxx_txx_burst_s cn38xxp2;
struct cvmx_gmxx_txx_burst_s cn50xx;
struct cvmx_gmxx_txx_burst_s cn52xx;
struct cvmx_gmxx_txx_burst_s cn52xxp1;
struct cvmx_gmxx_txx_burst_s cn56xx;
struct cvmx_gmxx_txx_burst_s cn56xxp1;
struct cvmx_gmxx_txx_burst_s cn58xx;
struct cvmx_gmxx_txx_burst_s cn58xxp1;
} cvmx_gmxx_txx_burst_t;
/**
* cvmx_gmx#_tx#_cbfc_xoff
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_cbfc_xoff_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t xoff : 16; /**< Which ports to backpressure
Do not write in HiGig2 mode i.e. when
GMX_TX_XAUI_CTL[HG_EN]=1 and
GMX_RX_UDD_SKP[SKIP]=16. */
#else
uint64_t xoff : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_txx_cbfc_xoff_s cn52xx;
struct cvmx_gmxx_txx_cbfc_xoff_s cn56xx;
} cvmx_gmxx_txx_cbfc_xoff_t;
/**
* cvmx_gmx#_tx#_cbfc_xon
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_cbfc_xon_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t xon : 16; /**< Which ports to stop backpressure
Do not write in HiGig2 mode i.e. when
GMX_TX_XAUI_CTL[HG_EN]=1 and
GMX_RX_UDD_SKP[SKIP]=16. */
#else
uint64_t xon : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_txx_cbfc_xon_s cn52xx;
struct cvmx_gmxx_txx_cbfc_xon_s cn56xx;
} cvmx_gmxx_txx_cbfc_xon_t;
/**
* cvmx_gmx#_tx#_clk
*
* Per Port
*
*
* GMX_TX_CLK = RGMII TX Clock Generation Register
*
* Notes:
* Programming Restrictions:
* (1) In RGMII mode, if GMX_PRT_CFG[SPEED]==0, then CLK_CNT must be > 1.
* (2) In MII mode, CLK_CNT == 1
* (3) In RGMII or GMII mode, if CLK_CNT==0, Octeon will not generate a tx clock.
*
* RGMII Example:
* Given a 125MHz PLL reference clock...
* CLK_CNT == 1 ==> 125.0MHz TXC clock period (8ns* 1)
* CLK_CNT == 5 ==> 25.0MHz TXC clock period (8ns* 5)
* CLK_CNT == 50 ==> 2.5MHz TXC clock period (8ns*50)
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_clk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t clk_cnt : 6; /**< Controls the RGMII TXC frequency
When PLL is used, TXC(phase) =
spi4_tx_pll_ref_clk(period)/2*CLK_CNT
When PLL bypass is used, TXC(phase) =
spi4_tx_pll_ref_clk(period)*2*CLK_CNT
NOTE: CLK_CNT==0 will not generate any clock
if CLK_CNT > 1 if GMX_PRT_CFG[SPEED]==0 */
#else
uint64_t clk_cnt : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_gmxx_txx_clk_s cn30xx;
struct cvmx_gmxx_txx_clk_s cn31xx;
struct cvmx_gmxx_txx_clk_s cn38xx;
struct cvmx_gmxx_txx_clk_s cn38xxp2;
struct cvmx_gmxx_txx_clk_s cn50xx;
struct cvmx_gmxx_txx_clk_s cn58xx;
struct cvmx_gmxx_txx_clk_s cn58xxp1;
} cvmx_gmxx_txx_clk_t;
/**
* cvmx_gmx#_tx#_ctl
*
* GMX_TX_CTL = TX Control register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t xsdef_en : 1; /**< Enables the excessive deferral check for stats
and interrupts
(PASS2 only) */
uint64_t xscol_en : 1; /**< Enables the excessive collision check for stats
and interrupts
(PASS2 only) */
#else
uint64_t xscol_en : 1;
uint64_t xsdef_en : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_gmxx_txx_ctl_s cn30xx;
struct cvmx_gmxx_txx_ctl_s cn31xx;
struct cvmx_gmxx_txx_ctl_s cn38xx;
struct cvmx_gmxx_txx_ctl_s cn38xxp2;
struct cvmx_gmxx_txx_ctl_s cn50xx;
struct cvmx_gmxx_txx_ctl_s cn52xx;
struct cvmx_gmxx_txx_ctl_s cn52xxp1;
struct cvmx_gmxx_txx_ctl_s cn56xx;
struct cvmx_gmxx_txx_ctl_s cn56xxp1;
struct cvmx_gmxx_txx_ctl_s cn58xx;
struct cvmx_gmxx_txx_ctl_s cn58xxp1;
} cvmx_gmxx_txx_ctl_t;
/**
* cvmx_gmx#_tx#_min_pkt
*
* GMX_TX_MIN_PKT = Packet TX Min Size Packet (PAD upto min size)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_min_pkt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t min_size : 8; /**< Min frame in bytes before the FCS is applied
Padding is only appened when GMX_TX_APPEND[PAD]
for the coresponding RGMII port is set. */
#else
uint64_t min_size : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_gmxx_txx_min_pkt_s cn30xx;
struct cvmx_gmxx_txx_min_pkt_s cn31xx;
struct cvmx_gmxx_txx_min_pkt_s cn38xx;
struct cvmx_gmxx_txx_min_pkt_s cn38xxp2;
struct cvmx_gmxx_txx_min_pkt_s cn50xx;
struct cvmx_gmxx_txx_min_pkt_s cn52xx;
struct cvmx_gmxx_txx_min_pkt_s cn52xxp1;
struct cvmx_gmxx_txx_min_pkt_s cn56xx;
struct cvmx_gmxx_txx_min_pkt_s cn56xxp1;
struct cvmx_gmxx_txx_min_pkt_s cn58xx;
struct cvmx_gmxx_txx_min_pkt_s cn58xxp1;
} cvmx_gmxx_txx_min_pkt_t;
/**
* cvmx_gmx#_tx#_pause_pkt_interval
*
* GMX_TX_PAUSE_PKT_INTERVAL = Packet TX Pause Packet transmission interval - how often PAUSE packets will be sent
*
*
* Notes:
* Choosing proper values of GMX_TX_PAUSE_PKT_TIME[TIME] and
* GMX_TX_PAUSE_PKT_INTERVAL[INTERVAL] can be challenging to the system
* designer. It is suggested that TIME be much greater than INTERVAL and
* GMX_TX_PAUSE_ZERO[SEND] be set. This allows a periodic refresh of the PAUSE
* count and then when the backpressure condition is lifted, a PAUSE packet
* with TIME==0 will be sent indicating that Octane is ready for additional
* data.
*
* If the system chooses to not set GMX_TX_PAUSE_ZERO[SEND], then it is
* suggested that TIME and INTERVAL are programmed such that they satisify the
* following rule...
*
* INTERVAL <= TIME - (largest_pkt_size + IFG + pause_pkt_size)
*
* where largest_pkt_size is that largest packet that the system can send
* (normally 1518B), IFG is the interframe gap and pause_pkt_size is the size
* of the PAUSE packet (normally 64B).
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_pause_pkt_interval_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t interval : 16; /**< Arbitrate for a pause packet every (INTERVAL*512)
bit-times.
Normally, 0 < INTERVAL < GMX_TX_PAUSE_PKT_TIME
INTERVAL=0, will only send a single PAUSE packet
for each backpressure event */
#else
uint64_t interval : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn30xx;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn31xx;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn38xx;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn38xxp2;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn50xx;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn52xx;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn52xxp1;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn56xx;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn56xxp1;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn58xx;
struct cvmx_gmxx_txx_pause_pkt_interval_s cn58xxp1;
} cvmx_gmxx_txx_pause_pkt_interval_t;
/**
* cvmx_gmx#_tx#_pause_pkt_time
*
* GMX_TX_PAUSE_PKT_TIME = Packet TX Pause Packet pause_time field
*
*
* Notes:
* Choosing proper values of GMX_TX_PAUSE_PKT_TIME[TIME] and
* GMX_TX_PAUSE_PKT_INTERVAL[INTERVAL] can be challenging to the system
* designer. It is suggested that TIME be much greater than INTERVAL and
* GMX_TX_PAUSE_ZERO[SEND] be set. This allows a periodic refresh of the PAUSE
* count and then when the backpressure condition is lifted, a PAUSE packet
* with TIME==0 will be sent indicating that Octane is ready for additional
* data.
*
* If the system chooses to not set GMX_TX_PAUSE_ZERO[SEND], then it is
* suggested that TIME and INTERVAL are programmed such that they satisify the
* following rule...
*
* INTERVAL <= TIME - (largest_pkt_size + IFG + pause_pkt_size)
*
* where largest_pkt_size is that largest packet that the system can send
* (normally 1518B), IFG is the interframe gap and pause_pkt_size is the size
* of the PAUSE packet (normally 64B).
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_pause_pkt_time_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t time : 16; /**< The pause_time field placed is outbnd pause pkts
pause_time is in 512 bit-times
Normally, TIME > GMX_TX_PAUSE_PKT_INTERVAL */
#else
uint64_t time : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_txx_pause_pkt_time_s cn30xx;
struct cvmx_gmxx_txx_pause_pkt_time_s cn31xx;
struct cvmx_gmxx_txx_pause_pkt_time_s cn38xx;
struct cvmx_gmxx_txx_pause_pkt_time_s cn38xxp2;
struct cvmx_gmxx_txx_pause_pkt_time_s cn50xx;
struct cvmx_gmxx_txx_pause_pkt_time_s cn52xx;
struct cvmx_gmxx_txx_pause_pkt_time_s cn52xxp1;
struct cvmx_gmxx_txx_pause_pkt_time_s cn56xx;
struct cvmx_gmxx_txx_pause_pkt_time_s cn56xxp1;
struct cvmx_gmxx_txx_pause_pkt_time_s cn58xx;
struct cvmx_gmxx_txx_pause_pkt_time_s cn58xxp1;
} cvmx_gmxx_txx_pause_pkt_time_t;
/**
* cvmx_gmx#_tx#_pause_togo
*
* GMX_TX_PAUSE_TOGO = Packet TX Amount of time remaining to backpressure
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_pause_togo_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t msg_time : 16; /**< Amount of time remaining to backpressure
From the higig2 physical message pause timer
(only valid on port0) */
uint64_t time : 16; /**< Amount of time remaining to backpressure */
#else
uint64_t time : 16;
uint64_t msg_time : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gmxx_txx_pause_togo_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t time : 16; /**< Amount of time remaining to backpressure */
#else
uint64_t time : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn30xx;
struct cvmx_gmxx_txx_pause_togo_cn30xx cn31xx;
struct cvmx_gmxx_txx_pause_togo_cn30xx cn38xx;
struct cvmx_gmxx_txx_pause_togo_cn30xx cn38xxp2;
struct cvmx_gmxx_txx_pause_togo_cn30xx cn50xx;
struct cvmx_gmxx_txx_pause_togo_s cn52xx;
struct cvmx_gmxx_txx_pause_togo_s cn52xxp1;
struct cvmx_gmxx_txx_pause_togo_s cn56xx;
struct cvmx_gmxx_txx_pause_togo_cn30xx cn56xxp1;
struct cvmx_gmxx_txx_pause_togo_cn30xx cn58xx;
struct cvmx_gmxx_txx_pause_togo_cn30xx cn58xxp1;
} cvmx_gmxx_txx_pause_togo_t;
/**
* cvmx_gmx#_tx#_pause_zero
*
* GMX_TX_PAUSE_ZERO = Packet TX Amount of time remaining to backpressure
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_pause_zero_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t send : 1; /**< When backpressure condition clear, send PAUSE
packet with pause_time of zero to enable the
channel */
#else
uint64_t send : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_gmxx_txx_pause_zero_s cn30xx;
struct cvmx_gmxx_txx_pause_zero_s cn31xx;
struct cvmx_gmxx_txx_pause_zero_s cn38xx;
struct cvmx_gmxx_txx_pause_zero_s cn38xxp2;
struct cvmx_gmxx_txx_pause_zero_s cn50xx;
struct cvmx_gmxx_txx_pause_zero_s cn52xx;
struct cvmx_gmxx_txx_pause_zero_s cn52xxp1;
struct cvmx_gmxx_txx_pause_zero_s cn56xx;
struct cvmx_gmxx_txx_pause_zero_s cn56xxp1;
struct cvmx_gmxx_txx_pause_zero_s cn58xx;
struct cvmx_gmxx_txx_pause_zero_s cn58xxp1;
} cvmx_gmxx_txx_pause_zero_t;
/**
* cvmx_gmx#_tx#_sgmii_ctl
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_sgmii_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t align : 1; /**< Align the transmission to even cycles
0 = Data can be sent on any cycle
Possible to for the TX PCS machine to drop
first byte of preamble
1 = Data will only be sent on even cycles
There will be no loss of data
(SGMII/1000Base-X only) */
#else
uint64_t align : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_gmxx_txx_sgmii_ctl_s cn52xx;
struct cvmx_gmxx_txx_sgmii_ctl_s cn52xxp1;
struct cvmx_gmxx_txx_sgmii_ctl_s cn56xx;
struct cvmx_gmxx_txx_sgmii_ctl_s cn56xxp1;
} cvmx_gmxx_txx_sgmii_ctl_t;
/**
* cvmx_gmx#_tx#_slot
*
* GMX_TX_SLOT = Packet TX Slottime Counter
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_slot_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t slot : 10; /**< Slottime (refer to 802.3 to set correctly)
10/100Mbs: 0x40
1000Mbs: 0x200 */
#else
uint64_t slot : 10;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_gmxx_txx_slot_s cn30xx;
struct cvmx_gmxx_txx_slot_s cn31xx;
struct cvmx_gmxx_txx_slot_s cn38xx;
struct cvmx_gmxx_txx_slot_s cn38xxp2;
struct cvmx_gmxx_txx_slot_s cn50xx;
struct cvmx_gmxx_txx_slot_s cn52xx;
struct cvmx_gmxx_txx_slot_s cn52xxp1;
struct cvmx_gmxx_txx_slot_s cn56xx;
struct cvmx_gmxx_txx_slot_s cn56xxp1;
struct cvmx_gmxx_txx_slot_s cn58xx;
struct cvmx_gmxx_txx_slot_s cn58xxp1;
} cvmx_gmxx_txx_slot_t;
/**
* cvmx_gmx#_tx#_soft_pause
*
* GMX_TX_SOFT_PAUSE = Packet TX Software Pause
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_soft_pause_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t time : 16; /**< Back off the TX bus for (TIME*512) bit-times */
#else
uint64_t time : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_txx_soft_pause_s cn30xx;
struct cvmx_gmxx_txx_soft_pause_s cn31xx;
struct cvmx_gmxx_txx_soft_pause_s cn38xx;
struct cvmx_gmxx_txx_soft_pause_s cn38xxp2;
struct cvmx_gmxx_txx_soft_pause_s cn50xx;
struct cvmx_gmxx_txx_soft_pause_s cn52xx;
struct cvmx_gmxx_txx_soft_pause_s cn52xxp1;
struct cvmx_gmxx_txx_soft_pause_s cn56xx;
struct cvmx_gmxx_txx_soft_pause_s cn56xxp1;
struct cvmx_gmxx_txx_soft_pause_s cn58xx;
struct cvmx_gmxx_txx_soft_pause_s cn58xxp1;
} cvmx_gmxx_txx_soft_pause_t;
/**
* cvmx_gmx#_tx#_stat0
*
* GMX_TX_STAT0 = GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t xsdef : 32; /**< Number of packets dropped (never successfully
sent) due to excessive deferal */
uint64_t xscol : 32; /**< Number of packets dropped (never successfully
sent) due to excessive collision. Defined by
GMX_TX_COL_ATTEMPT[LIMIT]. */
#else
uint64_t xscol : 32;
uint64_t xsdef : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat0_s cn30xx;
struct cvmx_gmxx_txx_stat0_s cn31xx;
struct cvmx_gmxx_txx_stat0_s cn38xx;
struct cvmx_gmxx_txx_stat0_s cn38xxp2;
struct cvmx_gmxx_txx_stat0_s cn50xx;
struct cvmx_gmxx_txx_stat0_s cn52xx;
struct cvmx_gmxx_txx_stat0_s cn52xxp1;
struct cvmx_gmxx_txx_stat0_s cn56xx;
struct cvmx_gmxx_txx_stat0_s cn56xxp1;
struct cvmx_gmxx_txx_stat0_s cn58xx;
struct cvmx_gmxx_txx_stat0_s cn58xxp1;
} cvmx_gmxx_txx_stat0_t;
/**
* cvmx_gmx#_tx#_stat1
*
* GMX_TX_STAT1 = GMX_TX_STATS_SCOL / GMX_TX_STATS_MCOL
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t scol : 32; /**< Number of packets sent with a single collision */
uint64_t mcol : 32; /**< Number of packets sent with multiple collisions
but < GMX_TX_COL_ATTEMPT[LIMIT]. */
#else
uint64_t mcol : 32;
uint64_t scol : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat1_s cn30xx;
struct cvmx_gmxx_txx_stat1_s cn31xx;
struct cvmx_gmxx_txx_stat1_s cn38xx;
struct cvmx_gmxx_txx_stat1_s cn38xxp2;
struct cvmx_gmxx_txx_stat1_s cn50xx;
struct cvmx_gmxx_txx_stat1_s cn52xx;
struct cvmx_gmxx_txx_stat1_s cn52xxp1;
struct cvmx_gmxx_txx_stat1_s cn56xx;
struct cvmx_gmxx_txx_stat1_s cn56xxp1;
struct cvmx_gmxx_txx_stat1_s cn58xx;
struct cvmx_gmxx_txx_stat1_s cn58xxp1;
} cvmx_gmxx_txx_stat1_t;
/**
* cvmx_gmx#_tx#_stat2
*
* GMX_TX_STAT2 = GMX_TX_STATS_OCTS
*
*
* Notes:
* - Octect counts are the sum of all data transmitted on the wire including
* packet data, pad bytes, fcs bytes, pause bytes, and jam bytes. The octect
* counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t octs : 48; /**< Number of total octets sent on the interface.
Does not count octets from frames that were
truncated due to collisions in halfdup mode. */
#else
uint64_t octs : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_txx_stat2_s cn30xx;
struct cvmx_gmxx_txx_stat2_s cn31xx;
struct cvmx_gmxx_txx_stat2_s cn38xx;
struct cvmx_gmxx_txx_stat2_s cn38xxp2;
struct cvmx_gmxx_txx_stat2_s cn50xx;
struct cvmx_gmxx_txx_stat2_s cn52xx;
struct cvmx_gmxx_txx_stat2_s cn52xxp1;
struct cvmx_gmxx_txx_stat2_s cn56xx;
struct cvmx_gmxx_txx_stat2_s cn56xxp1;
struct cvmx_gmxx_txx_stat2_s cn58xx;
struct cvmx_gmxx_txx_stat2_s cn58xxp1;
} cvmx_gmxx_txx_stat2_t;
/**
* cvmx_gmx#_tx#_stat3
*
* GMX_TX_STAT3 = GMX_TX_STATS_PKTS
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t pkts : 32; /**< Number of total frames sent on the interface.
Does not count frames that were truncated due to
collisions in halfdup mode. */
#else
uint64_t pkts : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat3_s cn30xx;
struct cvmx_gmxx_txx_stat3_s cn31xx;
struct cvmx_gmxx_txx_stat3_s cn38xx;
struct cvmx_gmxx_txx_stat3_s cn38xxp2;
struct cvmx_gmxx_txx_stat3_s cn50xx;
struct cvmx_gmxx_txx_stat3_s cn52xx;
struct cvmx_gmxx_txx_stat3_s cn52xxp1;
struct cvmx_gmxx_txx_stat3_s cn56xx;
struct cvmx_gmxx_txx_stat3_s cn56xxp1;
struct cvmx_gmxx_txx_stat3_s cn58xx;
struct cvmx_gmxx_txx_stat3_s cn58xxp1;
} cvmx_gmxx_txx_stat3_t;
/**
* cvmx_gmx#_tx#_stat4
*
* GMX_TX_STAT4 = GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64)
*
*
* Notes:
* - Packet length is the sum of all data transmitted on the wire for the given
* packet including packet data, pad bytes, fcs bytes, pause bytes, and jam
* bytes. The octect counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t hist1 : 32; /**< Number of packets sent with an octet count of 64. */
uint64_t hist0 : 32; /**< Number of packets sent with an octet count
of < 64. */
#else
uint64_t hist0 : 32;
uint64_t hist1 : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat4_s cn30xx;
struct cvmx_gmxx_txx_stat4_s cn31xx;
struct cvmx_gmxx_txx_stat4_s cn38xx;
struct cvmx_gmxx_txx_stat4_s cn38xxp2;
struct cvmx_gmxx_txx_stat4_s cn50xx;
struct cvmx_gmxx_txx_stat4_s cn52xx;
struct cvmx_gmxx_txx_stat4_s cn52xxp1;
struct cvmx_gmxx_txx_stat4_s cn56xx;
struct cvmx_gmxx_txx_stat4_s cn56xxp1;
struct cvmx_gmxx_txx_stat4_s cn58xx;
struct cvmx_gmxx_txx_stat4_s cn58xxp1;
} cvmx_gmxx_txx_stat4_t;
/**
* cvmx_gmx#_tx#_stat5
*
* GMX_TX_STAT5 = GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127)
*
*
* Notes:
* - Packet length is the sum of all data transmitted on the wire for the given
* packet including packet data, pad bytes, fcs bytes, pause bytes, and jam
* bytes. The octect counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t hist3 : 32; /**< Number of packets sent with an octet count of
128 - 255. */
uint64_t hist2 : 32; /**< Number of packets sent with an octet count of
65 - 127. */
#else
uint64_t hist2 : 32;
uint64_t hist3 : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat5_s cn30xx;
struct cvmx_gmxx_txx_stat5_s cn31xx;
struct cvmx_gmxx_txx_stat5_s cn38xx;
struct cvmx_gmxx_txx_stat5_s cn38xxp2;
struct cvmx_gmxx_txx_stat5_s cn50xx;
struct cvmx_gmxx_txx_stat5_s cn52xx;
struct cvmx_gmxx_txx_stat5_s cn52xxp1;
struct cvmx_gmxx_txx_stat5_s cn56xx;
struct cvmx_gmxx_txx_stat5_s cn56xxp1;
struct cvmx_gmxx_txx_stat5_s cn58xx;
struct cvmx_gmxx_txx_stat5_s cn58xxp1;
} cvmx_gmxx_txx_stat5_t;
/**
* cvmx_gmx#_tx#_stat6
*
* GMX_TX_STAT6 = GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511)
*
*
* Notes:
* - Packet length is the sum of all data transmitted on the wire for the given
* packet including packet data, pad bytes, fcs bytes, pause bytes, and jam
* bytes. The octect counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t hist5 : 32; /**< Number of packets sent with an octet count of
512 - 1023. */
uint64_t hist4 : 32; /**< Number of packets sent with an octet count of
256 - 511. */
#else
uint64_t hist4 : 32;
uint64_t hist5 : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat6_s cn30xx;
struct cvmx_gmxx_txx_stat6_s cn31xx;
struct cvmx_gmxx_txx_stat6_s cn38xx;
struct cvmx_gmxx_txx_stat6_s cn38xxp2;
struct cvmx_gmxx_txx_stat6_s cn50xx;
struct cvmx_gmxx_txx_stat6_s cn52xx;
struct cvmx_gmxx_txx_stat6_s cn52xxp1;
struct cvmx_gmxx_txx_stat6_s cn56xx;
struct cvmx_gmxx_txx_stat6_s cn56xxp1;
struct cvmx_gmxx_txx_stat6_s cn58xx;
struct cvmx_gmxx_txx_stat6_s cn58xxp1;
} cvmx_gmxx_txx_stat6_t;
/**
* cvmx_gmx#_tx#_stat7
*
* GMX_TX_STAT7 = GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518)
*
*
* Notes:
* - Packet length is the sum of all data transmitted on the wire for the given
* packet including packet data, pad bytes, fcs bytes, pause bytes, and jam
* bytes. The octect counts do not include PREAMBLE byte or EXTEND cycles.
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat7_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t hist7 : 32; /**< Number of packets sent with an octet count
of > 1518. */
uint64_t hist6 : 32; /**< Number of packets sent with an octet count of
1024 - 1518. */
#else
uint64_t hist6 : 32;
uint64_t hist7 : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat7_s cn30xx;
struct cvmx_gmxx_txx_stat7_s cn31xx;
struct cvmx_gmxx_txx_stat7_s cn38xx;
struct cvmx_gmxx_txx_stat7_s cn38xxp2;
struct cvmx_gmxx_txx_stat7_s cn50xx;
struct cvmx_gmxx_txx_stat7_s cn52xx;
struct cvmx_gmxx_txx_stat7_s cn52xxp1;
struct cvmx_gmxx_txx_stat7_s cn56xx;
struct cvmx_gmxx_txx_stat7_s cn56xxp1;
struct cvmx_gmxx_txx_stat7_s cn58xx;
struct cvmx_gmxx_txx_stat7_s cn58xxp1;
} cvmx_gmxx_txx_stat7_t;
/**
* cvmx_gmx#_tx#_stat8
*
* GMX_TX_STAT8 = GMX_TX_STATS_MCST / GMX_TX_STATS_BCST
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
* - Note, GMX determines if the packet is MCST or BCST from the DMAC of the
* packet. GMX assumes that the DMAC lies in the first 6 bytes of the packet
* as per the 802.3 frame definition. If the system requires additional data
* before the L2 header, then the MCST and BCST counters may not reflect
* reality and should be ignored by software.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat8_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mcst : 32; /**< Number of packets sent to multicast DMAC.
Does not include BCST packets. */
uint64_t bcst : 32; /**< Number of packets sent to broadcast DMAC.
Does not include MCST packets. */
#else
uint64_t bcst : 32;
uint64_t mcst : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat8_s cn30xx;
struct cvmx_gmxx_txx_stat8_s cn31xx;
struct cvmx_gmxx_txx_stat8_s cn38xx;
struct cvmx_gmxx_txx_stat8_s cn38xxp2;
struct cvmx_gmxx_txx_stat8_s cn50xx;
struct cvmx_gmxx_txx_stat8_s cn52xx;
struct cvmx_gmxx_txx_stat8_s cn52xxp1;
struct cvmx_gmxx_txx_stat8_s cn56xx;
struct cvmx_gmxx_txx_stat8_s cn56xxp1;
struct cvmx_gmxx_txx_stat8_s cn58xx;
struct cvmx_gmxx_txx_stat8_s cn58xxp1;
} cvmx_gmxx_txx_stat8_t;
/**
* cvmx_gmx#_tx#_stat9
*
* GMX_TX_STAT9 = GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL
*
*
* Notes:
* - Cleared either by a write (of any value) or a read when GMX_TX_STATS_CTL[RD_CLR] is set
* - Counters will wrap
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stat9_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t undflw : 32; /**< Number of underflow packets */
uint64_t ctl : 32; /**< Number of Control packets (PAUSE flow control)
generated by GMX. It does not include control
packets forwarded or generated by the PP's. */
#else
uint64_t ctl : 32;
uint64_t undflw : 32;
#endif
} s;
struct cvmx_gmxx_txx_stat9_s cn30xx;
struct cvmx_gmxx_txx_stat9_s cn31xx;
struct cvmx_gmxx_txx_stat9_s cn38xx;
struct cvmx_gmxx_txx_stat9_s cn38xxp2;
struct cvmx_gmxx_txx_stat9_s cn50xx;
struct cvmx_gmxx_txx_stat9_s cn52xx;
struct cvmx_gmxx_txx_stat9_s cn52xxp1;
struct cvmx_gmxx_txx_stat9_s cn56xx;
struct cvmx_gmxx_txx_stat9_s cn56xxp1;
struct cvmx_gmxx_txx_stat9_s cn58xx;
struct cvmx_gmxx_txx_stat9_s cn58xxp1;
} cvmx_gmxx_txx_stat9_t;
/**
* cvmx_gmx#_tx#_stats_ctl
*
* GMX_TX_STATS_CTL = TX Stats Control register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_stats_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t rd_clr : 1; /**< Stats registers will clear on reads */
#else
uint64_t rd_clr : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_gmxx_txx_stats_ctl_s cn30xx;
struct cvmx_gmxx_txx_stats_ctl_s cn31xx;
struct cvmx_gmxx_txx_stats_ctl_s cn38xx;
struct cvmx_gmxx_txx_stats_ctl_s cn38xxp2;
struct cvmx_gmxx_txx_stats_ctl_s cn50xx;
struct cvmx_gmxx_txx_stats_ctl_s cn52xx;
struct cvmx_gmxx_txx_stats_ctl_s cn52xxp1;
struct cvmx_gmxx_txx_stats_ctl_s cn56xx;
struct cvmx_gmxx_txx_stats_ctl_s cn56xxp1;
struct cvmx_gmxx_txx_stats_ctl_s cn58xx;
struct cvmx_gmxx_txx_stats_ctl_s cn58xxp1;
} cvmx_gmxx_txx_stats_ctl_t;
/**
* cvmx_gmx#_tx#_thresh
*
* Per Port
*
*
* GMX_TX_THRESH = Packet TX Threshold
*
* Notes:
* In XAUI mode, prt0 is used for checking. Since XAUI mode uses a single TX FIFO and is higher data rate, recommended value is 0x80.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_txx_thresh_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t cnt : 9; /**< Number of 16B ticks to accumulate in the TX FIFO
before sending on the RGMII interface
This register should be large enough to prevent
underflow on the RGMII interface and must never
be set to zero. This register cannot exceed the
the TX FIFO depth which is...
GMX_TX_PRTS==0,1: CNT MAX = 0x100
GMX_TX_PRTS==2 : CNT MAX = 0x080
GMX_TX_PRTS==3,4: CNT MAX = 0x040 */
#else
uint64_t cnt : 9;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_gmxx_txx_thresh_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t cnt : 7; /**< Number of 16B ticks to accumulate in the TX FIFO
before sending on the RGMII interface
This register should be large enough to prevent
underflow on the RGMII interface and must never
be set below 4. This register cannot exceed the
the TX FIFO depth which is 64 16B entries. */
#else
uint64_t cnt : 7;
uint64_t reserved_7_63 : 57;
#endif
} cn30xx;
struct cvmx_gmxx_txx_thresh_cn30xx cn31xx;
struct cvmx_gmxx_txx_thresh_s cn38xx;
struct cvmx_gmxx_txx_thresh_s cn38xxp2;
struct cvmx_gmxx_txx_thresh_cn30xx cn50xx;
struct cvmx_gmxx_txx_thresh_s cn52xx;
struct cvmx_gmxx_txx_thresh_s cn52xxp1;
struct cvmx_gmxx_txx_thresh_s cn56xx;
struct cvmx_gmxx_txx_thresh_s cn56xxp1;
struct cvmx_gmxx_txx_thresh_s cn58xx;
struct cvmx_gmxx_txx_thresh_s cn58xxp1;
} cvmx_gmxx_txx_thresh_t;
/**
* cvmx_gmx#_tx_bp
*
* GMX_TX_BP = Packet Interface TX BackPressure Register
*
*
* Notes:
* In XAUI mode, only the lsb (corresponding to port0) of BP is used.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_bp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t bp : 4; /**< Per port BackPressure status
0=Port is available
1=Port should be back pressured */
#else
uint64_t bp : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_gmxx_tx_bp_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t bp : 3; /**< Per port BackPressure status
0=Port is available
1=Port should be back pressured */
#else
uint64_t bp : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_gmxx_tx_bp_cn30xx cn31xx;
struct cvmx_gmxx_tx_bp_s cn38xx;
struct cvmx_gmxx_tx_bp_s cn38xxp2;
struct cvmx_gmxx_tx_bp_cn30xx cn50xx;
struct cvmx_gmxx_tx_bp_s cn52xx;
struct cvmx_gmxx_tx_bp_s cn52xxp1;
struct cvmx_gmxx_tx_bp_s cn56xx;
struct cvmx_gmxx_tx_bp_s cn56xxp1;
struct cvmx_gmxx_tx_bp_s cn58xx;
struct cvmx_gmxx_tx_bp_s cn58xxp1;
} cvmx_gmxx_tx_bp_t;
/**
* cvmx_gmx#_tx_clk_msk#
*
* GMX_TX_CLK_MSK = GMX Clock Select
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_clk_mskx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t msk : 1; /**< Write this bit to a 1 when switching clks */
#else
uint64_t msk : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_gmxx_tx_clk_mskx_s cn30xx;
struct cvmx_gmxx_tx_clk_mskx_s cn50xx;
} cvmx_gmxx_tx_clk_mskx_t;
/**
* cvmx_gmx#_tx_col_attempt
*
* GMX_TX_COL_ATTEMPT = Packet TX collision attempts before dropping frame
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_col_attempt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t limit : 5; /**< Collision Attempts */
#else
uint64_t limit : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_gmxx_tx_col_attempt_s cn30xx;
struct cvmx_gmxx_tx_col_attempt_s cn31xx;
struct cvmx_gmxx_tx_col_attempt_s cn38xx;
struct cvmx_gmxx_tx_col_attempt_s cn38xxp2;
struct cvmx_gmxx_tx_col_attempt_s cn50xx;
struct cvmx_gmxx_tx_col_attempt_s cn52xx;
struct cvmx_gmxx_tx_col_attempt_s cn52xxp1;
struct cvmx_gmxx_tx_col_attempt_s cn56xx;
struct cvmx_gmxx_tx_col_attempt_s cn56xxp1;
struct cvmx_gmxx_tx_col_attempt_s cn58xx;
struct cvmx_gmxx_tx_col_attempt_s cn58xxp1;
} cvmx_gmxx_tx_col_attempt_t;
/**
* cvmx_gmx#_tx_corrupt
*
* GMX_TX_CORRUPT = TX - Corrupt TX packets with the ERR bit set
*
*
* Notes:
* Packets sent from PKO with the ERR wire asserted will be corrupted by
* the transmitter if CORRUPT[prt] is set (XAUI uses prt==0).
*
* Corruption means that GMX will send a bad FCS value. If GMX_TX_APPEND[FCS]
* is clear then no FCS is sent and the GMX cannot corrupt it. The corrupt FCS
* value is 0xeeeeeeee for SGMII/1000Base-X and 4 bytes of the error
* propagation code in XAUI mode.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_corrupt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t corrupt : 4; /**< Per port error propagation
0=Never corrupt packets
1=Corrupt packets with ERR */
#else
uint64_t corrupt : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_gmxx_tx_corrupt_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t corrupt : 3; /**< Per port error propagation
0=Never corrupt packets
1=Corrupt packets with ERR */
#else
uint64_t corrupt : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_gmxx_tx_corrupt_cn30xx cn31xx;
struct cvmx_gmxx_tx_corrupt_s cn38xx;
struct cvmx_gmxx_tx_corrupt_s cn38xxp2;
struct cvmx_gmxx_tx_corrupt_cn30xx cn50xx;
struct cvmx_gmxx_tx_corrupt_s cn52xx;
struct cvmx_gmxx_tx_corrupt_s cn52xxp1;
struct cvmx_gmxx_tx_corrupt_s cn56xx;
struct cvmx_gmxx_tx_corrupt_s cn56xxp1;
struct cvmx_gmxx_tx_corrupt_s cn58xx;
struct cvmx_gmxx_tx_corrupt_s cn58xxp1;
} cvmx_gmxx_tx_corrupt_t;
/**
* cvmx_gmx#_tx_hg2_reg1
*
* Notes:
* The TX_XOF[15:0] field in GMX(0)_TX_HG2_REG1 and the TX_XON[15:0] field in
* GMX(0)_TX_HG2_REG2 register map to the same 16 physical flops. When written with address of
* GMX(0)_TX_HG2_REG1, it will exhibit write 1 to set behavior and when written with address of
* GMX(0)_TX_HG2_REG2, it will exhibit write 1 to clear behavior.
* For reads, either address will return the $GMX(0)_TX_HG2_REG1 values.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_hg2_reg1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t tx_xof : 16; /**< TX HiGig2 message for logical link pause when any
bit value changes
Only write in HiGig2 mode i.e. when
GMX_TX_XAUI_CTL[HG_EN]=1 and
GMX_RX_UDD_SKP[SKIP]=16. */
#else
uint64_t tx_xof : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_tx_hg2_reg1_s cn52xx;
struct cvmx_gmxx_tx_hg2_reg1_s cn52xxp1;
struct cvmx_gmxx_tx_hg2_reg1_s cn56xx;
} cvmx_gmxx_tx_hg2_reg1_t;
/**
* cvmx_gmx#_tx_hg2_reg2
*
* Notes:
* The TX_XOF[15:0] field in GMX(0)_TX_HG2_REG1 and the TX_XON[15:0] field in
* GMX(0)_TX_HG2_REG2 register map to the same 16 physical flops. When written with address of
* GMX(0)_TX_HG2_REG1, it will exhibit write 1 to set behavior and when written with address of
* GMX(0)_TX_HG2_REG2, it will exhibit write 1 to clear behavior.
* For reads, either address will return the $GMX(0)_TX_HG2_REG1 values.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_hg2_reg2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t tx_xon : 16; /**< TX HiGig2 message for logical link pause when any
bit value changes
Only write in HiGig2 mode i.e. when
GMX_TX_XAUI_CTL[HG_EN]=1 and
GMX_RX_UDD_SKP[SKIP]=16. */
#else
uint64_t tx_xon : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_tx_hg2_reg2_s cn52xx;
struct cvmx_gmxx_tx_hg2_reg2_s cn52xxp1;
struct cvmx_gmxx_tx_hg2_reg2_s cn56xx;
} cvmx_gmxx_tx_hg2_reg2_t;
/**
* cvmx_gmx#_tx_ifg
*
* GMX_TX_IFG = Packet TX Interframe Gap
*
*
* Notes:
* * Programming IFG1 and IFG2.
*
* For 10/100/1000Mbs half-duplex systems that require IEEE 802.3
* compatibility, IFG1 must be in the range of 1-8, IFG2 must be in the range
* of 4-12, and the IFG1+IFG2 sum must be 12.
*
* For 10/100/1000Mbs full-duplex systems that require IEEE 802.3
* compatibility, IFG1 must be in the range of 1-11, IFG2 must be in the range
* of 1-11, and the IFG1+IFG2 sum must be 12.
*
* For XAUI/10Gbs systems that require IEEE 802.3 compatibility, the
* IFG1+IFG2 sum must be 12. IFG1[1:0] and IFG2[1:0] must be zero.
*
* For all other systems, IFG1 and IFG2 can be any value in the range of
* 1-15. Allowing for a total possible IFG sum of 2-30.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_ifg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t ifg2 : 4; /**< 1/3 of the interframe gap timing (in IFG2*8 bits)
If CRS is detected during IFG2, then the
interFrameSpacing timer is not reset and a frame
is transmited once the timer expires. */
uint64_t ifg1 : 4; /**< 2/3 of the interframe gap timing (in IFG1*8 bits)
If CRS is detected during IFG1, then the
interFrameSpacing timer is reset and a frame is
not transmited. */
#else
uint64_t ifg1 : 4;
uint64_t ifg2 : 4;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_gmxx_tx_ifg_s cn30xx;
struct cvmx_gmxx_tx_ifg_s cn31xx;
struct cvmx_gmxx_tx_ifg_s cn38xx;
struct cvmx_gmxx_tx_ifg_s cn38xxp2;
struct cvmx_gmxx_tx_ifg_s cn50xx;
struct cvmx_gmxx_tx_ifg_s cn52xx;
struct cvmx_gmxx_tx_ifg_s cn52xxp1;
struct cvmx_gmxx_tx_ifg_s cn56xx;
struct cvmx_gmxx_tx_ifg_s cn56xxp1;
struct cvmx_gmxx_tx_ifg_s cn58xx;
struct cvmx_gmxx_tx_ifg_s cn58xxp1;
} cvmx_gmxx_tx_ifg_t;
/**
* cvmx_gmx#_tx_int_en
*
* GMX_TX_INT_EN = Interrupt Enable
*
*
* Notes:
* In XAUI mode, only the lsb (corresponding to port0) of UNDFLW is used.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t late_col : 4; /**< TX Late Collision
(PASS3 only) */
uint64_t xsdef : 4; /**< TX Excessive deferral (RGMII/halfdup mode only)
(PASS2 only) */
uint64_t xscol : 4; /**< TX Excessive collisions (RGMII/halfdup mode only)
(PASS2 only) */
uint64_t reserved_6_7 : 2;
uint64_t undflw : 4; /**< TX Underflow (RGMII mode only) */
uint64_t ncb_nxa : 1; /**< Port address out-of-range from NCB Interface */
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t ncb_nxa : 1;
uint64_t undflw : 4;
uint64_t reserved_6_7 : 2;
uint64_t xscol : 4;
uint64_t xsdef : 4;
uint64_t late_col : 4;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_gmxx_tx_int_en_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t late_col : 3; /**< TX Late Collision */
uint64_t reserved_15_15 : 1;
uint64_t xsdef : 3; /**< TX Excessive deferral (RGMII/halfdup mode only) */
uint64_t reserved_11_11 : 1;
uint64_t xscol : 3; /**< TX Excessive collisions (RGMII/halfdup mode only) */
uint64_t reserved_5_7 : 3;
uint64_t undflw : 3; /**< TX Underflow (RGMII mode only) */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 3;
uint64_t reserved_5_7 : 3;
uint64_t xscol : 3;
uint64_t reserved_11_11 : 1;
uint64_t xsdef : 3;
uint64_t reserved_15_15 : 1;
uint64_t late_col : 3;
uint64_t reserved_19_63 : 45;
#endif
} cn30xx;
struct cvmx_gmxx_tx_int_en_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t xsdef : 3; /**< TX Excessive deferral (RGMII/halfdup mode only) */
uint64_t reserved_11_11 : 1;
uint64_t xscol : 3; /**< TX Excessive collisions (RGMII/halfdup mode only) */
uint64_t reserved_5_7 : 3;
uint64_t undflw : 3; /**< TX Underflow (RGMII mode only) */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 3;
uint64_t reserved_5_7 : 3;
uint64_t xscol : 3;
uint64_t reserved_11_11 : 1;
uint64_t xsdef : 3;
uint64_t reserved_15_63 : 49;
#endif
} cn31xx;
struct cvmx_gmxx_tx_int_en_s cn38xx;
struct cvmx_gmxx_tx_int_en_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t xsdef : 4; /**< TX Excessive deferral (RGMII/halfdup mode only)
(PASS2 only) */
uint64_t xscol : 4; /**< TX Excessive collisions (RGMII/halfdup mode only)
(PASS2 only) */
uint64_t reserved_6_7 : 2;
uint64_t undflw : 4; /**< TX Underflow (RGMII mode only) */
uint64_t ncb_nxa : 1; /**< Port address out-of-range from NCB Interface */
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t ncb_nxa : 1;
uint64_t undflw : 4;
uint64_t reserved_6_7 : 2;
uint64_t xscol : 4;
uint64_t xsdef : 4;
uint64_t reserved_16_63 : 48;
#endif
} cn38xxp2;
struct cvmx_gmxx_tx_int_en_cn30xx cn50xx;
struct cvmx_gmxx_tx_int_en_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t late_col : 4; /**< TX Late Collision
(SGMII/1000Base-X half-duplex only) */
uint64_t xsdef : 4; /**< TX Excessive deferral
(SGMII/1000Base-X half-duplex only) */
uint64_t xscol : 4; /**< TX Excessive collisions
(SGMII/1000Base-X half-duplex only) */
uint64_t reserved_6_7 : 2;
uint64_t undflw : 4; /**< TX Underflow */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 4;
uint64_t reserved_6_7 : 2;
uint64_t xscol : 4;
uint64_t xsdef : 4;
uint64_t late_col : 4;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_gmxx_tx_int_en_cn52xx cn52xxp1;
struct cvmx_gmxx_tx_int_en_cn52xx cn56xx;
struct cvmx_gmxx_tx_int_en_cn52xx cn56xxp1;
struct cvmx_gmxx_tx_int_en_s cn58xx;
struct cvmx_gmxx_tx_int_en_s cn58xxp1;
} cvmx_gmxx_tx_int_en_t;
/**
* cvmx_gmx#_tx_int_reg
*
* GMX_TX_INT_REG = Interrupt Register
*
*
* Notes:
* In XAUI mode, only the lsb (corresponding to port0) of UNDFLW is used.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t late_col : 4; /**< TX Late Collision
(PASS3 only) */
uint64_t xsdef : 4; /**< TX Excessive deferral (RGMII/halfdup mode only)
(PASS2 only) */
uint64_t xscol : 4; /**< TX Excessive collisions (RGMII/halfdup mode only)
(PASS2 only) */
uint64_t reserved_6_7 : 2;
uint64_t undflw : 4; /**< TX Underflow (RGMII mode only) */
uint64_t ncb_nxa : 1; /**< Port address out-of-range from NCB Interface */
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t ncb_nxa : 1;
uint64_t undflw : 4;
uint64_t reserved_6_7 : 2;
uint64_t xscol : 4;
uint64_t xsdef : 4;
uint64_t late_col : 4;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_gmxx_tx_int_reg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t late_col : 3; /**< TX Late Collision */
uint64_t reserved_15_15 : 1;
uint64_t xsdef : 3; /**< TX Excessive deferral (RGMII/halfdup mode only) */
uint64_t reserved_11_11 : 1;
uint64_t xscol : 3; /**< TX Excessive collisions (RGMII/halfdup mode only) */
uint64_t reserved_5_7 : 3;
uint64_t undflw : 3; /**< TX Underflow (RGMII mode only) */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 3;
uint64_t reserved_5_7 : 3;
uint64_t xscol : 3;
uint64_t reserved_11_11 : 1;
uint64_t xsdef : 3;
uint64_t reserved_15_15 : 1;
uint64_t late_col : 3;
uint64_t reserved_19_63 : 45;
#endif
} cn30xx;
struct cvmx_gmxx_tx_int_reg_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t xsdef : 3; /**< TX Excessive deferral (RGMII/halfdup mode only) */
uint64_t reserved_11_11 : 1;
uint64_t xscol : 3; /**< TX Excessive collisions (RGMII/halfdup mode only) */
uint64_t reserved_5_7 : 3;
uint64_t undflw : 3; /**< TX Underflow (RGMII mode only) */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 3;
uint64_t reserved_5_7 : 3;
uint64_t xscol : 3;
uint64_t reserved_11_11 : 1;
uint64_t xsdef : 3;
uint64_t reserved_15_63 : 49;
#endif
} cn31xx;
struct cvmx_gmxx_tx_int_reg_s cn38xx;
struct cvmx_gmxx_tx_int_reg_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t xsdef : 4; /**< TX Excessive deferral (RGMII/halfdup mode only)
(PASS2 only) */
uint64_t xscol : 4; /**< TX Excessive collisions (RGMII/halfdup mode only)
(PASS2 only) */
uint64_t reserved_6_7 : 2;
uint64_t undflw : 4; /**< TX Underflow (RGMII mode only) */
uint64_t ncb_nxa : 1; /**< Port address out-of-range from NCB Interface */
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t ncb_nxa : 1;
uint64_t undflw : 4;
uint64_t reserved_6_7 : 2;
uint64_t xscol : 4;
uint64_t xsdef : 4;
uint64_t reserved_16_63 : 48;
#endif
} cn38xxp2;
struct cvmx_gmxx_tx_int_reg_cn30xx cn50xx;
struct cvmx_gmxx_tx_int_reg_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t late_col : 4; /**< TX Late Collision
(SGMII/1000Base-X half-duplex only) */
uint64_t xsdef : 4; /**< TX Excessive deferral
(SGMII/1000Base-X half-duplex only) */
uint64_t xscol : 4; /**< TX Excessive collisions
(SGMII/1000Base-X half-duplex only) */
uint64_t reserved_6_7 : 2;
uint64_t undflw : 4; /**< TX Underflow */
uint64_t reserved_1_1 : 1;
uint64_t pko_nxa : 1; /**< Port address out-of-range from PKO Interface */
#else
uint64_t pko_nxa : 1;
uint64_t reserved_1_1 : 1;
uint64_t undflw : 4;
uint64_t reserved_6_7 : 2;
uint64_t xscol : 4;
uint64_t xsdef : 4;
uint64_t late_col : 4;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_gmxx_tx_int_reg_cn52xx cn52xxp1;
struct cvmx_gmxx_tx_int_reg_cn52xx cn56xx;
struct cvmx_gmxx_tx_int_reg_cn52xx cn56xxp1;
struct cvmx_gmxx_tx_int_reg_s cn58xx;
struct cvmx_gmxx_tx_int_reg_s cn58xxp1;
} cvmx_gmxx_tx_int_reg_t;
/**
* cvmx_gmx#_tx_jam
*
* GMX_TX_JAM = Packet TX Jam Pattern
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_jam_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t jam : 8; /**< Jam pattern */
#else
uint64_t jam : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_gmxx_tx_jam_s cn30xx;
struct cvmx_gmxx_tx_jam_s cn31xx;
struct cvmx_gmxx_tx_jam_s cn38xx;
struct cvmx_gmxx_tx_jam_s cn38xxp2;
struct cvmx_gmxx_tx_jam_s cn50xx;
struct cvmx_gmxx_tx_jam_s cn52xx;
struct cvmx_gmxx_tx_jam_s cn52xxp1;
struct cvmx_gmxx_tx_jam_s cn56xx;
struct cvmx_gmxx_tx_jam_s cn56xxp1;
struct cvmx_gmxx_tx_jam_s cn58xx;
struct cvmx_gmxx_tx_jam_s cn58xxp1;
} cvmx_gmxx_tx_jam_t;
/**
* cvmx_gmx#_tx_lfsr
*
* GMX_TX_LFSR = LFSR used to implement truncated binary exponential backoff
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_lfsr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t lfsr : 16; /**< The current state of the LFSR used to feed random
numbers to compute truncated binary exponential
backoff. */
#else
uint64_t lfsr : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_tx_lfsr_s cn30xx;
struct cvmx_gmxx_tx_lfsr_s cn31xx;
struct cvmx_gmxx_tx_lfsr_s cn38xx;
struct cvmx_gmxx_tx_lfsr_s cn38xxp2;
struct cvmx_gmxx_tx_lfsr_s cn50xx;
struct cvmx_gmxx_tx_lfsr_s cn52xx;
struct cvmx_gmxx_tx_lfsr_s cn52xxp1;
struct cvmx_gmxx_tx_lfsr_s cn56xx;
struct cvmx_gmxx_tx_lfsr_s cn56xxp1;
struct cvmx_gmxx_tx_lfsr_s cn58xx;
struct cvmx_gmxx_tx_lfsr_s cn58xxp1;
} cvmx_gmxx_tx_lfsr_t;
/**
* cvmx_gmx#_tx_ovr_bp
*
* GMX_TX_OVR_BP = Packet Interface TX Override BackPressure
*
*
* Notes:
* In XAUI mode, only the lsb (corresponding to port0) of EN, BP, and IGN_FULL are used.
*
* GMX*_TX_OVR_BP[EN<0>] must be set to one and GMX*_TX_OVR_BP[BP<0>] must be cleared to zero
* (to forcibly disable HW-automatic 802.3 pause packet generation) with the HiGig2 Protocol
* when GMX*_HG2_CONTROL[HG2TX_EN]=0. (The HiGig2 protocol is indicated by
* GMX*_TX_XAUI_CTL[HG_EN]=1 and GMX*_RX0_UDD_SKP[LEN]=16.) HW can only auto-generate backpressure
* through HiGig2 messages (optionally, when GMX*_HG2_CONTROL[HG2TX_EN]=1) with the HiGig2
* protocol.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_ovr_bp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t tx_prt_bp : 16; /**< Per port BP sent to PKO
0=Port is available
1=Port should be back pressured */
uint64_t reserved_12_31 : 20;
uint64_t en : 4; /**< Per port Enable back pressure override */
uint64_t bp : 4; /**< Per port BackPressure status to use
0=Port is available
1=Port should be back pressured */
uint64_t ign_full : 4; /**< Ignore the RX FIFO full when computing BP */
#else
uint64_t ign_full : 4;
uint64_t bp : 4;
uint64_t en : 4;
uint64_t reserved_12_31 : 20;
uint64_t tx_prt_bp : 16;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_tx_ovr_bp_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t en : 3; /**< Per port Enable back pressure override */
uint64_t reserved_7_7 : 1;
uint64_t bp : 3; /**< Per port BackPressure status to use
0=Port is available
1=Port should be back pressured */
uint64_t reserved_3_3 : 1;
uint64_t ign_full : 3; /**< Ignore the RX FIFO full when computing BP */
#else
uint64_t ign_full : 3;
uint64_t reserved_3_3 : 1;
uint64_t bp : 3;
uint64_t reserved_7_7 : 1;
uint64_t en : 3;
uint64_t reserved_11_63 : 53;
#endif
} cn30xx;
struct cvmx_gmxx_tx_ovr_bp_cn30xx cn31xx;
struct cvmx_gmxx_tx_ovr_bp_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t en : 4; /**< Per port Enable back pressure override */
uint64_t bp : 4; /**< Per port BackPressure status to use
0=Port is available
1=Port should be back pressured */
uint64_t ign_full : 4; /**< Ignore the RX FIFO full when computing BP */
#else
uint64_t ign_full : 4;
uint64_t bp : 4;
uint64_t en : 4;
uint64_t reserved_12_63 : 52;
#endif
} cn38xx;
struct cvmx_gmxx_tx_ovr_bp_cn38xx cn38xxp2;
struct cvmx_gmxx_tx_ovr_bp_cn30xx cn50xx;
struct cvmx_gmxx_tx_ovr_bp_s cn52xx;
struct cvmx_gmxx_tx_ovr_bp_s cn52xxp1;
struct cvmx_gmxx_tx_ovr_bp_s cn56xx;
struct cvmx_gmxx_tx_ovr_bp_s cn56xxp1;
struct cvmx_gmxx_tx_ovr_bp_cn38xx cn58xx;
struct cvmx_gmxx_tx_ovr_bp_cn38xx cn58xxp1;
} cvmx_gmxx_tx_ovr_bp_t;
/**
* cvmx_gmx#_tx_pause_pkt_dmac
*
* GMX_TX_PAUSE_PKT_DMAC = Packet TX Pause Packet DMAC field
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_pause_pkt_dmac_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t dmac : 48; /**< The DMAC field placed is outbnd pause pkts */
#else
uint64_t dmac : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn30xx;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn31xx;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn38xx;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn38xxp2;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn50xx;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn52xx;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn52xxp1;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn56xx;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn56xxp1;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn58xx;
struct cvmx_gmxx_tx_pause_pkt_dmac_s cn58xxp1;
} cvmx_gmxx_tx_pause_pkt_dmac_t;
/**
* cvmx_gmx#_tx_pause_pkt_type
*
* GMX_TX_PAUSE_PKT_TYPE = Packet Interface TX Pause Packet TYPE field
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_pause_pkt_type_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t type : 16; /**< The TYPE field placed is outbnd pause pkts */
#else
uint64_t type : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_tx_pause_pkt_type_s cn30xx;
struct cvmx_gmxx_tx_pause_pkt_type_s cn31xx;
struct cvmx_gmxx_tx_pause_pkt_type_s cn38xx;
struct cvmx_gmxx_tx_pause_pkt_type_s cn38xxp2;
struct cvmx_gmxx_tx_pause_pkt_type_s cn50xx;
struct cvmx_gmxx_tx_pause_pkt_type_s cn52xx;
struct cvmx_gmxx_tx_pause_pkt_type_s cn52xxp1;
struct cvmx_gmxx_tx_pause_pkt_type_s cn56xx;
struct cvmx_gmxx_tx_pause_pkt_type_s cn56xxp1;
struct cvmx_gmxx_tx_pause_pkt_type_s cn58xx;
struct cvmx_gmxx_tx_pause_pkt_type_s cn58xxp1;
} cvmx_gmxx_tx_pause_pkt_type_t;
/**
* cvmx_gmx#_tx_prts
*
* Common
*
*
* GMX_TX_PRTS = TX Ports
*
* Notes:
* * The value programmed for PRTS is the number of the highest architected
* port number on the interface, plus 1. For example, if port 2 is the
* highest architected port, then the programmed value should be 3 since
* there are 3 ports in the system - 0, 1, and 2.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_prts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t prts : 5; /**< Number of ports allowed on the interface */
#else
uint64_t prts : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_gmxx_tx_prts_s cn30xx;
struct cvmx_gmxx_tx_prts_s cn31xx;
struct cvmx_gmxx_tx_prts_s cn38xx;
struct cvmx_gmxx_tx_prts_s cn38xxp2;
struct cvmx_gmxx_tx_prts_s cn50xx;
struct cvmx_gmxx_tx_prts_s cn52xx;
struct cvmx_gmxx_tx_prts_s cn52xxp1;
struct cvmx_gmxx_tx_prts_s cn56xx;
struct cvmx_gmxx_tx_prts_s cn56xxp1;
struct cvmx_gmxx_tx_prts_s cn58xx;
struct cvmx_gmxx_tx_prts_s cn58xxp1;
} cvmx_gmxx_tx_prts_t;
/**
* cvmx_gmx#_tx_spi_ctl
*
* GMX_TX_SPI_CTL = Spi4 TX ModesSpi4
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_spi_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t tpa_clr : 1; /**< TPA Clear Mode
Clear credit counter when satisifed status */
uint64_t cont_pkt : 1; /**< Contiguous Packet Mode
Finish one packet before switching to another
Cannot be set in Spi4 pass-through mode */
#else
uint64_t cont_pkt : 1;
uint64_t tpa_clr : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_gmxx_tx_spi_ctl_s cn38xx;
struct cvmx_gmxx_tx_spi_ctl_s cn38xxp2;
struct cvmx_gmxx_tx_spi_ctl_s cn58xx;
struct cvmx_gmxx_tx_spi_ctl_s cn58xxp1;
} cvmx_gmxx_tx_spi_ctl_t;
/**
* cvmx_gmx#_tx_spi_drain
*
* GMX_TX_SPI_DRAIN = Drain out Spi TX FIFO
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_spi_drain_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t drain : 16; /**< Per port drain control
0=Normal operation
1=GMX TX will be popped, but no valid data will
be sent to SPX. Credits are correctly returned
to PKO. STX_IGN_CAL should be set to ignore
TPA and not stall due to back-pressure.
(PASS3 only) */
#else
uint64_t drain : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_tx_spi_drain_s cn38xx;
struct cvmx_gmxx_tx_spi_drain_s cn58xx;
struct cvmx_gmxx_tx_spi_drain_s cn58xxp1;
} cvmx_gmxx_tx_spi_drain_t;
/**
* cvmx_gmx#_tx_spi_max
*
* GMX_TX_SPI_MAX = RGMII TX Spi4 MAX
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_spi_max_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t slice : 7; /**< Number of 16B blocks to transmit in a burst before
switching to the next port. SLICE does not always
limit the burst length transmitted by OCTEON.
Depending on the traffic pattern and
GMX_TX_SPI_ROUND programming, the next port could
be the same as the current port. In this case,
OCTEON may merge multiple sub-SLICE bursts into
one contiguous burst that is longer than SLICE
(as long as the burst does not cross a packet
boundary).
SLICE must be programmed to be >=
GMX_TX_SPI_THRESH[THRESH]
If SLICE==0, then the transmitter will tend to
send the complete packet. The port will only
switch if credits are exhausted or PKO cannot
keep up.
(90nm ONLY) */
uint64_t max2 : 8; /**< MAX2 (per Spi4.2 spec) */
uint64_t max1 : 8; /**< MAX1 (per Spi4.2 spec)
MAX1 >= GMX_TX_SPI_THRESH[THRESH] */
#else
uint64_t max1 : 8;
uint64_t max2 : 8;
uint64_t slice : 7;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_gmxx_tx_spi_max_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t max2 : 8; /**< MAX2 (per Spi4.2 spec) */
uint64_t max1 : 8; /**< MAX1 (per Spi4.2 spec)
MAX1 >= GMX_TX_SPI_THRESH[THRESH] */
#else
uint64_t max1 : 8;
uint64_t max2 : 8;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_gmxx_tx_spi_max_cn38xx cn38xxp2;
struct cvmx_gmxx_tx_spi_max_s cn58xx;
struct cvmx_gmxx_tx_spi_max_s cn58xxp1;
} cvmx_gmxx_tx_spi_max_t;
/**
* cvmx_gmx#_tx_spi_round#
*
* GMX_TX_SPI_ROUND = Controls SPI4 TX Arbitration
*
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_spi_roundx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t round : 16; /**< Which Spi ports participate in each arbitration
round. Each bit corresponds to a spi port
- 0: this port will arb in this round
- 1: this port will not arb in this round
(90nm ONLY) */
#else
uint64_t round : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gmxx_tx_spi_roundx_s cn58xx;
struct cvmx_gmxx_tx_spi_roundx_s cn58xxp1;
} cvmx_gmxx_tx_spi_roundx_t;
/**
* cvmx_gmx#_tx_spi_thresh
*
* GMX_TX_SPI_THRESH = RGMII TX Spi4 Transmit Threshold
*
*
* Notes:
* Note: zero will map to 0x20
*
* This will normally creates Spi4 traffic bursts at least THRESH in length.
* If dclk > eclk, then this rule may not always hold and Octeon may split
* transfers into smaller bursts - some of which could be as short as 16B.
* Octeon will never violate the Spi4.2 spec and send a non-EOP burst that is
* not a multiple of 16B.
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_spi_thresh_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t thresh : 6; /**< Transmit threshold in 16B blocks - cannot be zero
THRESH <= TX_FIFO size (in non-passthrough mode)
THRESH <= TX_FIFO size-2 (in passthrough mode)
THRESH <= GMX_TX_SPI_MAX[MAX1]
THRESH <= GMX_TX_SPI_MAX[MAX2], if not then is it
possible for Octeon to send a Spi4 data burst of
MAX2 <= burst <= THRESH 16B ticks
GMX_TX_SPI_MAX[SLICE] must be programmed to be >=
THRESH */
#else
uint64_t thresh : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_gmxx_tx_spi_thresh_s cn38xx;
struct cvmx_gmxx_tx_spi_thresh_s cn38xxp2;
struct cvmx_gmxx_tx_spi_thresh_s cn58xx;
struct cvmx_gmxx_tx_spi_thresh_s cn58xxp1;
} cvmx_gmxx_tx_spi_thresh_t;
/**
* cvmx_gmx#_tx_xaui_ctl
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_tx_xaui_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t hg_pause_hgi : 2; /**< HGI Field for HW generated HiGig pause packets
(XAUI mode only) */
uint64_t hg_en : 1; /**< Enable HiGig Mode
When HG_EN is set, the following must be set:
GMX_RX_FRM_CTL[PRE_CHK] == 0
GMX_RX_UDD_SKP[FCSSEL] == 0
GMX_RX_UDD_SKP[SKIP] == 12 or 16
GMX_TX_APPEND[PREAMBLE] == 0
(depending on the HiGig header size)
(XAUI mode only) */
uint64_t reserved_7_7 : 1;
uint64_t ls_byp : 1; /**< Bypass the link status as determined by the XGMII
receiver and set the link status of the
transmitter to LS.
(XAUI mode only) */
uint64_t ls : 2; /**< Link Status
0 = Link Ok
Link runs normally. RS passes MAC data to PCS
1 = Local Fault
RS layer sends continuous remote fault
sequences.
2 = Remote Fault
RS layer sends continuous idles sequences
(XAUI mode only) */
uint64_t reserved_2_3 : 2;
uint64_t uni_en : 1; /**< Enable Unidirectional Mode (IEEE Clause 66)
(XAUI mode only) */
uint64_t dic_en : 1; /**< Enable the deficit idle counter for IFG averaging
(XAUI mode only) */
#else
uint64_t dic_en : 1;
uint64_t uni_en : 1;
uint64_t reserved_2_3 : 2;
uint64_t ls : 2;
uint64_t ls_byp : 1;
uint64_t reserved_7_7 : 1;
uint64_t hg_en : 1;
uint64_t hg_pause_hgi : 2;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_gmxx_tx_xaui_ctl_s cn52xx;
struct cvmx_gmxx_tx_xaui_ctl_s cn52xxp1;
struct cvmx_gmxx_tx_xaui_ctl_s cn56xx;
struct cvmx_gmxx_tx_xaui_ctl_s cn56xxp1;
} cvmx_gmxx_tx_xaui_ctl_t;
/**
* cvmx_gmx#_xaui_ext_loopback
*/
typedef union
{
uint64_t u64;
struct cvmx_gmxx_xaui_ext_loopback_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t en : 1; /**< Loopback enable
Puts the packet interface in external loopback
mode on the XAUI bus in which the RX lines are
reflected on the TX lines.
(XAUI mode only) */
uint64_t thresh : 4; /**< Threshhold on the TX FIFO
SW must only write the typical value. Any other
value will cause loopback mode not to function
correctly.
(XAUI mode only) */
#else
uint64_t thresh : 4;
uint64_t en : 1;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_gmxx_xaui_ext_loopback_s cn52xx;
struct cvmx_gmxx_xaui_ext_loopback_s cn52xxp1;
struct cvmx_gmxx_xaui_ext_loopback_s cn56xx;
struct cvmx_gmxx_xaui_ext_loopback_s cn56xxp1;
} cvmx_gmxx_xaui_ext_loopback_t;
/**
* cvmx_gpio_bit_cfg#
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_bit_cfgx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t clk_gen : 1; /**< When TX_OE is set, GPIO pin becomes a clock */
uint64_t clk_sel : 2; /**< Selects which of the 4 GPIO clock generators */
uint64_t fil_sel : 4; /**< Global counter bit-select (controls sample rate) */
uint64_t fil_cnt : 4; /**< Number of consecutive samples to change state */
uint64_t int_type : 1; /**< Type of interrupt
0 = level (default)
1 = rising edge */
uint64_t int_en : 1; /**< Bit mask to indicate which bits to raise interrupt */
uint64_t rx_xor : 1; /**< Invert the GPIO pin */
uint64_t tx_oe : 1; /**< Drive the GPIO pin as an output pin */
#else
uint64_t tx_oe : 1;
uint64_t rx_xor : 1;
uint64_t int_en : 1;
uint64_t int_type : 1;
uint64_t fil_cnt : 4;
uint64_t fil_sel : 4;
uint64_t clk_sel : 2;
uint64_t clk_gen : 1;
uint64_t reserved_15_63 : 49;
#endif
} s;
struct cvmx_gpio_bit_cfgx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t fil_sel : 4; /**< Global counter bit-select (controls sample rate) */
uint64_t fil_cnt : 4; /**< Number of consecutive samples to change state */
uint64_t int_type : 1; /**< Type of interrupt
0 = level (default)
1 = rising edge */
uint64_t int_en : 1; /**< Bit mask to indicate which bits to raise interrupt */
uint64_t rx_xor : 1; /**< Invert the GPIO pin */
uint64_t tx_oe : 1; /**< Drive the GPIO pin as an output pin */
#else
uint64_t tx_oe : 1;
uint64_t rx_xor : 1;
uint64_t int_en : 1;
uint64_t int_type : 1;
uint64_t fil_cnt : 4;
uint64_t fil_sel : 4;
uint64_t reserved_12_63 : 52;
#endif
} cn30xx;
struct cvmx_gpio_bit_cfgx_cn30xx cn31xx;
struct cvmx_gpio_bit_cfgx_cn30xx cn38xx;
struct cvmx_gpio_bit_cfgx_cn30xx cn38xxp2;
struct cvmx_gpio_bit_cfgx_cn30xx cn50xx;
struct cvmx_gpio_bit_cfgx_s cn52xx;
struct cvmx_gpio_bit_cfgx_s cn52xxp1;
struct cvmx_gpio_bit_cfgx_s cn56xx;
struct cvmx_gpio_bit_cfgx_s cn56xxp1;
struct cvmx_gpio_bit_cfgx_cn30xx cn58xx;
struct cvmx_gpio_bit_cfgx_cn30xx cn58xxp1;
} cvmx_gpio_bit_cfgx_t;
/**
* cvmx_gpio_boot_ena
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_boot_ena_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t boot_ena : 4; /**< Drive boot bus chip enables [7:4] on gpio [11:8] */
uint64_t reserved_0_7 : 8;
#else
uint64_t reserved_0_7 : 8;
uint64_t boot_ena : 4;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_gpio_boot_ena_s cn30xx;
struct cvmx_gpio_boot_ena_s cn31xx;
struct cvmx_gpio_boot_ena_s cn50xx;
} cvmx_gpio_boot_ena_t;
/**
* cvmx_gpio_clk_gen#
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_clk_genx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t n : 32; /**< Determines the frequency of the GPIO clk generator
NOTE: Fgpio_clk = Feclk * N / 2^32
N = (Fgpio_clk / Feclk) * 2^32
NOTE: writing N == 0 stops the clock generator
N should be <= 2^31-1. */
#else
uint64_t n : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_gpio_clk_genx_s cn52xx;
struct cvmx_gpio_clk_genx_s cn52xxp1;
struct cvmx_gpio_clk_genx_s cn56xx;
struct cvmx_gpio_clk_genx_s cn56xxp1;
} cvmx_gpio_clk_genx_t;
/**
* cvmx_gpio_dbg_ena
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_dbg_ena_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_21_63 : 43;
uint64_t dbg_ena : 21; /**< Enable the debug port to be driven on the gpio */
#else
uint64_t dbg_ena : 21;
uint64_t reserved_21_63 : 43;
#endif
} s;
struct cvmx_gpio_dbg_ena_s cn30xx;
struct cvmx_gpio_dbg_ena_s cn31xx;
struct cvmx_gpio_dbg_ena_s cn50xx;
} cvmx_gpio_dbg_ena_t;
/**
* cvmx_gpio_int_clr
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_int_clr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t type : 16; /**< Clear the interrupt rising edge detector */
#else
uint64_t type : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_gpio_int_clr_s cn30xx;
struct cvmx_gpio_int_clr_s cn31xx;
struct cvmx_gpio_int_clr_s cn38xx;
struct cvmx_gpio_int_clr_s cn38xxp2;
struct cvmx_gpio_int_clr_s cn50xx;
struct cvmx_gpio_int_clr_s cn52xx;
struct cvmx_gpio_int_clr_s cn52xxp1;
struct cvmx_gpio_int_clr_s cn56xx;
struct cvmx_gpio_int_clr_s cn56xxp1;
struct cvmx_gpio_int_clr_s cn58xx;
struct cvmx_gpio_int_clr_s cn58xxp1;
} cvmx_gpio_int_clr_t;
/**
* cvmx_gpio_rx_dat
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_rx_dat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t dat : 24; /**< GPIO Read Data */
#else
uint64_t dat : 24;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_gpio_rx_dat_s cn30xx;
struct cvmx_gpio_rx_dat_s cn31xx;
struct cvmx_gpio_rx_dat_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t dat : 16; /**< GPIO Read Data */
#else
uint64_t dat : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_gpio_rx_dat_cn38xx cn38xxp2;
struct cvmx_gpio_rx_dat_s cn50xx;
struct cvmx_gpio_rx_dat_cn38xx cn52xx;
struct cvmx_gpio_rx_dat_cn38xx cn52xxp1;
struct cvmx_gpio_rx_dat_cn38xx cn56xx;
struct cvmx_gpio_rx_dat_cn38xx cn56xxp1;
struct cvmx_gpio_rx_dat_cn38xx cn58xx;
struct cvmx_gpio_rx_dat_cn38xx cn58xxp1;
} cvmx_gpio_rx_dat_t;
/**
* cvmx_gpio_tx_clr
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_tx_clr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t clr : 24; /**< Bit mask to indicate which bits to drive to '0'. */
#else
uint64_t clr : 24;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_gpio_tx_clr_s cn30xx;
struct cvmx_gpio_tx_clr_s cn31xx;
struct cvmx_gpio_tx_clr_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t clr : 16; /**< Bit mask to indicate which bits to drive to '0'. */
#else
uint64_t clr : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_gpio_tx_clr_cn38xx cn38xxp2;
struct cvmx_gpio_tx_clr_s cn50xx;
struct cvmx_gpio_tx_clr_cn38xx cn52xx;
struct cvmx_gpio_tx_clr_cn38xx cn52xxp1;
struct cvmx_gpio_tx_clr_cn38xx cn56xx;
struct cvmx_gpio_tx_clr_cn38xx cn56xxp1;
struct cvmx_gpio_tx_clr_cn38xx cn58xx;
struct cvmx_gpio_tx_clr_cn38xx cn58xxp1;
} cvmx_gpio_tx_clr_t;
/**
* cvmx_gpio_tx_set
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_tx_set_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t set : 24; /**< Bit mask to indicate which bits to drive to '1'. */
#else
uint64_t set : 24;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_gpio_tx_set_s cn30xx;
struct cvmx_gpio_tx_set_s cn31xx;
struct cvmx_gpio_tx_set_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t set : 16; /**< Bit mask to indicate which bits to drive to '1'. */
#else
uint64_t set : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_gpio_tx_set_cn38xx cn38xxp2;
struct cvmx_gpio_tx_set_s cn50xx;
struct cvmx_gpio_tx_set_cn38xx cn52xx;
struct cvmx_gpio_tx_set_cn38xx cn52xxp1;
struct cvmx_gpio_tx_set_cn38xx cn56xx;
struct cvmx_gpio_tx_set_cn38xx cn56xxp1;
struct cvmx_gpio_tx_set_cn38xx cn58xx;
struct cvmx_gpio_tx_set_cn38xx cn58xxp1;
} cvmx_gpio_tx_set_t;
/**
* cvmx_gpio_xbit_cfg#
*/
typedef union
{
uint64_t u64;
struct cvmx_gpio_xbit_cfgx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t fil_sel : 4; /**< Global counter bit-select (controls sample rate) */
uint64_t fil_cnt : 4; /**< Number of consecutive samples to change state */
uint64_t reserved_2_3 : 2;
uint64_t rx_xor : 1; /**< Invert the GPIO pin */
uint64_t tx_oe : 1; /**< Drive the GPIO pin as an output pin */
#else
uint64_t tx_oe : 1;
uint64_t rx_xor : 1;
uint64_t reserved_2_3 : 2;
uint64_t fil_cnt : 4;
uint64_t fil_sel : 4;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_gpio_xbit_cfgx_s cn30xx;
struct cvmx_gpio_xbit_cfgx_s cn31xx;
struct cvmx_gpio_xbit_cfgx_s cn50xx;
} cvmx_gpio_xbit_cfgx_t;
/**
* cvmx_iob_bist_status
*
* IOB_BIST_STATUS = BIST Status of IOB Memories
*
* The result of the BIST run on the IOB memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t icnrcb : 1; /**< icnr_cb_reg_fifo_bist_status */
uint64_t icr0 : 1; /**< icr_bist_req_fifo0_status */
uint64_t icr1 : 1; /**< icr_bist_req_fifo1_status */
uint64_t icnr1 : 1; /**< icnr_reg_mem1_bist_status */
uint64_t icnr0 : 1; /**< icnr_reg_mem0_bist_status */
uint64_t ibdr0 : 1; /**< ibdr_bist_req_fifo0_status */
uint64_t ibdr1 : 1; /**< ibdr_bist_req_fifo1_status */
uint64_t ibr0 : 1; /**< ibr_bist_rsp_fifo0_status */
uint64_t ibr1 : 1; /**< ibr_bist_rsp_fifo1_status */
uint64_t icnrt : 1; /**< icnr_tag_cb_reg_fifo_bist_status */
uint64_t ibrq0 : 1; /**< ibrq_bist_req_fifo0_status */
uint64_t ibrq1 : 1; /**< ibrq_bist_req_fifo1_status */
uint64_t icrn0 : 1; /**< icr_ncb_bist_mem0_status */
uint64_t icrn1 : 1; /**< icr_ncb_bist_mem1_status */
uint64_t icrp0 : 1; /**< icr_pko_bist_mem0_status */
uint64_t icrp1 : 1; /**< icr_pko_bist_mem1_status */
uint64_t ibd : 1; /**< ibd_bist_mem0_status */
uint64_t icd : 1; /**< icd_ncb_fifo_bist_status */
#else
uint64_t icd : 1;
uint64_t ibd : 1;
uint64_t icrp1 : 1;
uint64_t icrp0 : 1;
uint64_t icrn1 : 1;
uint64_t icrn0 : 1;
uint64_t ibrq1 : 1;
uint64_t ibrq0 : 1;
uint64_t icnrt : 1;
uint64_t ibr1 : 1;
uint64_t ibr0 : 1;
uint64_t ibdr1 : 1;
uint64_t ibdr0 : 1;
uint64_t icnr0 : 1;
uint64_t icnr1 : 1;
uint64_t icr1 : 1;
uint64_t icr0 : 1;
uint64_t icnrcb : 1;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_iob_bist_status_s cn30xx;
struct cvmx_iob_bist_status_s cn31xx;
struct cvmx_iob_bist_status_s cn38xx;
struct cvmx_iob_bist_status_s cn38xxp2;
struct cvmx_iob_bist_status_s cn50xx;
struct cvmx_iob_bist_status_s cn52xx;
struct cvmx_iob_bist_status_s cn52xxp1;
struct cvmx_iob_bist_status_s cn56xx;
struct cvmx_iob_bist_status_s cn56xxp1;
struct cvmx_iob_bist_status_s cn58xx;
struct cvmx_iob_bist_status_s cn58xxp1;
} cvmx_iob_bist_status_t;
/**
* cvmx_iob_ctl_status
*
* IOB Control Status = IOB Control and Status Register
*
* Provides control for IOB functions.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t rr_mode : 1; /**< When set to '1' will enable Round-Robin mode of next
transaction that could arbitrate for the XMB. */
uint64_t outb_mat : 1; /**< Was a match on the outbound bus to the inb pattern
matchers. PASS2 FIELD. */
uint64_t inb_mat : 1; /**< Was a match on the inbound bus to the inb pattern
matchers. PASS2 FIELD. */
uint64_t pko_enb : 1; /**< Toggles the endian style of the FAU for the PKO.
'0' is for big-endian and '1' is for little-endian. */
uint64_t dwb_enb : 1; /**< Enables the DWB function of the IOB. */
uint64_t fau_end : 1; /**< Toggles the endian style of the FAU. '0' is for
big-endian and '1' is for little-endian. */
#else
uint64_t fau_end : 1;
uint64_t dwb_enb : 1;
uint64_t pko_enb : 1;
uint64_t inb_mat : 1;
uint64_t outb_mat : 1;
uint64_t rr_mode : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_iob_ctl_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t outb_mat : 1; /**< Was a match on the outbound bus to the inb pattern
matchers. */
uint64_t inb_mat : 1; /**< Was a match on the inbound bus to the inb pattern
matchers. */
uint64_t pko_enb : 1; /**< Toggles the endian style of the FAU for the PKO.
'0' is for big-endian and '1' is for little-endian. */
uint64_t dwb_enb : 1; /**< Enables the DWB function of the IOB. */
uint64_t fau_end : 1; /**< Toggles the endian style of the FAU. '0' is for
big-endian and '1' is for little-endian. */
#else
uint64_t fau_end : 1;
uint64_t dwb_enb : 1;
uint64_t pko_enb : 1;
uint64_t inb_mat : 1;
uint64_t outb_mat : 1;
uint64_t reserved_5_63 : 59;
#endif
} cn30xx;
struct cvmx_iob_ctl_status_cn30xx cn31xx;
struct cvmx_iob_ctl_status_cn30xx cn38xx;
struct cvmx_iob_ctl_status_cn30xx cn38xxp2;
struct cvmx_iob_ctl_status_cn30xx cn50xx;
struct cvmx_iob_ctl_status_s cn52xx;
struct cvmx_iob_ctl_status_cn30xx cn52xxp1;
struct cvmx_iob_ctl_status_cn30xx cn56xx;
struct cvmx_iob_ctl_status_cn30xx cn56xxp1;
struct cvmx_iob_ctl_status_cn30xx cn58xx;
struct cvmx_iob_ctl_status_cn30xx cn58xxp1;
} cvmx_iob_ctl_status_t;
/**
* cvmx_iob_dwb_pri_cnt
*
* DWB To CMB Priority Counter = Don't Write Back to CMB Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of Don't Write Back request to the L2C.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_dwb_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_dwb_pri_cnt_s cn38xx;
struct cvmx_iob_dwb_pri_cnt_s cn38xxp2;
struct cvmx_iob_dwb_pri_cnt_s cn52xx;
struct cvmx_iob_dwb_pri_cnt_s cn52xxp1;
struct cvmx_iob_dwb_pri_cnt_s cn56xx;
struct cvmx_iob_dwb_pri_cnt_s cn56xxp1;
struct cvmx_iob_dwb_pri_cnt_s cn58xx;
struct cvmx_iob_dwb_pri_cnt_s cn58xxp1;
} cvmx_iob_dwb_pri_cnt_t;
/**
* cvmx_iob_fau_timeout
*
* FAU Timeout = Fetch and Add Unit Tag-Switch Timeout
*
* How many clokc ticks the FAU unit will wait for a tag-switch before timeing out.
* for Queue 0.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_fau_timeout_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t tout_enb : 1; /**< The enable for the FAU timeout feature.
'1' will enable the timeout, '0' will disable. */
uint64_t tout_val : 12; /**< When a tag request arrives from the PP a timer is
started associate with that PP. The timer which
increments every 256 eclks is compared to TOUT_VAL.
When the two are equal the IOB will flag the tag
request to complete as a time-out tag operation.
The 256 count timer used to increment the PP
associated timer is always running so the first
increment of the PP associated timer may occur any
where within the first 256 eclks. Note that '0'
is an illegal value. */
#else
uint64_t tout_val : 12;
uint64_t tout_enb : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_iob_fau_timeout_s cn30xx;
struct cvmx_iob_fau_timeout_s cn31xx;
struct cvmx_iob_fau_timeout_s cn38xx;
struct cvmx_iob_fau_timeout_s cn38xxp2;
struct cvmx_iob_fau_timeout_s cn50xx;
struct cvmx_iob_fau_timeout_s cn52xx;
struct cvmx_iob_fau_timeout_s cn52xxp1;
struct cvmx_iob_fau_timeout_s cn56xx;
struct cvmx_iob_fau_timeout_s cn56xxp1;
struct cvmx_iob_fau_timeout_s cn58xx;
struct cvmx_iob_fau_timeout_s cn58xxp1;
} cvmx_iob_fau_timeout_t;
/**
* cvmx_iob_i2c_pri_cnt
*
* IPD To CMB Store Priority Counter = IPD to CMB Store Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of IPD Store access to the CMB.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_i2c_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_i2c_pri_cnt_s cn38xx;
struct cvmx_iob_i2c_pri_cnt_s cn38xxp2;
struct cvmx_iob_i2c_pri_cnt_s cn52xx;
struct cvmx_iob_i2c_pri_cnt_s cn52xxp1;
struct cvmx_iob_i2c_pri_cnt_s cn56xx;
struct cvmx_iob_i2c_pri_cnt_s cn56xxp1;
struct cvmx_iob_i2c_pri_cnt_s cn58xx;
struct cvmx_iob_i2c_pri_cnt_s cn58xxp1;
} cvmx_iob_i2c_pri_cnt_t;
/**
* cvmx_iob_inb_control_match
*
* IOB_INB_CONTROL_MATCH = IOB Inbound Control Match
*
* Match pattern for the inbound control to set the INB_MATCH_BIT. PASS-2 Register
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_inb_control_match_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t mask : 8; /**< Pattern to match on the inbound NCB. */
uint64_t opc : 4; /**< Pattern to match on the inbound NCB. */
uint64_t dst : 9; /**< Pattern to match on the inbound NCB. */
uint64_t src : 8; /**< Pattern to match on the inbound NCB. */
#else
uint64_t src : 8;
uint64_t dst : 9;
uint64_t opc : 4;
uint64_t mask : 8;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_iob_inb_control_match_s cn30xx;
struct cvmx_iob_inb_control_match_s cn31xx;
struct cvmx_iob_inb_control_match_s cn38xx;
struct cvmx_iob_inb_control_match_s cn38xxp2;
struct cvmx_iob_inb_control_match_s cn50xx;
struct cvmx_iob_inb_control_match_s cn52xx;
struct cvmx_iob_inb_control_match_s cn52xxp1;
struct cvmx_iob_inb_control_match_s cn56xx;
struct cvmx_iob_inb_control_match_s cn56xxp1;
struct cvmx_iob_inb_control_match_s cn58xx;
struct cvmx_iob_inb_control_match_s cn58xxp1;
} cvmx_iob_inb_control_match_t;
/**
* cvmx_iob_inb_control_match_enb
*
* IOB_INB_CONTROL_MATCH_ENB = IOB Inbound Control Match Enable
*
* Enables the match of the corresponding bit in the IOB_INB_CONTROL_MATCH reister. PASS-2 Register
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_inb_control_match_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t mask : 8; /**< Pattern to match on the inbound NCB. */
uint64_t opc : 4; /**< Pattern to match on the inbound NCB. */
uint64_t dst : 9; /**< Pattern to match on the inbound NCB. */
uint64_t src : 8; /**< Pattern to match on the inbound NCB. */
#else
uint64_t src : 8;
uint64_t dst : 9;
uint64_t opc : 4;
uint64_t mask : 8;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_iob_inb_control_match_enb_s cn30xx;
struct cvmx_iob_inb_control_match_enb_s cn31xx;
struct cvmx_iob_inb_control_match_enb_s cn38xx;
struct cvmx_iob_inb_control_match_enb_s cn38xxp2;
struct cvmx_iob_inb_control_match_enb_s cn50xx;
struct cvmx_iob_inb_control_match_enb_s cn52xx;
struct cvmx_iob_inb_control_match_enb_s cn52xxp1;
struct cvmx_iob_inb_control_match_enb_s cn56xx;
struct cvmx_iob_inb_control_match_enb_s cn56xxp1;
struct cvmx_iob_inb_control_match_enb_s cn58xx;
struct cvmx_iob_inb_control_match_enb_s cn58xxp1;
} cvmx_iob_inb_control_match_enb_t;
/**
* cvmx_iob_inb_data_match
*
* IOB_INB_DATA_MATCH = IOB Inbound Data Match
*
* Match pattern for the inbound data to set the INB_MATCH_BIT. PASS-2 Register
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_inb_data_match_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Pattern to match on the inbound NCB. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_iob_inb_data_match_s cn30xx;
struct cvmx_iob_inb_data_match_s cn31xx;
struct cvmx_iob_inb_data_match_s cn38xx;
struct cvmx_iob_inb_data_match_s cn38xxp2;
struct cvmx_iob_inb_data_match_s cn50xx;
struct cvmx_iob_inb_data_match_s cn52xx;
struct cvmx_iob_inb_data_match_s cn52xxp1;
struct cvmx_iob_inb_data_match_s cn56xx;
struct cvmx_iob_inb_data_match_s cn56xxp1;
struct cvmx_iob_inb_data_match_s cn58xx;
struct cvmx_iob_inb_data_match_s cn58xxp1;
} cvmx_iob_inb_data_match_t;
/**
* cvmx_iob_inb_data_match_enb
*
* IOB_INB_DATA_MATCH_ENB = IOB Inbound Data Match Enable
*
* Enables the match of the corresponding bit in the IOB_INB_DATA_MATCH reister. PASS-2 Register
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_inb_data_match_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Bit to enable match of. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_iob_inb_data_match_enb_s cn30xx;
struct cvmx_iob_inb_data_match_enb_s cn31xx;
struct cvmx_iob_inb_data_match_enb_s cn38xx;
struct cvmx_iob_inb_data_match_enb_s cn38xxp2;
struct cvmx_iob_inb_data_match_enb_s cn50xx;
struct cvmx_iob_inb_data_match_enb_s cn52xx;
struct cvmx_iob_inb_data_match_enb_s cn52xxp1;
struct cvmx_iob_inb_data_match_enb_s cn56xx;
struct cvmx_iob_inb_data_match_enb_s cn56xxp1;
struct cvmx_iob_inb_data_match_enb_s cn58xx;
struct cvmx_iob_inb_data_match_enb_s cn58xxp1;
} cvmx_iob_inb_data_match_enb_t;
/**
* cvmx_iob_int_enb
*
* IOB_INT_ENB = IOB's Interrupt Enable
*
* The IOB's interrupt enable register. This is a PASS-2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t p_dat : 1; /**< When set (1) and bit 5 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_dat : 1; /**< When set (1) and bit 4 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t p_eop : 1; /**< When set (1) and bit 3 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t p_sop : 1; /**< When set (1) and bit 2 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_eop : 1; /**< When set (1) and bit 1 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_sop : 1; /**< When set (1) and bit 0 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
#else
uint64_t np_sop : 1;
uint64_t np_eop : 1;
uint64_t p_sop : 1;
uint64_t p_eop : 1;
uint64_t np_dat : 1;
uint64_t p_dat : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_iob_int_enb_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t p_eop : 1; /**< When set (1) and bit 3 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t p_sop : 1; /**< When set (1) and bit 2 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_eop : 1; /**< When set (1) and bit 1 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
uint64_t np_sop : 1; /**< When set (1) and bit 0 of the IOB_INT_SUM
register is asserted the IOB will assert an
interrupt. */
#else
uint64_t np_sop : 1;
uint64_t np_eop : 1;
uint64_t p_sop : 1;
uint64_t p_eop : 1;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_iob_int_enb_cn30xx cn31xx;
struct cvmx_iob_int_enb_cn30xx cn38xx;
struct cvmx_iob_int_enb_cn30xx cn38xxp2;
struct cvmx_iob_int_enb_s cn50xx;
struct cvmx_iob_int_enb_s cn52xx;
struct cvmx_iob_int_enb_s cn52xxp1;
struct cvmx_iob_int_enb_s cn56xx;
struct cvmx_iob_int_enb_s cn56xxp1;
struct cvmx_iob_int_enb_s cn58xx;
struct cvmx_iob_int_enb_s cn58xxp1;
} cvmx_iob_int_enb_t;
/**
* cvmx_iob_int_sum
*
* IOB_INT_SUM = IOB's Interrupt Summary Register
*
* Contains the diffrent interrupt summary bits of the IOB. This is a PASS-2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t p_dat : 1; /**< Set when a data arrives before a SOP for the same
port for a passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_dat : 1; /**< Set when a data arrives before a SOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t p_eop : 1; /**< Set when a EOP is followed by an EOP for the same
port for a passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t p_sop : 1; /**< Set when a SOP is followed by an SOP for the same
port for a passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_eop : 1; /**< Set when a EOP is followed by an EOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_sop : 1; /**< Set when a SOP is followed by an SOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [5:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
#else
uint64_t np_sop : 1;
uint64_t np_eop : 1;
uint64_t p_sop : 1;
uint64_t p_eop : 1;
uint64_t np_dat : 1;
uint64_t p_dat : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_iob_int_sum_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t p_eop : 1; /**< Set when a EOP is followed by an EOP for the same
port for a passthrough packet.
The first detected error associated with bits [3:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t p_sop : 1; /**< Set when a SOP is followed by an SOP for the same
port for a passthrough packet.
The first detected error associated with bits [3:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_eop : 1; /**< Set when a EOP is followed by an EOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [3:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
uint64_t np_sop : 1; /**< Set when a SOP is followed by an SOP for the same
port for a non-passthrough packet.
The first detected error associated with bits [3:0]
of this register will only be set here. A new bit
can be set when the previous reported bit is cleared. */
#else
uint64_t np_sop : 1;
uint64_t np_eop : 1;
uint64_t p_sop : 1;
uint64_t p_eop : 1;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_iob_int_sum_cn30xx cn31xx;
struct cvmx_iob_int_sum_cn30xx cn38xx;
struct cvmx_iob_int_sum_cn30xx cn38xxp2;
struct cvmx_iob_int_sum_s cn50xx;
struct cvmx_iob_int_sum_s cn52xx;
struct cvmx_iob_int_sum_s cn52xxp1;
struct cvmx_iob_int_sum_s cn56xx;
struct cvmx_iob_int_sum_s cn56xxp1;
struct cvmx_iob_int_sum_s cn58xx;
struct cvmx_iob_int_sum_s cn58xxp1;
} cvmx_iob_int_sum_t;
/**
* cvmx_iob_n2c_l2c_pri_cnt
*
* NCB To CMB L2C Priority Counter = NCB to CMB L2C Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of NCB Store/Load access to the CMB.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_n2c_l2c_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn38xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn38xxp2;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn52xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn52xxp1;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn56xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn56xxp1;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn58xx;
struct cvmx_iob_n2c_l2c_pri_cnt_s cn58xxp1;
} cvmx_iob_n2c_l2c_pri_cnt_t;
/**
* cvmx_iob_n2c_rsp_pri_cnt
*
* NCB To CMB Response Priority Counter = NCB to CMB Response Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of NCB Responses access to the CMB.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_n2c_rsp_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn38xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn38xxp2;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn52xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn52xxp1;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn56xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn56xxp1;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn58xx;
struct cvmx_iob_n2c_rsp_pri_cnt_s cn58xxp1;
} cvmx_iob_n2c_rsp_pri_cnt_t;
/**
* cvmx_iob_outb_com_pri_cnt
*
* Commit To NCB Priority Counter = Commit to NCB Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of Commit request to the Outbound NCB.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_outb_com_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of NCB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to NCB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_outb_com_pri_cnt_s cn38xx;
struct cvmx_iob_outb_com_pri_cnt_s cn38xxp2;
struct cvmx_iob_outb_com_pri_cnt_s cn52xx;
struct cvmx_iob_outb_com_pri_cnt_s cn52xxp1;
struct cvmx_iob_outb_com_pri_cnt_s cn56xx;
struct cvmx_iob_outb_com_pri_cnt_s cn56xxp1;
struct cvmx_iob_outb_com_pri_cnt_s cn58xx;
struct cvmx_iob_outb_com_pri_cnt_s cn58xxp1;
} cvmx_iob_outb_com_pri_cnt_t;
/**
* cvmx_iob_outb_control_match
*
* IOB_OUTB_CONTROL_MATCH = IOB Outbound Control Match
*
* Match pattern for the outbound control to set the OUTB_MATCH_BIT. PASS-2 Register
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_outb_control_match_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_26_63 : 38;
uint64_t mask : 8; /**< Pattern to match on the outbound NCB. */
uint64_t eot : 1; /**< Pattern to match on the outbound NCB. */
uint64_t dst : 8; /**< Pattern to match on the outbound NCB. */
uint64_t src : 9; /**< Pattern to match on the outbound NCB. */
#else
uint64_t src : 9;
uint64_t dst : 8;
uint64_t eot : 1;
uint64_t mask : 8;
uint64_t reserved_26_63 : 38;
#endif
} s;
struct cvmx_iob_outb_control_match_s cn30xx;
struct cvmx_iob_outb_control_match_s cn31xx;
struct cvmx_iob_outb_control_match_s cn38xx;
struct cvmx_iob_outb_control_match_s cn38xxp2;
struct cvmx_iob_outb_control_match_s cn50xx;
struct cvmx_iob_outb_control_match_s cn52xx;
struct cvmx_iob_outb_control_match_s cn52xxp1;
struct cvmx_iob_outb_control_match_s cn56xx;
struct cvmx_iob_outb_control_match_s cn56xxp1;
struct cvmx_iob_outb_control_match_s cn58xx;
struct cvmx_iob_outb_control_match_s cn58xxp1;
} cvmx_iob_outb_control_match_t;
/**
* cvmx_iob_outb_control_match_enb
*
* IOB_OUTB_CONTROL_MATCH_ENB = IOB Outbound Control Match Enable
*
* Enables the match of the corresponding bit in the IOB_OUTB_CONTROL_MATCH reister. PASS-2 Register
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_outb_control_match_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_26_63 : 38;
uint64_t mask : 8; /**< Pattern to match on the outbound NCB. */
uint64_t eot : 1; /**< Pattern to match on the outbound NCB. */
uint64_t dst : 8; /**< Pattern to match on the outbound NCB. */
uint64_t src : 9; /**< Pattern to match on the outbound NCB. */
#else
uint64_t src : 9;
uint64_t dst : 8;
uint64_t eot : 1;
uint64_t mask : 8;
uint64_t reserved_26_63 : 38;
#endif
} s;
struct cvmx_iob_outb_control_match_enb_s cn30xx;
struct cvmx_iob_outb_control_match_enb_s cn31xx;
struct cvmx_iob_outb_control_match_enb_s cn38xx;
struct cvmx_iob_outb_control_match_enb_s cn38xxp2;
struct cvmx_iob_outb_control_match_enb_s cn50xx;
struct cvmx_iob_outb_control_match_enb_s cn52xx;
struct cvmx_iob_outb_control_match_enb_s cn52xxp1;
struct cvmx_iob_outb_control_match_enb_s cn56xx;
struct cvmx_iob_outb_control_match_enb_s cn56xxp1;
struct cvmx_iob_outb_control_match_enb_s cn58xx;
struct cvmx_iob_outb_control_match_enb_s cn58xxp1;
} cvmx_iob_outb_control_match_enb_t;
/**
* cvmx_iob_outb_data_match
*
* IOB_OUTB_DATA_MATCH = IOB Outbound Data Match
*
* Match pattern for the outbound data to set the OUTB_MATCH_BIT. PASS-2 Register
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_outb_data_match_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Pattern to match on the outbound NCB. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_iob_outb_data_match_s cn30xx;
struct cvmx_iob_outb_data_match_s cn31xx;
struct cvmx_iob_outb_data_match_s cn38xx;
struct cvmx_iob_outb_data_match_s cn38xxp2;
struct cvmx_iob_outb_data_match_s cn50xx;
struct cvmx_iob_outb_data_match_s cn52xx;
struct cvmx_iob_outb_data_match_s cn52xxp1;
struct cvmx_iob_outb_data_match_s cn56xx;
struct cvmx_iob_outb_data_match_s cn56xxp1;
struct cvmx_iob_outb_data_match_s cn58xx;
struct cvmx_iob_outb_data_match_s cn58xxp1;
} cvmx_iob_outb_data_match_t;
/**
* cvmx_iob_outb_data_match_enb
*
* IOB_OUTB_DATA_MATCH_ENB = IOB Outbound Data Match Enable
*
* Enables the match of the corresponding bit in the IOB_OUTB_DATA_MATCH reister. PASS-2 Register
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_outb_data_match_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Bit to enable match of. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_iob_outb_data_match_enb_s cn30xx;
struct cvmx_iob_outb_data_match_enb_s cn31xx;
struct cvmx_iob_outb_data_match_enb_s cn38xx;
struct cvmx_iob_outb_data_match_enb_s cn38xxp2;
struct cvmx_iob_outb_data_match_enb_s cn50xx;
struct cvmx_iob_outb_data_match_enb_s cn52xx;
struct cvmx_iob_outb_data_match_enb_s cn52xxp1;
struct cvmx_iob_outb_data_match_enb_s cn56xx;
struct cvmx_iob_outb_data_match_enb_s cn56xxp1;
struct cvmx_iob_outb_data_match_enb_s cn58xx;
struct cvmx_iob_outb_data_match_enb_s cn58xxp1;
} cvmx_iob_outb_data_match_enb_t;
/**
* cvmx_iob_outb_fpa_pri_cnt
*
* FPA To NCB Priority Counter = FPA Returns to NCB Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of FPA Rreturn Page request to the Outbound NCB.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_outb_fpa_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of NCB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to NCB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_outb_fpa_pri_cnt_s cn38xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn38xxp2;
struct cvmx_iob_outb_fpa_pri_cnt_s cn52xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn52xxp1;
struct cvmx_iob_outb_fpa_pri_cnt_s cn56xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn56xxp1;
struct cvmx_iob_outb_fpa_pri_cnt_s cn58xx;
struct cvmx_iob_outb_fpa_pri_cnt_s cn58xxp1;
} cvmx_iob_outb_fpa_pri_cnt_t;
/**
* cvmx_iob_outb_req_pri_cnt
*
* Request To NCB Priority Counter = Request to NCB Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of Request transfers to the Outbound NCB.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_outb_req_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of NCB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to NCB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_outb_req_pri_cnt_s cn38xx;
struct cvmx_iob_outb_req_pri_cnt_s cn38xxp2;
struct cvmx_iob_outb_req_pri_cnt_s cn52xx;
struct cvmx_iob_outb_req_pri_cnt_s cn52xxp1;
struct cvmx_iob_outb_req_pri_cnt_s cn56xx;
struct cvmx_iob_outb_req_pri_cnt_s cn56xxp1;
struct cvmx_iob_outb_req_pri_cnt_s cn58xx;
struct cvmx_iob_outb_req_pri_cnt_s cn58xxp1;
} cvmx_iob_outb_req_pri_cnt_t;
/**
* cvmx_iob_p2c_req_pri_cnt
*
* PKO To CMB Response Priority Counter = PKO to CMB Response Priority Counter Enable and Timer Value
*
* Enables and supplies the timeout count for raising the priority of PKO Load access to the CMB.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_p2c_req_pri_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt_enb : 1; /**< Enables the raising of CMB access priority
when CNT_VAL is reached. */
uint64_t cnt_val : 15; /**< Number of core clocks to wait before raising
the priority for access to CMB. */
#else
uint64_t cnt_val : 15;
uint64_t cnt_enb : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_iob_p2c_req_pri_cnt_s cn38xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn38xxp2;
struct cvmx_iob_p2c_req_pri_cnt_s cn52xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn52xxp1;
struct cvmx_iob_p2c_req_pri_cnt_s cn56xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn56xxp1;
struct cvmx_iob_p2c_req_pri_cnt_s cn58xx;
struct cvmx_iob_p2c_req_pri_cnt_s cn58xxp1;
} cvmx_iob_p2c_req_pri_cnt_t;
/**
* cvmx_iob_pkt_err
*
* IOB_PKT_ERR = IOB Packet Error Register
*
* Provides status about the failing packet recevie error. This is a PASS-2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_pkt_err_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t port : 6; /**< When IOB_INT_SUM[3:0] bit is set, this field
latches the failing port associate with the
IOB_INT_SUM[3:0] bit set. */
#else
uint64_t port : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_iob_pkt_err_s cn30xx;
struct cvmx_iob_pkt_err_s cn31xx;
struct cvmx_iob_pkt_err_s cn38xx;
struct cvmx_iob_pkt_err_s cn38xxp2;
struct cvmx_iob_pkt_err_s cn50xx;
struct cvmx_iob_pkt_err_s cn52xx;
struct cvmx_iob_pkt_err_s cn52xxp1;
struct cvmx_iob_pkt_err_s cn56xx;
struct cvmx_iob_pkt_err_s cn56xxp1;
struct cvmx_iob_pkt_err_s cn58xx;
struct cvmx_iob_pkt_err_s cn58xxp1;
} cvmx_iob_pkt_err_t;
/**
* cvmx_iob_to_cmb_credits
*
* IOB_TO_CMB_CREDITS = IOB To CMB Credits
*
* Controls the number of reads and writes that may be outstanding to the L2C (via the CMB).
*/
typedef union
{
uint64_t u64;
struct cvmx_iob_to_cmb_credits_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t pko_rd : 3; /**< Number of PKO reads that can be out to L2C where
0 == 8-credits. */
uint64_t ncb_rd : 3; /**< Number of NCB reads that can be out to L2C where
0 == 8-credits. */
uint64_t ncb_wr : 3; /**< Number of NCB/PKI writes that can be out to L2C
where 0 == 8-credits. */
#else
uint64_t ncb_wr : 3;
uint64_t ncb_rd : 3;
uint64_t pko_rd : 3;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_iob_to_cmb_credits_s cn52xx;
} cvmx_iob_to_cmb_credits_t;
/**
* cvmx_ipd_1st_mbuff_skip
*
* IPD_1ST_MBUFF_SKIP = IPD First MBUFF Word Skip Size
*
* The number of words that the IPD will skip when writing the first MBUFF.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_1st_mbuff_skip_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t skip_sz : 6; /**< The number of 8-byte words from the top of the
1st MBUFF that the IPD will store the next-pointer.
Legal values are 0 to 32, where the MAX value
is also limited to:
IPD_PACKET_MBUFF_SIZE[MB_SIZE] - 18. */
#else
uint64_t skip_sz : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_ipd_1st_mbuff_skip_s cn30xx;
struct cvmx_ipd_1st_mbuff_skip_s cn31xx;
struct cvmx_ipd_1st_mbuff_skip_s cn38xx;
struct cvmx_ipd_1st_mbuff_skip_s cn38xxp2;
struct cvmx_ipd_1st_mbuff_skip_s cn50xx;
struct cvmx_ipd_1st_mbuff_skip_s cn52xx;
struct cvmx_ipd_1st_mbuff_skip_s cn52xxp1;
struct cvmx_ipd_1st_mbuff_skip_s cn56xx;
struct cvmx_ipd_1st_mbuff_skip_s cn56xxp1;
struct cvmx_ipd_1st_mbuff_skip_s cn58xx;
struct cvmx_ipd_1st_mbuff_skip_s cn58xxp1;
} cvmx_ipd_1st_mbuff_skip_t;
/**
* cvmx_ipd_1st_next_ptr_back
*
* IPD_1st_NEXT_PTR_BACK = IPD First Next Pointer Back Values
*
* Contains the Back Field for use in creating the Next Pointer Header for the First MBUF
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_1st_next_ptr_back_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t back : 4; /**< Used to find head of buffer from the nxt-hdr-ptr. */
#else
uint64_t back : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_ipd_1st_next_ptr_back_s cn30xx;
struct cvmx_ipd_1st_next_ptr_back_s cn31xx;
struct cvmx_ipd_1st_next_ptr_back_s cn38xx;
struct cvmx_ipd_1st_next_ptr_back_s cn38xxp2;
struct cvmx_ipd_1st_next_ptr_back_s cn50xx;
struct cvmx_ipd_1st_next_ptr_back_s cn52xx;
struct cvmx_ipd_1st_next_ptr_back_s cn52xxp1;
struct cvmx_ipd_1st_next_ptr_back_s cn56xx;
struct cvmx_ipd_1st_next_ptr_back_s cn56xxp1;
struct cvmx_ipd_1st_next_ptr_back_s cn58xx;
struct cvmx_ipd_1st_next_ptr_back_s cn58xxp1;
} cvmx_ipd_1st_next_ptr_back_t;
/**
* cvmx_ipd_2nd_next_ptr_back
*
* IPD_2nd_NEXT_PTR_BACK = IPD Second Next Pointer Back Value
*
* Contains the Back Field for use in creating the Next Pointer Header for the First MBUF
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_2nd_next_ptr_back_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t back : 4; /**< Used to find head of buffer from the nxt-hdr-ptr. */
#else
uint64_t back : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_ipd_2nd_next_ptr_back_s cn30xx;
struct cvmx_ipd_2nd_next_ptr_back_s cn31xx;
struct cvmx_ipd_2nd_next_ptr_back_s cn38xx;
struct cvmx_ipd_2nd_next_ptr_back_s cn38xxp2;
struct cvmx_ipd_2nd_next_ptr_back_s cn50xx;
struct cvmx_ipd_2nd_next_ptr_back_s cn52xx;
struct cvmx_ipd_2nd_next_ptr_back_s cn52xxp1;
struct cvmx_ipd_2nd_next_ptr_back_s cn56xx;
struct cvmx_ipd_2nd_next_ptr_back_s cn56xxp1;
struct cvmx_ipd_2nd_next_ptr_back_s cn58xx;
struct cvmx_ipd_2nd_next_ptr_back_s cn58xxp1;
} cvmx_ipd_2nd_next_ptr_back_t;
/**
* cvmx_ipd_bist_status
*
* IPD_BIST_STATUS = IPD BIST STATUS
*
* BIST Status for IPD's Memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t csr_mem : 1; /**< CSR Register Memory Bist Status. */
uint64_t csr_ncmd : 1; /**< CSR NCB Commands Memory Bist Status. */
uint64_t pwq_wqed : 1; /**< PWQ PIP WQE DONE Memory Bist Status. */
uint64_t pwq_wp1 : 1; /**< PWQ WQE PAGE1 PTR Memory Bist Status. */
uint64_t pwq_pow : 1; /**< PWQ POW MEM Memory Bist Status. */
uint64_t ipq_pbe1 : 1; /**< IPQ PBE1 Memory Bist Status. */
uint64_t ipq_pbe0 : 1; /**< IPQ PBE0 Memory Bist Status. */
uint64_t pbm3 : 1; /**< PBM3 Memory Bist Status. */
uint64_t pbm2 : 1; /**< PBM2 Memory Bist Status. */
uint64_t pbm1 : 1; /**< PBM1 Memory Bist Status. */
uint64_t pbm0 : 1; /**< PBM0 Memory Bist Status. */
uint64_t pbm_word : 1; /**< PBM_WORD Memory Bist Status. */
uint64_t pwq1 : 1; /**< PWQ1 Memory Bist Status. */
uint64_t pwq0 : 1; /**< PWQ0 Memory Bist Status. */
uint64_t prc_off : 1; /**< PRC_OFF Memory Bist Status. */
uint64_t ipd_old : 1; /**< IPD_OLD Memory Bist Status. */
uint64_t ipd_new : 1; /**< IPD_NEW Memory Bist Status. */
uint64_t pwp : 1; /**< PWP Memory Bist Status. */
#else
uint64_t pwp : 1;
uint64_t ipd_new : 1;
uint64_t ipd_old : 1;
uint64_t prc_off : 1;
uint64_t pwq0 : 1;
uint64_t pwq1 : 1;
uint64_t pbm_word : 1;
uint64_t pbm0 : 1;
uint64_t pbm1 : 1;
uint64_t pbm2 : 1;
uint64_t pbm3 : 1;
uint64_t ipq_pbe0 : 1;
uint64_t ipq_pbe1 : 1;
uint64_t pwq_pow : 1;
uint64_t pwq_wp1 : 1;
uint64_t pwq_wqed : 1;
uint64_t csr_ncmd : 1;
uint64_t csr_mem : 1;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_ipd_bist_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t pwq_wqed : 1; /**< PWQ PIP WQE DONE Memory Bist Status. */
uint64_t pwq_wp1 : 1; /**< PWQ WQE PAGE1 PTR Memory Bist Status. */
uint64_t pwq_pow : 1; /**< PWQ POW MEM Memory Bist Status. */
uint64_t ipq_pbe1 : 1; /**< IPQ PBE1 Memory Bist Status. */
uint64_t ipq_pbe0 : 1; /**< IPQ PBE0 Memory Bist Status. */
uint64_t pbm3 : 1; /**< PBM3 Memory Bist Status. */
uint64_t pbm2 : 1; /**< PBM2 Memory Bist Status. */
uint64_t pbm1 : 1; /**< PBM1 Memory Bist Status. */
uint64_t pbm0 : 1; /**< PBM0 Memory Bist Status. */
uint64_t pbm_word : 1; /**< PBM_WORD Memory Bist Status. */
uint64_t pwq1 : 1; /**< PWQ1 Memory Bist Status. */
uint64_t pwq0 : 1; /**< PWQ0 Memory Bist Status. */
uint64_t prc_off : 1; /**< PRC_OFF Memory Bist Status. */
uint64_t ipd_old : 1; /**< IPD_OLD Memory Bist Status. */
uint64_t ipd_new : 1; /**< IPD_NEW Memory Bist Status. */
uint64_t pwp : 1; /**< PWP Memory Bist Status. */
#else
uint64_t pwp : 1;
uint64_t ipd_new : 1;
uint64_t ipd_old : 1;
uint64_t prc_off : 1;
uint64_t pwq0 : 1;
uint64_t pwq1 : 1;
uint64_t pbm_word : 1;
uint64_t pbm0 : 1;
uint64_t pbm1 : 1;
uint64_t pbm2 : 1;
uint64_t pbm3 : 1;
uint64_t ipq_pbe0 : 1;
uint64_t ipq_pbe1 : 1;
uint64_t pwq_pow : 1;
uint64_t pwq_wp1 : 1;
uint64_t pwq_wqed : 1;
uint64_t reserved_16_63 : 48;
#endif
} cn30xx;
struct cvmx_ipd_bist_status_cn30xx cn31xx;
struct cvmx_ipd_bist_status_cn30xx cn38xx;
struct cvmx_ipd_bist_status_cn30xx cn38xxp2;
struct cvmx_ipd_bist_status_cn30xx cn50xx;
struct cvmx_ipd_bist_status_s cn52xx;
struct cvmx_ipd_bist_status_s cn52xxp1;
struct cvmx_ipd_bist_status_s cn56xx;
struct cvmx_ipd_bist_status_s cn56xxp1;
struct cvmx_ipd_bist_status_cn30xx cn58xx;
struct cvmx_ipd_bist_status_cn30xx cn58xxp1;
} cvmx_ipd_bist_status_t;
/**
* cvmx_ipd_bp_prt_red_end
*
* IPD_BP_PRT_RED_END = IPD Backpressure Port RED Enable
*
* When IPD applies backpressure to a PORT and the corresponding bit in this register is set,
* the RED Unit will drop packets for that port.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_bp_prt_red_end_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t prt_enb : 40; /**< The port corresponding to the bit position in this
field, will allow RED to drop back when port level
backpressure is applied to the port. The applying
of port-level backpressure for this RED dropping
does not take into consideration the value of
IPD_PORTX_BP_PAGE_CNT[BP_ENB]. */
#else
uint64_t prt_enb : 40;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_ipd_bp_prt_red_end_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t prt_enb : 36; /**< The port corresponding to the bit position in this
field, will allow RED to drop back when port level
backpressure is applied to the port. The applying
of port-level backpressure for this RED dropping
does not take into consideration the value of
IPD_PORTX_BP_PAGE_CNT[BP_ENB]. */
#else
uint64_t prt_enb : 36;
uint64_t reserved_36_63 : 28;
#endif
} cn30xx;
struct cvmx_ipd_bp_prt_red_end_cn30xx cn31xx;
struct cvmx_ipd_bp_prt_red_end_cn30xx cn38xx;
struct cvmx_ipd_bp_prt_red_end_cn30xx cn38xxp2;
struct cvmx_ipd_bp_prt_red_end_cn30xx cn50xx;
struct cvmx_ipd_bp_prt_red_end_s cn52xx;
struct cvmx_ipd_bp_prt_red_end_s cn52xxp1;
struct cvmx_ipd_bp_prt_red_end_s cn56xx;
struct cvmx_ipd_bp_prt_red_end_s cn56xxp1;
struct cvmx_ipd_bp_prt_red_end_cn30xx cn58xx;
struct cvmx_ipd_bp_prt_red_end_cn30xx cn58xxp1;
} cvmx_ipd_bp_prt_red_end_t;
/**
* cvmx_ipd_clk_count
*
* IPD_CLK_COUNT = IPD Clock Count
*
* Counts the number of core clocks periods since the de-asserition of reset.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_clk_count_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t clk_cnt : 64; /**< This counter will be zeroed when reset is applied
and will increment every rising edgge of the
core-clock. PASS2 FIELD. */
#else
uint64_t clk_cnt : 64;
#endif
} s;
struct cvmx_ipd_clk_count_s cn30xx;
struct cvmx_ipd_clk_count_s cn31xx;
struct cvmx_ipd_clk_count_s cn38xx;
struct cvmx_ipd_clk_count_s cn38xxp2;
struct cvmx_ipd_clk_count_s cn50xx;
struct cvmx_ipd_clk_count_s cn52xx;
struct cvmx_ipd_clk_count_s cn52xxp1;
struct cvmx_ipd_clk_count_s cn56xx;
struct cvmx_ipd_clk_count_s cn56xxp1;
struct cvmx_ipd_clk_count_s cn58xx;
struct cvmx_ipd_clk_count_s cn58xxp1;
} cvmx_ipd_clk_count_t;
/**
* cvmx_ipd_ctl_status
*
* IPD_CTL_STATUS = IPS'd Control Status Register
*
* The number of words in a MBUFF used for packet data store.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t no_wptr : 1; /**< When set '1' the WQE pointers will not be used and
the WQE will be located at the front of the packet. */
uint64_t pq_apkt : 1; /**< When set IPD_PORT_QOS_X_CNT WILL be incremented
by one for every work queue entry that is sent to
POW. */
uint64_t pq_nabuf : 1; /**< When set IPD_PORT_QOS_X_CNT WILL NOT be
incremented when IPD allocates a buffer for a
packet. */
uint64_t ipd_full : 1; /**< When clear '0' the IPD acts normaly.
When set '1' the IPD drive the IPD_BUFF_FULL line to
the IOB-arbiter, telling it to not give grants to
NCB devices sending packet data. */
uint64_t pkt_off : 1; /**< When clear '0' the IPD working normaly,
buffering the received packet data. When set '1'
the IPD will not buffer the received packet data. */
uint64_t len_m8 : 1; /**< Setting of this bit will subtract 8 from the
data-length field in the header written wo the
POW and the top of a MBUFF.
OCTEAN PASS2 generates a length that includes the
length of the data + 8 for the header-field. By
setting this bit the 8 for the instr-field will
not be included in the length field of the header.
NOTE: IPD is compliant with the spec when this
field is '1'. */
uint64_t reset : 1; /**< When set '1' causes a reset of the IPD, except
RSL. */
uint64_t addpkt : 1; /**< When IPD_CTL_STATUS[ADDPKT] is set,
IPD_PORT_BP_COUNTERS_PAIR(port)[CNT_VAL]
WILL be incremented by one for every work
queue entry that is sent to POW.
PASS-2 Field. */
uint64_t naddbuf : 1; /**< When IPD_CTL_STATUS[NADDBUF] is set,
IPD_PORT_BP_COUNTERS_PAIR(port)[CNT_VAL]
WILL NOT be incremented when IPD allocates a
buffer for a packet on the port.
PASS-2 Field. */
uint64_t pkt_lend : 1; /**< Changes PKT to little endian writes to L2C */
uint64_t wqe_lend : 1; /**< Changes WQE to little endian writes to L2C */
uint64_t pbp_en : 1; /**< Port back pressure enable. When set '1' enables
the sending of port level backpressure to the
Octane input-ports. Once enabled the sending of
port-level-backpressure can not be disabled by
changing the value of this bit. */
cvmx_ipd_mode_t opc_mode : 2; /**< 0 ==> All packet data (and next buffer pointers)
is written through to memory.
1 ==> All packet data (and next buffer pointers) is
written into the cache.
2 ==> The first aligned cache block holding the
packet data (and initial next buffer pointer) is
written to the L2 cache, all remaining cache blocks
are not written to the L2 cache.
3 ==> The first two aligned cache blocks holding
the packet data (and initial next buffer pointer)
are written to the L2 cache, all remaining cache
blocks are not written to the L2 cache. */
uint64_t ipd_en : 1; /**< When set '1' enable the operation of the IPD.
When clear '0', the IPD will appear to the
IOB-arbiter to be applying backpressure, this
causes the IOB-Arbiter to not send grants to NCB
devices requesting to send packet data to the IPD. */
#else
uint64_t ipd_en : 1;
cvmx_ipd_mode_t opc_mode : 2;
uint64_t pbp_en : 1;
uint64_t wqe_lend : 1;
uint64_t pkt_lend : 1;
uint64_t naddbuf : 1;
uint64_t addpkt : 1;
uint64_t reset : 1;
uint64_t len_m8 : 1;
uint64_t pkt_off : 1;
uint64_t ipd_full : 1;
uint64_t pq_nabuf : 1;
uint64_t pq_apkt : 1;
uint64_t no_wptr : 1;
uint64_t reserved_15_63 : 49;
#endif
} s;
struct cvmx_ipd_ctl_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t len_m8 : 1; /**< Setting of this bit will subtract 8 from the
data-length field in the header written wo the
POW and the top of a MBUFF.
OCTEAN generates a length that includes the
length of the data + 8 for the header-field. By
setting this bit the 8 for the instr-field will
not be included in the length field of the header.
NOTE: IPD is compliant with the spec when this
field is '1'. */
uint64_t reset : 1; /**< When set '1' causes a reset of the IPD, except
RSL. */
uint64_t addpkt : 1; /**< When IPD_CTL_STATUS[ADDPKT] is set,
IPD_PORT_BP_COUNTERS_PAIR(port)[CNT_VAL]
WILL be incremented by one for every work
queue entry that is sent to POW. */
uint64_t naddbuf : 1; /**< When IPD_CTL_STATUS[NADDBUF] is set,
IPD_PORT_BP_COUNTERS_PAIR(port)[CNT_VAL]
WILL NOT be incremented when IPD allocates a
buffer for a packet on the port. */
uint64_t pkt_lend : 1; /**< Changes PKT to little endian writes to L2C */
uint64_t wqe_lend : 1; /**< Changes WQE to little endian writes to L2C */
uint64_t pbp_en : 1; /**< Port back pressure enable. When set '1' enables
the sending of port level backpressure to the
Octane input-ports. Once enabled the sending of
port-level-backpressure can not be disabled by
changing the value of this bit.
GMXX_INF_MODE[EN] must be set to '1' for each
packet interface which requires port back pressure
prior to setting PBP_EN to '1'. */
cvmx_ipd_mode_t opc_mode : 2; /**< 0 ==> All packet data (and next buffer pointers)
is written through to memory.
1 ==> All packet data (and next buffer pointers) is
written into the cache.
2 ==> The first aligned cache block holding the
packet data (and initial next buffer pointer) is
written to the L2 cache, all remaining cache blocks
are not written to the L2 cache.
3 ==> The first two aligned cache blocks holding
the packet data (and initial next buffer pointer)
are written to the L2 cache, all remaining cache
blocks are not written to the L2 cache. */
uint64_t ipd_en : 1; /**< When set '1' enable the operation of the IPD. */
#else
uint64_t ipd_en : 1;
cvmx_ipd_mode_t opc_mode : 2;
uint64_t pbp_en : 1;
uint64_t wqe_lend : 1;
uint64_t pkt_lend : 1;
uint64_t naddbuf : 1;
uint64_t addpkt : 1;
uint64_t reset : 1;
uint64_t len_m8 : 1;
uint64_t reserved_10_63 : 54;
#endif
} cn30xx;
struct cvmx_ipd_ctl_status_cn30xx cn31xx;
struct cvmx_ipd_ctl_status_cn30xx cn38xx;
struct cvmx_ipd_ctl_status_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t reset : 1; /**< When set '1' causes a reset of the IPD, except
RSL. */
uint64_t addpkt : 1; /**< When IPD_CTL_STATUS[ADDPKT] is set,
IPD_PORT_BP_COUNTERS_PAIR(port)[CNT_VAL]
WILL be incremented by one for every work
queue entry that is sent to POW.
PASS-2 Field. */
uint64_t naddbuf : 1; /**< When IPD_CTL_STATUS[NADDBUF] is set,
IPD_PORT_BP_COUNTERS_PAIR(port)[CNT_VAL]
WILL NOT be incremented when IPD allocates a
buffer for a packet on the port.
PASS-2 Field. */
uint64_t pkt_lend : 1; /**< Changes PKT to little endian writes to L2C */
uint64_t wqe_lend : 1; /**< Changes WQE to little endian writes to L2C */
uint64_t pbp_en : 1; /**< Port back pressure enable. When set '1' enables
the sending of port level backpressure to the
Octane input-ports. Once enabled the sending of
port-level-backpressure can not be disabled by
changing the value of this bit. */
cvmx_ipd_mode_t opc_mode : 2; /**< 0 ==> All packet data (and next buffer pointers)
is written through to memory.
1 ==> All packet data (and next buffer pointers) is
written into the cache.
2 ==> The first aligned cache block holding the
packet data (and initial next buffer pointer) is
written to the L2 cache, all remaining cache blocks
are not written to the L2 cache.
3 ==> The first two aligned cache blocks holding
the packet data (and initial next buffer pointer)
are written to the L2 cache, all remaining cache
blocks are not written to the L2 cache. */
uint64_t ipd_en : 1; /**< When set '1' enable the operation of the IPD. */
#else
uint64_t ipd_en : 1;
cvmx_ipd_mode_t opc_mode : 2;
uint64_t pbp_en : 1;
uint64_t wqe_lend : 1;
uint64_t pkt_lend : 1;
uint64_t naddbuf : 1;
uint64_t addpkt : 1;
uint64_t reset : 1;
uint64_t reserved_9_63 : 55;
#endif
} cn38xxp2;
struct cvmx_ipd_ctl_status_s cn50xx;
struct cvmx_ipd_ctl_status_s cn52xx;
struct cvmx_ipd_ctl_status_s cn52xxp1;
struct cvmx_ipd_ctl_status_s cn56xx;
struct cvmx_ipd_ctl_status_s cn56xxp1;
struct cvmx_ipd_ctl_status_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t ipd_full : 1; /**< When clear '0' the IPD acts normaly.
When set '1' the IPD drive the IPD_BUFF_FULL line to
the IOB-arbiter, telling it to not give grants to
NCB devices sending packet data. */
uint64_t pkt_off : 1; /**< When clear '0' the IPD working normaly,
buffering the received packet data. When set '1'
the IPD will not buffer the received packet data. */
uint64_t len_m8 : 1; /**< Setting of this bit will subtract 8 from the
data-length field in the header written wo the
POW and the top of a MBUFF.
OCTEAN PASS2 generates a length that includes the
length of the data + 8 for the header-field. By
setting this bit the 8 for the instr-field will
not be included in the length field of the header.
NOTE: IPD is compliant with the spec when this
field is '1'. */
uint64_t reset : 1; /**< When set '1' causes a reset of the IPD, except
RSL. */
uint64_t addpkt : 1; /**< When IPD_CTL_STATUS[ADDPKT] is set,
IPD_PORT_BP_COUNTERS_PAIR(port)[CNT_VAL]
WILL be incremented by one for every work
queue entry that is sent to POW.
PASS-2 Field. */
uint64_t naddbuf : 1; /**< When IPD_CTL_STATUS[NADDBUF] is set,
IPD_PORT_BP_COUNTERS_PAIR(port)[CNT_VAL]
WILL NOT be incremented when IPD allocates a
buffer for a packet on the port.
PASS-2 Field. */
uint64_t pkt_lend : 1; /**< Changes PKT to little endian writes to L2C */
uint64_t wqe_lend : 1; /**< Changes WQE to little endian writes to L2C */
uint64_t pbp_en : 1; /**< Port back pressure enable. When set '1' enables
the sending of port level backpressure to the
Octane input-ports. Once enabled the sending of
port-level-backpressure can not be disabled by
changing the value of this bit. */
cvmx_ipd_mode_t opc_mode : 2; /**< 0 ==> All packet data (and next buffer pointers)
is written through to memory.
1 ==> All packet data (and next buffer pointers) is
written into the cache.
2 ==> The first aligned cache block holding the
packet data (and initial next buffer pointer) is
written to the L2 cache, all remaining cache blocks
are not written to the L2 cache.
3 ==> The first two aligned cache blocks holding
the packet data (and initial next buffer pointer)
are written to the L2 cache, all remaining cache
blocks are not written to the L2 cache. */
uint64_t ipd_en : 1; /**< When set '1' enable the operation of the IPD.
When clear '0', the IPD will appear to the
IOB-arbiter to be applying backpressure, this
causes the IOB-Arbiter to not send grants to NCB
devices requesting to send packet data to the IPD. */
#else
uint64_t ipd_en : 1;
cvmx_ipd_mode_t opc_mode : 2;
uint64_t pbp_en : 1;
uint64_t wqe_lend : 1;
uint64_t pkt_lend : 1;
uint64_t naddbuf : 1;
uint64_t addpkt : 1;
uint64_t reset : 1;
uint64_t len_m8 : 1;
uint64_t pkt_off : 1;
uint64_t ipd_full : 1;
uint64_t reserved_12_63 : 52;
#endif
} cn58xx;
struct cvmx_ipd_ctl_status_cn58xx cn58xxp1;
} cvmx_ipd_ctl_status_t;
/**
* cvmx_ipd_int_enb
*
* IPD_INTERRUPT_ENB = IPD Interrupt Enable Register
*
* Used to enable the various interrupting conditions of IPD
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t pq_sub : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set. */
uint64_t pq_add : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set. */
uint64_t bc_ovr : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t d_coll : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t c_coll : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t cc_ovr : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t dc_ovr : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t bp_sub : 1; /**< Enables interrupts when a backpressure subtract
has an illegal value. */
uint64_t prc_par3 : 1; /**< Enable parity error interrupts for bits
[127:96] of the PBM memory. */
uint64_t prc_par2 : 1; /**< Enable parity error interrupts for bits
[95:64] of the PBM memory. */
uint64_t prc_par1 : 1; /**< Enable parity error interrupts for bits
[63:32] of the PBM memory. */
uint64_t prc_par0 : 1; /**< Enable parity error interrupts for bits
[31:0] of the PBM memory. */
#else
uint64_t prc_par0 : 1;
uint64_t prc_par1 : 1;
uint64_t prc_par2 : 1;
uint64_t prc_par3 : 1;
uint64_t bp_sub : 1;
uint64_t dc_ovr : 1;
uint64_t cc_ovr : 1;
uint64_t c_coll : 1;
uint64_t d_coll : 1;
uint64_t bc_ovr : 1;
uint64_t pq_add : 1;
uint64_t pq_sub : 1;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_ipd_int_enb_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t bp_sub : 1; /**< Enables interrupts when a backpressure subtract
has an illegal value. */
uint64_t prc_par3 : 1; /**< Enable parity error interrupts for bits
[127:96] of the PBM memory. */
uint64_t prc_par2 : 1; /**< Enable parity error interrupts for bits
[95:64] of the PBM memory. */
uint64_t prc_par1 : 1; /**< Enable parity error interrupts for bits
[63:32] of the PBM memory. */
uint64_t prc_par0 : 1; /**< Enable parity error interrupts for bits
[31:0] of the PBM memory. */
#else
uint64_t prc_par0 : 1;
uint64_t prc_par1 : 1;
uint64_t prc_par2 : 1;
uint64_t prc_par3 : 1;
uint64_t bp_sub : 1;
uint64_t reserved_5_63 : 59;
#endif
} cn30xx;
struct cvmx_ipd_int_enb_cn30xx cn31xx;
struct cvmx_ipd_int_enb_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t bc_ovr : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t d_coll : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t c_coll : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t cc_ovr : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t dc_ovr : 1; /**< Allows an interrupt to be sent when the
corresponding bit in the IPD_INT_SUM is set.
This is a PASS-3 Field. */
uint64_t bp_sub : 1; /**< Enables interrupts when a backpressure subtract
has an illegal value. */
uint64_t prc_par3 : 1; /**< Enable parity error interrupts for bits
[127:96] of the PBM memory. */
uint64_t prc_par2 : 1; /**< Enable parity error interrupts for bits
[95:64] of the PBM memory. */
uint64_t prc_par1 : 1; /**< Enable parity error interrupts for bits
[63:32] of the PBM memory. */
uint64_t prc_par0 : 1; /**< Enable parity error interrupts for bits
[31:0] of the PBM memory. */
#else
uint64_t prc_par0 : 1;
uint64_t prc_par1 : 1;
uint64_t prc_par2 : 1;
uint64_t prc_par3 : 1;
uint64_t bp_sub : 1;
uint64_t dc_ovr : 1;
uint64_t cc_ovr : 1;
uint64_t c_coll : 1;
uint64_t d_coll : 1;
uint64_t bc_ovr : 1;
uint64_t reserved_10_63 : 54;
#endif
} cn38xx;
struct cvmx_ipd_int_enb_cn30xx cn38xxp2;
struct cvmx_ipd_int_enb_cn38xx cn50xx;
struct cvmx_ipd_int_enb_s cn52xx;
struct cvmx_ipd_int_enb_s cn52xxp1;
struct cvmx_ipd_int_enb_s cn56xx;
struct cvmx_ipd_int_enb_s cn56xxp1;
struct cvmx_ipd_int_enb_cn38xx cn58xx;
struct cvmx_ipd_int_enb_cn38xx cn58xxp1;
} cvmx_ipd_int_enb_t;
/**
* cvmx_ipd_int_sum
*
* IPD_INTERRUPT_SUM = IPD Interrupt Summary Register
*
* Set when an interrupt condition occurs, write '1' to clear.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t pq_sub : 1; /**< Set when a port-qos does an sub to the count
that causes the counter to wrap. */
uint64_t pq_add : 1; /**< Set when a port-qos does an add to the count
that causes the counter to wrap. */
uint64_t bc_ovr : 1; /**< Set when the byte-count to send to IOB overflows.
This is a PASS-3 Field. */
uint64_t d_coll : 1; /**< Set when the packet/WQE data to be sent to IOB
collides.
This is a PASS-3 Field. */
uint64_t c_coll : 1; /**< Set when the packet/WQE commands to be sent to IOB
collides.
This is a PASS-3 Field. */
uint64_t cc_ovr : 1; /**< Set when the command credits to the IOB overflow.
This is a PASS-3 Field. */
uint64_t dc_ovr : 1; /**< Set when the data credits to the IOB overflow.
This is a PASS-3 Field. */
uint64_t bp_sub : 1; /**< Set when a backpressure subtract is done with a
supplied illegal value. */
uint64_t prc_par3 : 1; /**< Set when a parity error is dected for bits
[127:96] of the PBM memory. */
uint64_t prc_par2 : 1; /**< Set when a parity error is dected for bits
[95:64] of the PBM memory. */
uint64_t prc_par1 : 1; /**< Set when a parity error is dected for bits
[63:32] of the PBM memory. */
uint64_t prc_par0 : 1; /**< Set when a parity error is dected for bits
[31:0] of the PBM memory. */
#else
uint64_t prc_par0 : 1;
uint64_t prc_par1 : 1;
uint64_t prc_par2 : 1;
uint64_t prc_par3 : 1;
uint64_t bp_sub : 1;
uint64_t dc_ovr : 1;
uint64_t cc_ovr : 1;
uint64_t c_coll : 1;
uint64_t d_coll : 1;
uint64_t bc_ovr : 1;
uint64_t pq_add : 1;
uint64_t pq_sub : 1;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_ipd_int_sum_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t bp_sub : 1; /**< Set when a backpressure subtract is done with a
supplied illegal value. */
uint64_t prc_par3 : 1; /**< Set when a parity error is dected for bits
[127:96] of the PBM memory. */
uint64_t prc_par2 : 1; /**< Set when a parity error is dected for bits
[95:64] of the PBM memory. */
uint64_t prc_par1 : 1; /**< Set when a parity error is dected for bits
[63:32] of the PBM memory. */
uint64_t prc_par0 : 1; /**< Set when a parity error is dected for bits
[31:0] of the PBM memory. */
#else
uint64_t prc_par0 : 1;
uint64_t prc_par1 : 1;
uint64_t prc_par2 : 1;
uint64_t prc_par3 : 1;
uint64_t bp_sub : 1;
uint64_t reserved_5_63 : 59;
#endif
} cn30xx;
struct cvmx_ipd_int_sum_cn30xx cn31xx;
struct cvmx_ipd_int_sum_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t bc_ovr : 1; /**< Set when the byte-count to send to IOB overflows.
This is a PASS-3 Field. */
uint64_t d_coll : 1; /**< Set when the packet/WQE data to be sent to IOB
collides.
This is a PASS-3 Field. */
uint64_t c_coll : 1; /**< Set when the packet/WQE commands to be sent to IOB
collides.
This is a PASS-3 Field. */
uint64_t cc_ovr : 1; /**< Set when the command credits to the IOB overflow.
This is a PASS-3 Field. */
uint64_t dc_ovr : 1; /**< Set when the data credits to the IOB overflow.
This is a PASS-3 Field. */
uint64_t bp_sub : 1; /**< Set when a backpressure subtract is done with a
supplied illegal value. */
uint64_t prc_par3 : 1; /**< Set when a parity error is dected for bits
[127:96] of the PBM memory. */
uint64_t prc_par2 : 1; /**< Set when a parity error is dected for bits
[95:64] of the PBM memory. */
uint64_t prc_par1 : 1; /**< Set when a parity error is dected for bits
[63:32] of the PBM memory. */
uint64_t prc_par0 : 1; /**< Set when a parity error is dected for bits
[31:0] of the PBM memory. */
#else
uint64_t prc_par0 : 1;
uint64_t prc_par1 : 1;
uint64_t prc_par2 : 1;
uint64_t prc_par3 : 1;
uint64_t bp_sub : 1;
uint64_t dc_ovr : 1;
uint64_t cc_ovr : 1;
uint64_t c_coll : 1;
uint64_t d_coll : 1;
uint64_t bc_ovr : 1;
uint64_t reserved_10_63 : 54;
#endif
} cn38xx;
struct cvmx_ipd_int_sum_cn30xx cn38xxp2;
struct cvmx_ipd_int_sum_cn38xx cn50xx;
struct cvmx_ipd_int_sum_s cn52xx;
struct cvmx_ipd_int_sum_s cn52xxp1;
struct cvmx_ipd_int_sum_s cn56xx;
struct cvmx_ipd_int_sum_s cn56xxp1;
struct cvmx_ipd_int_sum_cn38xx cn58xx;
struct cvmx_ipd_int_sum_cn38xx cn58xxp1;
} cvmx_ipd_int_sum_t;
/**
* cvmx_ipd_not_1st_mbuff_skip
*
* IPD_NOT_1ST_MBUFF_SKIP = IPD Not First MBUFF Word Skip Size
*
* The number of words that the IPD will skip when writing any MBUFF that is not the first.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_not_1st_mbuff_skip_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t skip_sz : 6; /**< The number of 8-byte words from the top of any
MBUFF, that is not the 1st MBUFF, that the IPD
will write the next-pointer.
Legal values are 0 to 32, where the MAX value
is also limited to:
IPD_PACKET_MBUFF_SIZE[MB_SIZE] - 16. */
#else
uint64_t skip_sz : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_ipd_not_1st_mbuff_skip_s cn30xx;
struct cvmx_ipd_not_1st_mbuff_skip_s cn31xx;
struct cvmx_ipd_not_1st_mbuff_skip_s cn38xx;
struct cvmx_ipd_not_1st_mbuff_skip_s cn38xxp2;
struct cvmx_ipd_not_1st_mbuff_skip_s cn50xx;
struct cvmx_ipd_not_1st_mbuff_skip_s cn52xx;
struct cvmx_ipd_not_1st_mbuff_skip_s cn52xxp1;
struct cvmx_ipd_not_1st_mbuff_skip_s cn56xx;
struct cvmx_ipd_not_1st_mbuff_skip_s cn56xxp1;
struct cvmx_ipd_not_1st_mbuff_skip_s cn58xx;
struct cvmx_ipd_not_1st_mbuff_skip_s cn58xxp1;
} cvmx_ipd_not_1st_mbuff_skip_t;
/**
* cvmx_ipd_packet_mbuff_size
*
* IPD_PACKET_MBUFF_SIZE = IPD's PACKET MUBUF Size In Words
*
* The number of words in a MBUFF used for packet data store.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_packet_mbuff_size_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t mb_size : 12; /**< The number of 8-byte words in a MBUF.
This must be a number in the range of 32 to
2048.
This is also the size of the FPA's
Queue-0 Free-Page. */
#else
uint64_t mb_size : 12;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_ipd_packet_mbuff_size_s cn30xx;
struct cvmx_ipd_packet_mbuff_size_s cn31xx;
struct cvmx_ipd_packet_mbuff_size_s cn38xx;
struct cvmx_ipd_packet_mbuff_size_s cn38xxp2;
struct cvmx_ipd_packet_mbuff_size_s cn50xx;
struct cvmx_ipd_packet_mbuff_size_s cn52xx;
struct cvmx_ipd_packet_mbuff_size_s cn52xxp1;
struct cvmx_ipd_packet_mbuff_size_s cn56xx;
struct cvmx_ipd_packet_mbuff_size_s cn56xxp1;
struct cvmx_ipd_packet_mbuff_size_s cn58xx;
struct cvmx_ipd_packet_mbuff_size_s cn58xxp1;
} cvmx_ipd_packet_mbuff_size_t;
/**
* cvmx_ipd_pkt_ptr_valid
*
* IPD_PKT_PTR_VALID = IPD's Packet Pointer Valid
*
* The value of the packet-pointer fetched and in the valid register.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_pkt_ptr_valid_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t ptr : 29; /**< Pointer value. */
#else
uint64_t ptr : 29;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_ipd_pkt_ptr_valid_s cn30xx;
struct cvmx_ipd_pkt_ptr_valid_s cn31xx;
struct cvmx_ipd_pkt_ptr_valid_s cn38xx;
struct cvmx_ipd_pkt_ptr_valid_s cn50xx;
struct cvmx_ipd_pkt_ptr_valid_s cn52xx;
struct cvmx_ipd_pkt_ptr_valid_s cn52xxp1;
struct cvmx_ipd_pkt_ptr_valid_s cn56xx;
struct cvmx_ipd_pkt_ptr_valid_s cn56xxp1;
struct cvmx_ipd_pkt_ptr_valid_s cn58xx;
struct cvmx_ipd_pkt_ptr_valid_s cn58xxp1;
} cvmx_ipd_pkt_ptr_valid_t;
/**
* cvmx_ipd_port#_bp_page_cnt
*
* IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count
*
* The number of pages in use by the port that when exceeded, backpressure will be applied to the port.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_portx_bp_page_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t bp_enb : 1; /**< When set '1' BP will be applied, if '0' BP will
not be applied to port. */
uint64_t page_cnt : 17; /**< The number of page pointers assigned to
the port, that when exceeded will cause
back-pressure to be applied to the port.
This value is in 256 page-pointer increments,
(i.e. 0 = 0-page-ptrs, 1 = 256-page-ptrs,..) */
#else
uint64_t page_cnt : 17;
uint64_t bp_enb : 1;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_ipd_portx_bp_page_cnt_s cn30xx;
struct cvmx_ipd_portx_bp_page_cnt_s cn31xx;
struct cvmx_ipd_portx_bp_page_cnt_s cn38xx;
struct cvmx_ipd_portx_bp_page_cnt_s cn38xxp2;
struct cvmx_ipd_portx_bp_page_cnt_s cn50xx;
struct cvmx_ipd_portx_bp_page_cnt_s cn52xx;
struct cvmx_ipd_portx_bp_page_cnt_s cn52xxp1;
struct cvmx_ipd_portx_bp_page_cnt_s cn56xx;
struct cvmx_ipd_portx_bp_page_cnt_s cn56xxp1;
struct cvmx_ipd_portx_bp_page_cnt_s cn58xx;
struct cvmx_ipd_portx_bp_page_cnt_s cn58xxp1;
} cvmx_ipd_portx_bp_page_cnt_t;
/**
* cvmx_ipd_port#_bp_page_cnt2
*
* IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count
*
* The number of pages in use by the port that when exceeded, backpressure will be applied to the port.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_portx_bp_page_cnt2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t bp_enb : 1; /**< When set '1' BP will be applied, if '0' BP will
not be applied to port. */
uint64_t page_cnt : 17; /**< The number of page pointers assigned to
the port, that when exceeded will cause
back-pressure to be applied to the port.
This value is in 256 page-pointer increments,
(i.e. 0 = 0-page-ptrs, 1 = 256-page-ptrs,..) */
#else
uint64_t page_cnt : 17;
uint64_t bp_enb : 1;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_ipd_portx_bp_page_cnt2_s cn52xx;
struct cvmx_ipd_portx_bp_page_cnt2_s cn52xxp1;
struct cvmx_ipd_portx_bp_page_cnt2_s cn56xx;
struct cvmx_ipd_portx_bp_page_cnt2_s cn56xxp1;
} cvmx_ipd_portx_bp_page_cnt2_t;
/**
* cvmx_ipd_port_bp_counters2_pair#
*
* IPD_PORT_BP_COUNTERS2_PAIRX = MBUF Counters port Ports used to generate Back Pressure Per Port.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_port_bp_counters2_pairx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_25_63 : 39;
uint64_t cnt_val : 25; /**< Number of MBUFs being used by data on this port. */
#else
uint64_t cnt_val : 25;
uint64_t reserved_25_63 : 39;
#endif
} s;
struct cvmx_ipd_port_bp_counters2_pairx_s cn52xx;
struct cvmx_ipd_port_bp_counters2_pairx_s cn52xxp1;
struct cvmx_ipd_port_bp_counters2_pairx_s cn56xx;
struct cvmx_ipd_port_bp_counters2_pairx_s cn56xxp1;
} cvmx_ipd_port_bp_counters2_pairx_t;
/**
* cvmx_ipd_port_bp_counters_pair#
*
* IPD_PORT_BP_COUNTERS_PAIRX = MBUF Counters port Ports used to generate Back Pressure Per Port.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_port_bp_counters_pairx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_25_63 : 39;
uint64_t cnt_val : 25; /**< Number of MBUFs being used by data on this port. */
#else
uint64_t cnt_val : 25;
uint64_t reserved_25_63 : 39;
#endif
} s;
struct cvmx_ipd_port_bp_counters_pairx_s cn30xx;
struct cvmx_ipd_port_bp_counters_pairx_s cn31xx;
struct cvmx_ipd_port_bp_counters_pairx_s cn38xx;
struct cvmx_ipd_port_bp_counters_pairx_s cn38xxp2;
struct cvmx_ipd_port_bp_counters_pairx_s cn50xx;
struct cvmx_ipd_port_bp_counters_pairx_s cn52xx;
struct cvmx_ipd_port_bp_counters_pairx_s cn52xxp1;
struct cvmx_ipd_port_bp_counters_pairx_s cn56xx;
struct cvmx_ipd_port_bp_counters_pairx_s cn56xxp1;
struct cvmx_ipd_port_bp_counters_pairx_s cn58xx;
struct cvmx_ipd_port_bp_counters_pairx_s cn58xxp1;
} cvmx_ipd_port_bp_counters_pairx_t;
/**
* cvmx_ipd_port_qos_#_cnt
*
* IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count
*
* A counter per port/qos. Counter are originzed in sequence where the first 8 counter (0-7) belong to Port-0
* QOS 0-7 respectively followed by port 1 at (8-15), etc
* Ports 0-3, 36-39
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_port_qos_x_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t wmark : 32; /**< When the field CNT after being modified is equal to
or crosses this value (i.e. value was greater than
then becomes less then, or value was less than and
becomes greater than) the cooresponding bit in
IPD_PORT_QOS_INTX is set. */
uint64_t cnt : 32; /**< The packet related count that is incremented as
specified by IPD_SUB_PORT_QOS_CNT. */
#else
uint64_t cnt : 32;
uint64_t wmark : 32;
#endif
} s;
struct cvmx_ipd_port_qos_x_cnt_s cn52xx;
struct cvmx_ipd_port_qos_x_cnt_s cn52xxp1;
struct cvmx_ipd_port_qos_x_cnt_s cn56xx;
struct cvmx_ipd_port_qos_x_cnt_s cn56xxp1;
} cvmx_ipd_port_qos_x_cnt_t;
/**
* cvmx_ipd_port_qos_int#
*
* IPD_PORT_QOS_INTX = IPD PORT-QOS Interrupt
*
* See the description for IPD_PORT_QOS_X_CNT
*
* 0=P0-7; 1=P8-15; 2=P16-23; 3=P24-31; 4=P32-39; 5=P40-47; 6=P48-55; 7=P56-63
* Only ports used are: P0-3, and P32-39. Therefore only IPD_PORT_QOS_INT0[31:0] and IPD_PORT_QOS_INT4[63:0] exist.
* Unused registers and register fields are reserved.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_port_qos_intx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t intr : 64; /**< Interrupt bits. */
#else
uint64_t intr : 64;
#endif
} s;
struct cvmx_ipd_port_qos_intx_s cn52xx;
struct cvmx_ipd_port_qos_intx_s cn52xxp1;
struct cvmx_ipd_port_qos_intx_s cn56xx;
struct cvmx_ipd_port_qos_intx_s cn56xxp1;
} cvmx_ipd_port_qos_intx_t;
/**
* cvmx_ipd_port_qos_int_enb#
*
* IPD_PORT_QOS_INT_ENBX = IPD PORT-QOS Interrupt Enable
*
* When the IPD_PORT_QOS_INTX[\#] is '1' and IPD_PORT_QOS_INT_ENBX[\#] is '1' a interrupt will be generated.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_port_qos_int_enbx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t enb : 64; /**< Enable bits. */
#else
uint64_t enb : 64;
#endif
} s;
struct cvmx_ipd_port_qos_int_enbx_s cn52xx;
struct cvmx_ipd_port_qos_int_enbx_s cn52xxp1;
struct cvmx_ipd_port_qos_int_enbx_s cn56xx;
struct cvmx_ipd_port_qos_int_enbx_s cn56xxp1;
} cvmx_ipd_port_qos_int_enbx_t;
/**
* cvmx_ipd_prc_hold_ptr_fifo_ctl
*
* IPD_PRC_HOLD_PTR_FIFO_CTL = IPD's PRC Holding Pointer FIFO Control
*
* Allows reading of the Page-Pointers stored in the IPD's PRC Holding Fifo.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_39_63 : 25;
uint64_t max_pkt : 3; /**< Maximum number of Packet-Pointers that COULD be
in the FIFO. */
uint64_t praddr : 3; /**< Present Packet-Pointer read address. */
uint64_t ptr : 29; /**< The output of the prc-holding-fifo. */
uint64_t cena : 1; /**< Active low Chip Enable that controls the
MUX-select that steers [RADDR] to the fifo.
*WARNING - Setting this field to '0' will allow
reading of the memories thorugh the PTR field,
but will cause unpredictable operation of the IPD
under normal operation. */
uint64_t raddr : 3; /**< Sets the address to read from in the holding.
fifo in the PRC. This FIFO holds Packet-Pointers
to be used for packet data storage. */
#else
uint64_t raddr : 3;
uint64_t cena : 1;
uint64_t ptr : 29;
uint64_t praddr : 3;
uint64_t max_pkt : 3;
uint64_t reserved_39_63 : 25;
#endif
} s;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn30xx;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn31xx;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn38xx;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn50xx;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn52xx;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn52xxp1;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn56xx;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn56xxp1;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn58xx;
struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn58xxp1;
} cvmx_ipd_prc_hold_ptr_fifo_ctl_t;
/**
* cvmx_ipd_prc_port_ptr_fifo_ctl
*
* IPD_PRC_PORT_PTR_FIFO_CTL = IPD's PRC PORT Pointer FIFO Control
*
* Allows reading of the Page-Pointers stored in the IPD's PRC PORT Fifo.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t max_pkt : 7; /**< Maximum number of Packet-Pointers that are in
in the FIFO. */
uint64_t ptr : 29; /**< The output of the prc-port-ptr-fifo. */
uint64_t cena : 1; /**< Active low Chip Enable to the read port of the
pwp_fifo. This bit also controls the MUX-select
that steers [RADDR] to the pwp_fifo.
*WARNING - Setting this field to '0' will allow
reading of the memories thorugh the PTR field,
but will cause unpredictable operation of the IPD
under normal operation. */
uint64_t raddr : 7; /**< Sets the address to read from in the port
fifo in the PRC. This FIFO holds Packet-Pointers
to be used for packet data storage. */
#else
uint64_t raddr : 7;
uint64_t cena : 1;
uint64_t ptr : 29;
uint64_t max_pkt : 7;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn30xx;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn31xx;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn38xx;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn50xx;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn52xx;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn52xxp1;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn56xx;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn56xxp1;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn58xx;
struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn58xxp1;
} cvmx_ipd_prc_port_ptr_fifo_ctl_t;
/**
* cvmx_ipd_ptr_count
*
* IPD_PTR_COUNT = IPD Page Pointer Count
*
* Shows the number of WQE and Packet Page Pointers stored in the IPD.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_ptr_count_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t pktv_cnt : 1; /**< PKT Ptr Valid. PASS2 Field */
uint64_t wqev_cnt : 1; /**< WQE Ptr Valid. This value is '1' when a WQE
is being for use by the IPD. The value of this
field shoould be added to tha value of the
WQE_PCNT field, of this register, for a total
count of the WQE Page Pointers being held by IPD.
PASS2 Field. */
uint64_t pfif_cnt : 3; /**< See PKT_PCNT. */
uint64_t pkt_pcnt : 7; /**< This value plus PFIF_CNT plus 36 is the number
of PKT Page Pointers in IPD. */
uint64_t wqe_pcnt : 7; /**< Number of page pointers for WQE storage that are
buffered in the IPD. The total count is the value
of this buffer plus the field [WQEV_CNT]. For
PASS-1 (which does not have the WQEV_CNT field)
when the value of this register is '0' there still
may be 1 pointer being help by IPD. */
#else
uint64_t wqe_pcnt : 7;
uint64_t pkt_pcnt : 7;
uint64_t pfif_cnt : 3;
uint64_t wqev_cnt : 1;
uint64_t pktv_cnt : 1;
uint64_t reserved_19_63 : 45;
#endif
} s;
struct cvmx_ipd_ptr_count_s cn30xx;
struct cvmx_ipd_ptr_count_s cn31xx;
struct cvmx_ipd_ptr_count_s cn38xx;
struct cvmx_ipd_ptr_count_s cn38xxp2;
struct cvmx_ipd_ptr_count_s cn50xx;
struct cvmx_ipd_ptr_count_s cn52xx;
struct cvmx_ipd_ptr_count_s cn52xxp1;
struct cvmx_ipd_ptr_count_s cn56xx;
struct cvmx_ipd_ptr_count_s cn56xxp1;
struct cvmx_ipd_ptr_count_s cn58xx;
struct cvmx_ipd_ptr_count_s cn58xxp1;
} cvmx_ipd_ptr_count_t;
/**
* cvmx_ipd_pwp_ptr_fifo_ctl
*
* IPD_PWP_PTR_FIFO_CTL = IPD's PWP Pointer FIFO Control
*
* Allows reading of the Page-Pointers stored in the IPD's PWP Fifo.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_61_63 : 3;
uint64_t max_cnts : 7; /**< Maximum number of Packet-Pointers or WQE-Pointers
that COULD be in the FIFO. */
uint64_t wraddr : 8; /**< Present FIFO WQE Read address. */
uint64_t praddr : 8; /**< Present FIFO Packet Read address. */
uint64_t ptr : 29; /**< The output of the pwp_fifo. */
uint64_t cena : 1; /**< Active low Chip Enable to the read port of the
pwp_fifo. This bit also controls the MUX-select
that steers [RADDR] to the pwp_fifo.
*WARNING - Setting this field to '0' will allow
reading of the memories thorugh the PTR field,
but will cause unpredictable operation of the IPD
under normal operation. */
uint64_t raddr : 8; /**< Sets the address to read from in the pwp_fifo.
Addresses 0 through 7 contain Packet-Pointers and
addresses 8 through 15 contain WQE-Pointers. */
#else
uint64_t raddr : 8;
uint64_t cena : 1;
uint64_t ptr : 29;
uint64_t praddr : 8;
uint64_t wraddr : 8;
uint64_t max_cnts : 7;
uint64_t reserved_61_63 : 3;
#endif
} s;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn30xx;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn31xx;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn38xx;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn50xx;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn52xx;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn52xxp1;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn56xx;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn56xxp1;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn58xx;
struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn58xxp1;
} cvmx_ipd_pwp_ptr_fifo_ctl_t;
/**
* cvmx_ipd_qos#_red_marks
*
* IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low
*
* Set the pass-drop marks for qos level.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_qosx_red_marks_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t drop : 32; /**< Packets will be dropped when the average value of
IPD_QUE0_FREE_PAGE_CNT is equal to or less than
this value. */
uint64_t pass : 32; /**< Packets will be passed when the average value of
IPD_QUE0_FREE_PAGE_CNT is larger than this value. */
#else
uint64_t pass : 32;
uint64_t drop : 32;
#endif
} s;
struct cvmx_ipd_qosx_red_marks_s cn30xx;
struct cvmx_ipd_qosx_red_marks_s cn31xx;
struct cvmx_ipd_qosx_red_marks_s cn38xx;
struct cvmx_ipd_qosx_red_marks_s cn38xxp2;
struct cvmx_ipd_qosx_red_marks_s cn50xx;
struct cvmx_ipd_qosx_red_marks_s cn52xx;
struct cvmx_ipd_qosx_red_marks_s cn52xxp1;
struct cvmx_ipd_qosx_red_marks_s cn56xx;
struct cvmx_ipd_qosx_red_marks_s cn56xxp1;
struct cvmx_ipd_qosx_red_marks_s cn58xx;
struct cvmx_ipd_qosx_red_marks_s cn58xxp1;
} cvmx_ipd_qosx_red_marks_t;
/**
* cvmx_ipd_que0_free_page_cnt
*
* IPD_QUE0_FREE_PAGE_CNT = IPD Queue0 Free Page Count
*
* Number of Free-Page Pointer that are available for use in the FPA for Queue-0.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_que0_free_page_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t q0_pcnt : 32; /**< Number of Queue-0 Page Pointers Available. */
#else
uint64_t q0_pcnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_ipd_que0_free_page_cnt_s cn30xx;
struct cvmx_ipd_que0_free_page_cnt_s cn31xx;
struct cvmx_ipd_que0_free_page_cnt_s cn38xx;
struct cvmx_ipd_que0_free_page_cnt_s cn38xxp2;
struct cvmx_ipd_que0_free_page_cnt_s cn50xx;
struct cvmx_ipd_que0_free_page_cnt_s cn52xx;
struct cvmx_ipd_que0_free_page_cnt_s cn52xxp1;
struct cvmx_ipd_que0_free_page_cnt_s cn56xx;
struct cvmx_ipd_que0_free_page_cnt_s cn56xxp1;
struct cvmx_ipd_que0_free_page_cnt_s cn58xx;
struct cvmx_ipd_que0_free_page_cnt_s cn58xxp1;
} cvmx_ipd_que0_free_page_cnt_t;
/**
* cvmx_ipd_red_port_enable
*
* IPD_RED_PORT_ENABLE = IPD RED Port Enable
*
* Set the pass-drop marks for qos level.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_red_port_enable_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t prb_dly : 14; /**< Number (core clocks periods + 68) * 8 to wait
before caluclating the new packet drop
probability for each QOS level. */
uint64_t avg_dly : 14; /**< Number (core clocks periods + 10) * 8 to wait
before caluclating the moving average for wach
QOS level.
Larger AVG_DLY values cause the moving averages
of ALL QOS levels to track changes in the actual
free space more slowly. Smaller NEW_CON (and
larger AVG_CON) values can have a similar effect,
but only affect an individual QOS level, rather
than all. */
uint64_t prt_enb : 36; /**< The bit position will enable the corresponding
Ports ability to have packets dropped by RED
probability. */
#else
uint64_t prt_enb : 36;
uint64_t avg_dly : 14;
uint64_t prb_dly : 14;
#endif
} s;
struct cvmx_ipd_red_port_enable_s cn30xx;
struct cvmx_ipd_red_port_enable_s cn31xx;
struct cvmx_ipd_red_port_enable_s cn38xx;
struct cvmx_ipd_red_port_enable_s cn38xxp2;
struct cvmx_ipd_red_port_enable_s cn50xx;
struct cvmx_ipd_red_port_enable_s cn52xx;
struct cvmx_ipd_red_port_enable_s cn52xxp1;
struct cvmx_ipd_red_port_enable_s cn56xx;
struct cvmx_ipd_red_port_enable_s cn56xxp1;
struct cvmx_ipd_red_port_enable_s cn58xx;
struct cvmx_ipd_red_port_enable_s cn58xxp1;
} cvmx_ipd_red_port_enable_t;
/**
* cvmx_ipd_red_port_enable2
*
* IPD_RED_PORT_ENABLE2 = IPD RED Port Enable2
*
* Set the pass-drop marks for qos level.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_red_port_enable2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t prt_enb : 4; /**< Bits 3-0 cooresponds to ports 39-36. These bits
have the same meaning as the PRT_ENB field of
IPD_RED_PORT_ENABLE. */
#else
uint64_t prt_enb : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_ipd_red_port_enable2_s cn52xx;
struct cvmx_ipd_red_port_enable2_s cn52xxp1;
struct cvmx_ipd_red_port_enable2_s cn56xx;
struct cvmx_ipd_red_port_enable2_s cn56xxp1;
} cvmx_ipd_red_port_enable2_t;
/**
* cvmx_ipd_red_que#_param
*
* IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters
*
* Value control the Passing and Dropping of packets by the red engine for QOS Level-0.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_red_quex_param_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t use_pcnt : 1; /**< When set '1' red will use the actual Packet-Page
Count in place of the Average for RED calculations. */
uint64_t new_con : 8; /**< This value is used control how much of the present
Actual Queue Size is used to calculate the new
Average Queue Size. The value is a number from 0
256, which represents NEW_CON/256 of the Actual
Queue Size that will be used in the calculation.
The number in this field plus the value of
AVG_CON must be equal to 256.
Larger AVG_DLY values cause the moving averages
of ALL QOS levels to track changes in the actual
free space more slowly. Smaller NEW_CON (and
larger AVG_CON) values can have a similar effect,
but only affect an individual QOS level, rather
than all. */
uint64_t avg_con : 8; /**< This value is used control how much of the present
Average Queue Size is used to calculate the new
Average Queue Size. The value is a number from 0
256, which represents AVG_CON/256 of the Average
Queue Size that will be used in the calculation.
The number in this field plus the value of
NEW_CON must be equal to 256.
Larger AVG_DLY values cause the moving averages
of ALL QOS levels to track changes in the actual
free space more slowly. Smaller NEW_CON (and
larger AVG_CON) values can have a similar effect,
but only affect an individual QOS level, rather
than all. */
uint64_t prb_con : 32; /**< Used in computing the probability of a packet being
passed or drop by the WRED engine. The field is
calculated to be (255 * 2^24)/(PASS-DROP). Where
PASS and DROP are the field from the
IPD_QOS0_RED_MARKS CSR. */
#else
uint64_t prb_con : 32;
uint64_t avg_con : 8;
uint64_t new_con : 8;
uint64_t use_pcnt : 1;
uint64_t reserved_49_63 : 15;
#endif
} s;
struct cvmx_ipd_red_quex_param_s cn30xx;
struct cvmx_ipd_red_quex_param_s cn31xx;
struct cvmx_ipd_red_quex_param_s cn38xx;
struct cvmx_ipd_red_quex_param_s cn38xxp2;
struct cvmx_ipd_red_quex_param_s cn50xx;
struct cvmx_ipd_red_quex_param_s cn52xx;
struct cvmx_ipd_red_quex_param_s cn52xxp1;
struct cvmx_ipd_red_quex_param_s cn56xx;
struct cvmx_ipd_red_quex_param_s cn56xxp1;
struct cvmx_ipd_red_quex_param_s cn58xx;
struct cvmx_ipd_red_quex_param_s cn58xxp1;
} cvmx_ipd_red_quex_param_t;
/**
* cvmx_ipd_sub_port_bp_page_cnt
*
* IPD_SUB_PORT_BP_PAGE_CNT = IPD Subtract Port Backpressure Page Count
*
* Will add the value to the indicated port count register, the number of pages supplied. The value added should
* be the 2's complement of the vallue that needs to be subtracted. Users would add 2's compliment values to the
* port-mbuf-count register to return (lower the count) mbufs to the counter in order to avoid port-level
* backpressure being applied to the port. Backpressure is applied when the MBUF used count of a port exceeds the
* value in the IPD_PORTX_BP_PAGE_CNT.
*
* This register can't be written from the PCI via a window write.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_sub_port_bp_page_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t port : 6; /**< The port to add the PAGE_CNT field to. */
uint64_t page_cnt : 25; /**< The number of page pointers to add to
the port counter pointed to by the
PORT Field. */
#else
uint64_t page_cnt : 25;
uint64_t port : 6;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn30xx;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn31xx;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn38xx;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn38xxp2;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn50xx;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn52xx;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn52xxp1;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn56xx;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn56xxp1;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn58xx;
struct cvmx_ipd_sub_port_bp_page_cnt_s cn58xxp1;
} cvmx_ipd_sub_port_bp_page_cnt_t;
/**
* cvmx_ipd_sub_port_fcs
*
* IPD_SUB_PORT_FCS = IPD Subtract Ports FCS Register
*
* When set '1' the port corresponding to the but set will subtract 4 bytes from the end of
* the packet.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_sub_port_fcs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t port_bit2 : 4; /**< When set '1', the port corresponding to the bit
position set, will subtract the FCS for packets
on that port. */
uint64_t reserved_32_35 : 4;
uint64_t port_bit : 32; /**< When set '1', the port corresponding to the bit
position set, will subtract the FCS for packets
on that port. */
#else
uint64_t port_bit : 32;
uint64_t reserved_32_35 : 4;
uint64_t port_bit2 : 4;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_ipd_sub_port_fcs_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t port_bit : 3; /**< When set '1', the port corresponding to the bit
position set, will subtract the FCS for packets
on that port. */
#else
uint64_t port_bit : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_ipd_sub_port_fcs_cn30xx cn31xx;
struct cvmx_ipd_sub_port_fcs_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t port_bit : 32; /**< When set '1', the port corresponding to the bit
position set, will subtract the FCS for packets
on that port. */
#else
uint64_t port_bit : 32;
uint64_t reserved_32_63 : 32;
#endif
} cn38xx;
struct cvmx_ipd_sub_port_fcs_cn38xx cn38xxp2;
struct cvmx_ipd_sub_port_fcs_cn30xx cn50xx;
struct cvmx_ipd_sub_port_fcs_s cn52xx;
struct cvmx_ipd_sub_port_fcs_s cn52xxp1;
struct cvmx_ipd_sub_port_fcs_s cn56xx;
struct cvmx_ipd_sub_port_fcs_s cn56xxp1;
struct cvmx_ipd_sub_port_fcs_cn38xx cn58xx;
struct cvmx_ipd_sub_port_fcs_cn38xx cn58xxp1;
} cvmx_ipd_sub_port_fcs_t;
/**
* cvmx_ipd_sub_port_qos_cnt
*
* IPD_SUB_PORT_QOS_CNT = IPD Subtract Port QOS Count
*
* Will add the value (CNT) to the indicated Port-QOS register (PORT_QOS). The value added must be
* be the 2's complement of the value that needs to be subtracted.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_sub_port_qos_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_41_63 : 23;
uint64_t port_qos : 9; /**< The port to add the CNT field to. */
uint64_t cnt : 32; /**< The value to be added to the register selected
in the PORT_QOS field. */
#else
uint64_t cnt : 32;
uint64_t port_qos : 9;
uint64_t reserved_41_63 : 23;
#endif
} s;
struct cvmx_ipd_sub_port_qos_cnt_s cn52xx;
struct cvmx_ipd_sub_port_qos_cnt_s cn52xxp1;
struct cvmx_ipd_sub_port_qos_cnt_s cn56xx;
struct cvmx_ipd_sub_port_qos_cnt_s cn56xxp1;
} cvmx_ipd_sub_port_qos_cnt_t;
/**
* cvmx_ipd_wqe_fpa_queue
*
* IPD_WQE_FPA_QUEUE = IPD Work-Queue-Entry FPA Page Size
*
* Which FPA Queue (0-7) to fetch page-pointers from for WQE's
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_wqe_fpa_queue_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t wqe_pool : 3; /**< Which FPA Queue to fetch page-pointers
from for WQE's. */
#else
uint64_t wqe_pool : 3;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_ipd_wqe_fpa_queue_s cn30xx;
struct cvmx_ipd_wqe_fpa_queue_s cn31xx;
struct cvmx_ipd_wqe_fpa_queue_s cn38xx;
struct cvmx_ipd_wqe_fpa_queue_s cn38xxp2;
struct cvmx_ipd_wqe_fpa_queue_s cn50xx;
struct cvmx_ipd_wqe_fpa_queue_s cn52xx;
struct cvmx_ipd_wqe_fpa_queue_s cn52xxp1;
struct cvmx_ipd_wqe_fpa_queue_s cn56xx;
struct cvmx_ipd_wqe_fpa_queue_s cn56xxp1;
struct cvmx_ipd_wqe_fpa_queue_s cn58xx;
struct cvmx_ipd_wqe_fpa_queue_s cn58xxp1;
} cvmx_ipd_wqe_fpa_queue_t;
/**
* cvmx_ipd_wqe_ptr_valid
*
* IPD_WQE_PTR_VALID = IPD's WQE Pointer Valid
*
* The value of the WQE-pointer fetched and in the valid register.
*/
typedef union
{
uint64_t u64;
struct cvmx_ipd_wqe_ptr_valid_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t ptr : 29; /**< Pointer value. */
#else
uint64_t ptr : 29;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_ipd_wqe_ptr_valid_s cn30xx;
struct cvmx_ipd_wqe_ptr_valid_s cn31xx;
struct cvmx_ipd_wqe_ptr_valid_s cn38xx;
struct cvmx_ipd_wqe_ptr_valid_s cn50xx;
struct cvmx_ipd_wqe_ptr_valid_s cn52xx;
struct cvmx_ipd_wqe_ptr_valid_s cn52xxp1;
struct cvmx_ipd_wqe_ptr_valid_s cn56xx;
struct cvmx_ipd_wqe_ptr_valid_s cn56xxp1;
struct cvmx_ipd_wqe_ptr_valid_s cn58xx;
struct cvmx_ipd_wqe_ptr_valid_s cn58xxp1;
} cvmx_ipd_wqe_ptr_valid_t;
/**
* cvmx_key_bist_reg
*
* KEY_BIST_REG = KEY's BIST Status Register
*
* The KEY's BIST status for memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_key_bist_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t rrc : 1; /**< RRC bist status. */
uint64_t mem1 : 1; /**< MEM - 1 bist status. */
uint64_t mem0 : 1; /**< MEM - 0 bist status. */
#else
uint64_t mem0 : 1;
uint64_t mem1 : 1;
uint64_t rrc : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_key_bist_reg_s cn38xx;
struct cvmx_key_bist_reg_s cn38xxp2;
struct cvmx_key_bist_reg_s cn56xx;
struct cvmx_key_bist_reg_s cn56xxp1;
struct cvmx_key_bist_reg_s cn58xx;
struct cvmx_key_bist_reg_s cn58xxp1;
} cvmx_key_bist_reg_t;
/**
* cvmx_key_ctl_status
*
* KEY_CTL_STATUS = KEY's Control/Status Register
*
* The KEY's interrupt enable register.
*/
typedef union
{
uint64_t u64;
struct cvmx_key_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t mem1_err : 7; /**< Causes a flip of the ECC bit associated 38:32
respective to bit 13:7 of this field, for FPF
FIFO 1. */
uint64_t mem0_err : 7; /**< Causes a flip of the ECC bit associated 38:32
respective to bit 6:0 of this field, for FPF
FIFO 0. */
#else
uint64_t mem0_err : 7;
uint64_t mem1_err : 7;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_key_ctl_status_s cn38xx;
struct cvmx_key_ctl_status_s cn38xxp2;
struct cvmx_key_ctl_status_s cn56xx;
struct cvmx_key_ctl_status_s cn56xxp1;
struct cvmx_key_ctl_status_s cn58xx;
struct cvmx_key_ctl_status_s cn58xxp1;
} cvmx_key_ctl_status_t;
/**
* cvmx_key_int_enb
*
* KEY_INT_ENB = KEY's Interrupt Enable
*
* The KEY's interrupt enable register.
*/
typedef union
{
uint64_t u64;
struct cvmx_key_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t ked1_dbe : 1; /**< When set (1) and bit 3 of the KEY_INT_SUM
register is asserted the KEY will assert an
interrupt. */
uint64_t ked1_sbe : 1; /**< When set (1) and bit 2 of the KEY_INT_SUM
register is asserted the KEY will assert an
interrupt. */
uint64_t ked0_dbe : 1; /**< When set (1) and bit 1 of the KEY_INT_SUM
register is asserted the KEY will assert an
interrupt. */
uint64_t ked0_sbe : 1; /**< When set (1) and bit 0 of the KEY_INT_SUM
register is asserted the KEY will assert an
interrupt. */
#else
uint64_t ked0_sbe : 1;
uint64_t ked0_dbe : 1;
uint64_t ked1_sbe : 1;
uint64_t ked1_dbe : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_key_int_enb_s cn38xx;
struct cvmx_key_int_enb_s cn38xxp2;
struct cvmx_key_int_enb_s cn56xx;
struct cvmx_key_int_enb_s cn56xxp1;
struct cvmx_key_int_enb_s cn58xx;
struct cvmx_key_int_enb_s cn58xxp1;
} cvmx_key_int_enb_t;
/**
* cvmx_key_int_sum
*
* KEY_INT_SUM = KEY's Interrupt Summary Register
*
* Contains the diffrent interrupt summary bits of the KEY.
*/
typedef union
{
uint64_t u64;
struct cvmx_key_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t ked1_dbe : 1;
uint64_t ked1_sbe : 1;
uint64_t ked0_dbe : 1;
uint64_t ked0_sbe : 1;
#else
uint64_t ked0_sbe : 1;
uint64_t ked0_dbe : 1;
uint64_t ked1_sbe : 1;
uint64_t ked1_dbe : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_key_int_sum_s cn38xx;
struct cvmx_key_int_sum_s cn38xxp2;
struct cvmx_key_int_sum_s cn56xx;
struct cvmx_key_int_sum_s cn56xxp1;
struct cvmx_key_int_sum_s cn58xx;
struct cvmx_key_int_sum_s cn58xxp1;
} cvmx_key_int_sum_t;
/**
* cvmx_l2c_bst0
*
* L2C_BST0 = L2C BIST 0 CTL/STAT
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_bst0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t dtbnk : 1; /**< DuTag Bank#
When DT=1(BAD), this field provides additional information
about which DuTag Bank (0/1) failed.
*** NOTE: O9N PASS1 Addition */
uint64_t wlb_msk : 4; /**< Bist Results for WLB-MSK RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t dtcnt : 13; /**< DuTag BiST Counter (used to help isolate the failure)
[12]: i (0=FORWARD/1=REVERSE pass)
[11:10]: j (Pattern# 1 of 4)
[9:4]: k (DT Index 1 of 64)
[3:0]: l (DT# 1 of 16 DTs) */
uint64_t dt : 1; /**< Bist Results for DuTAG RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t stin_msk : 1; /**< Bist Results for STIN-MSK RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t wlb_dat : 4; /**< Bist Results for WLB-DAT RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t wlb_dat : 4;
uint64_t stin_msk : 1;
uint64_t dt : 1;
uint64_t dtcnt : 13;
uint64_t wlb_msk : 4;
uint64_t dtbnk : 1;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_l2c_bst0_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t wlb_msk : 4; /**< Bist Results for WLB-MSK RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_15_18 : 4;
uint64_t dtcnt : 9; /**< DuTag BiST Counter (used to help isolate the failure)
[8]: i (0=FORWARD/1=REVERSE pass)
[7:6]: j (Pattern# 1 of 4)
[5:0]: k (DT Index 1 of 64) */
uint64_t dt : 1; /**< Bist Results for DuTAG RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_4_4 : 1;
uint64_t wlb_dat : 4; /**< Bist Results for WLB-DAT RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t wlb_dat : 4;
uint64_t reserved_4_4 : 1;
uint64_t dt : 1;
uint64_t dtcnt : 9;
uint64_t reserved_15_18 : 4;
uint64_t wlb_msk : 4;
uint64_t reserved_23_63 : 41;
#endif
} cn30xx;
struct cvmx_l2c_bst0_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t wlb_msk : 4; /**< Bist Results for WLB-MSK RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_16_18 : 3;
uint64_t dtcnt : 10; /**< DuTag BiST Counter (used to help isolate the failure)
[9]: i (0=FORWARD/1=REVERSE pass)
[8:7]: j (Pattern# 1 of 4)
[6:1]: k (DT Index 1 of 64)
[0]: l (DT# 1 of 2 DTs) */
uint64_t dt : 1; /**< Bist Results for DuTAG RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t stin_msk : 1; /**< Bist Results for STIN-MSK RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t wlb_dat : 4; /**< Bist Results for WLB-DAT RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t wlb_dat : 4;
uint64_t stin_msk : 1;
uint64_t dt : 1;
uint64_t dtcnt : 10;
uint64_t reserved_16_18 : 3;
uint64_t wlb_msk : 4;
uint64_t reserved_23_63 : 41;
#endif
} cn31xx;
struct cvmx_l2c_bst0_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t dtcnt : 13; /**< DuTag BiST Counter (used to help isolate the failure)
[12]: i (0=FORWARD/1=REVERSE pass)
[11:10]: j (Pattern# 1 of 4)
[9:4]: k (DT Index 1 of 64)
[3:0]: l (DT# 1 of 16 DTs) */
uint64_t dt : 1; /**< Bist Results for DuTAG RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t stin_msk : 1; /**< Bist Results for STIN-MSK RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t wlb_dat : 4; /**< Bist Results for WLB-DAT RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t wlb_dat : 4;
uint64_t stin_msk : 1;
uint64_t dt : 1;
uint64_t dtcnt : 13;
uint64_t reserved_19_63 : 45;
#endif
} cn38xx;
struct cvmx_l2c_bst0_cn38xx cn38xxp2;
struct cvmx_l2c_bst0_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t dtbnk : 1; /**< DuTag Bank#
When DT=1(BAD), this field provides additional information
about which DuTag Bank (0/1) failed. */
uint64_t wlb_msk : 4; /**< Bist Results for WLB-MSK RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_16_18 : 3;
uint64_t dtcnt : 10; /**< DuTag BiST Counter (used to help isolate the failure)
[9]: i (0=FORWARD/1=REVERSE pass)
[8:7]: j (Pattern# 1 of 4)
[6:1]: k (DT Index 1 of 64)
[0]: l (DT# 1 of 2 DTs) */
uint64_t dt : 1; /**< Bist Results for DuTAG RAM(s)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t stin_msk : 1; /**< Bist Results for STIN-MSK RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t wlb_dat : 4; /**< Bist Results for WLB-DAT RAM [DP0-3]
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t wlb_dat : 4;
uint64_t stin_msk : 1;
uint64_t dt : 1;
uint64_t dtcnt : 10;
uint64_t reserved_16_18 : 3;
uint64_t wlb_msk : 4;
uint64_t dtbnk : 1;
uint64_t reserved_24_63 : 40;
#endif
} cn50xx;
struct cvmx_l2c_bst0_cn50xx cn52xx;
struct cvmx_l2c_bst0_cn50xx cn52xxp1;
struct cvmx_l2c_bst0_s cn56xx;
struct cvmx_l2c_bst0_s cn56xxp1;
struct cvmx_l2c_bst0_s cn58xx;
struct cvmx_l2c_bst0_s cn58xxp1;
} cvmx_l2c_bst0_t;
/**
* cvmx_l2c_bst1
*
* L2C_BST1 = L2C BIST 1 CTL/STAT
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_bst1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t l2t : 9; /**< Bist Results for L2T (USE+8SET RAMs)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t l2t : 9;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_l2c_bst1_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t vwdf : 4; /**< Bist Results for VWDF RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t lrf : 2; /**< Bist Results for LRF RAMs (PLC+ILC)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t vab_vwcf : 1; /**< Bist Results for VAB VWCF_MEM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_5_8 : 4;
uint64_t l2t : 5; /**< Bist Results for L2T (USE+4SET RAMs)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t l2t : 5;
uint64_t reserved_5_8 : 4;
uint64_t vab_vwcf : 1;
uint64_t lrf : 2;
uint64_t vwdf : 4;
uint64_t reserved_16_63 : 48;
#endif
} cn30xx;
struct cvmx_l2c_bst1_cn30xx cn31xx;
struct cvmx_l2c_bst1_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t vwdf : 4; /**< Bist Results for VWDF RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t lrf : 2; /**< Bist Results for LRF RAMs (PLC+ILC)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t vab_vwcf : 1; /**< Bist Results for VAB VWCF_MEM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t l2t : 9; /**< Bist Results for L2T (USE+8SET RAMs)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t l2t : 9;
uint64_t vab_vwcf : 1;
uint64_t lrf : 2;
uint64_t vwdf : 4;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_l2c_bst1_cn38xx cn38xxp2;
struct cvmx_l2c_bst1_cn38xx cn50xx;
struct cvmx_l2c_bst1_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t plc2 : 1; /**< Bist Results for PLC2 RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t plc1 : 1; /**< Bist Results for PLC1 RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t plc0 : 1; /**< Bist Results for PLC0 RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t vwdf : 4; /**< Bist Results for VWDF RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_11_11 : 1;
uint64_t ilc : 1; /**< Bist Results for ILC RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t vab_vwcf : 1; /**< Bist Results for VAB VWCF_MEM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t l2t : 9; /**< Bist Results for L2T (USE+8SET RAMs)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t l2t : 9;
uint64_t vab_vwcf : 1;
uint64_t ilc : 1;
uint64_t reserved_11_11 : 1;
uint64_t vwdf : 4;
uint64_t plc0 : 1;
uint64_t plc1 : 1;
uint64_t plc2 : 1;
uint64_t reserved_19_63 : 45;
#endif
} cn52xx;
struct cvmx_l2c_bst1_cn52xx cn52xxp1;
struct cvmx_l2c_bst1_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t plc2 : 1; /**< Bist Results for LRF RAMs (ILC)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t plc1 : 1; /**< Bist Results for LRF RAMs (ILC)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t plc0 : 1; /**< Bist Results for LRF RAMs (ILC)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t ilc : 1; /**< Bist Results for LRF RAMs (ILC)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t vwdf1 : 4; /**< Bist Results for VWDF1 RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t vwdf0 : 4; /**< Bist Results for VWDF0 RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t vab_vwcf1 : 1; /**< Bist Results for VAB VWCF1_MEM */
uint64_t reserved_10_10 : 1;
uint64_t vab_vwcf0 : 1; /**< Bist Results for VAB VWCF0_MEM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t l2t : 9; /**< Bist Results for L2T (USE+8SET RAMs)
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t l2t : 9;
uint64_t vab_vwcf0 : 1;
uint64_t reserved_10_10 : 1;
uint64_t vab_vwcf1 : 1;
uint64_t vwdf0 : 4;
uint64_t vwdf1 : 4;
uint64_t ilc : 1;
uint64_t plc0 : 1;
uint64_t plc1 : 1;
uint64_t plc2 : 1;
uint64_t reserved_24_63 : 40;
#endif
} cn56xx;
struct cvmx_l2c_bst1_cn56xx cn56xxp1;
struct cvmx_l2c_bst1_cn38xx cn58xx;
struct cvmx_l2c_bst1_cn38xx cn58xxp1;
} cvmx_l2c_bst1_t;
/**
* cvmx_l2c_bst2
*
* L2C_BST2 = L2C BIST 2 CTL/STAT
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_bst2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t mrb : 4; /**< Bist Results for MRB RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_4_11 : 8;
uint64_t ipcbst : 1; /**< Bist Results for RFB IPC RAM
- 1: BAD */
uint64_t picbst : 1; /**< Bist Results for RFB PIC RAM
- 1: BAD */
uint64_t xrdmsk : 1; /**< Bist Results for RFB XRD-MSK RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t xrddat : 1; /**< Bist Results for RFB XRD-DAT RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t xrddat : 1;
uint64_t xrdmsk : 1;
uint64_t picbst : 1;
uint64_t ipcbst : 1;
uint64_t reserved_4_11 : 8;
uint64_t mrb : 4;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_l2c_bst2_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t mrb : 4; /**< Bist Results for MRB RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t rmdf : 4; /**< Bist Results for RMDF RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_4_7 : 4;
uint64_t ipcbst : 1; /**< Bist Results for RFB IPC RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t reserved_2_2 : 1;
uint64_t xrdmsk : 1; /**< Bist Results for RFB XRD-MSK RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t xrddat : 1; /**< Bist Results for RFB XRD-DAT RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t xrddat : 1;
uint64_t xrdmsk : 1;
uint64_t reserved_2_2 : 1;
uint64_t ipcbst : 1;
uint64_t reserved_4_7 : 4;
uint64_t rmdf : 4;
uint64_t mrb : 4;
uint64_t reserved_16_63 : 48;
#endif
} cn30xx;
struct cvmx_l2c_bst2_cn30xx cn31xx;
struct cvmx_l2c_bst2_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t mrb : 4; /**< Bist Results for MRB RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t rmdf : 4; /**< Bist Results for RMDF RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t rhdf : 4; /**< Bist Results for RHDF RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t ipcbst : 1; /**< Bist Results for RFB IPC RAM
- 1: BAD */
uint64_t picbst : 1; /**< Bist Results for RFB PIC RAM
- 1: BAD */
uint64_t xrdmsk : 1; /**< Bist Results for RFB XRD-MSK RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t xrddat : 1; /**< Bist Results for RFB XRD-DAT RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t xrddat : 1;
uint64_t xrdmsk : 1;
uint64_t picbst : 1;
uint64_t ipcbst : 1;
uint64_t rhdf : 4;
uint64_t rmdf : 4;
uint64_t mrb : 4;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_l2c_bst2_cn38xx cn38xxp2;
struct cvmx_l2c_bst2_cn30xx cn50xx;
struct cvmx_l2c_bst2_cn30xx cn52xx;
struct cvmx_l2c_bst2_cn30xx cn52xxp1;
struct cvmx_l2c_bst2_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t mrb : 4; /**< Bist Results for MRB RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t rmdb : 4; /**< Bist Results for RMDB RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t rhdb : 4; /**< Bist Results for RHDB RAMs
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t ipcbst : 1; /**< Bist Results for RFB IPC RAM
- 1: BAD */
uint64_t picbst : 1; /**< Bist Results for RFB PIC RAM
- 1: BAD */
uint64_t xrdmsk : 1; /**< Bist Results for RFB XRD-MSK RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t xrddat : 1; /**< Bist Results for RFB XRD-DAT RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t xrddat : 1;
uint64_t xrdmsk : 1;
uint64_t picbst : 1;
uint64_t ipcbst : 1;
uint64_t rhdb : 4;
uint64_t rmdb : 4;
uint64_t mrb : 4;
uint64_t reserved_16_63 : 48;
#endif
} cn56xx;
struct cvmx_l2c_bst2_cn56xx cn56xxp1;
struct cvmx_l2c_bst2_cn56xx cn58xx;
struct cvmx_l2c_bst2_cn56xx cn58xxp1;
} cvmx_l2c_bst2_t;
/**
* cvmx_l2c_cfg
*
* Specify the RSL base addresses for the block
*
* L2C_CFG = L2C Configuration
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t bstrun : 1; /**< L2 Data Store Bist Running
Indicates when the L2C HW Bist sequence(short or long) is
running. [L2C ECC Bist FSM is not in the RESET/DONE state]
*** NOTE: O9N PASS2 Addition */
uint64_t lbist : 1; /**< L2C Data Store Long Bist Sequence
When the previous state was '0' and SW writes a '1',
the long bist sequence (enhanced 13N March) is performed.
SW can then read the L2C_CFG[BSTRUN] which will indicate
that the long bist sequence is running. When BSTRUN-=0,
the state of the L2D_BST[0-3] registers contain information
which reflects the status of the recent long bist sequence.
NOTE: SW must never write LBIST=0 while Long Bist is running
(ie: when BSTRUN=1 never write LBIST=0).
NOTE: LBIST is disabled if the MIO_FUS_DAT2.BIST_DIS
Fuse is blown.
*** NOTE: O9N PASS2 Addition */
uint64_t xor_bank : 1; /**< L2C XOR Bank Bit
When both LMC's are enabled(DPRES1=1/DPRES0=1), this
bit determines how addresses are assigned to
LMC port(s).
XOR_BANK| LMC#
----------+---------------------------------
0 | byte address[7]
1 | byte address[7] XOR byte address[12]
Example: If both LMC ports are enabled (DPRES1=1/DPRES0=1)
and XOR_BANK=1, then addr[7] XOR addr[12] is used to determine
which LMC Port# a reference is directed to.
*** NOTE: O56 PASS1 Addition */
uint64_t dpres1 : 1; /**< DDR1 Present/LMC1 Enable
When DPRES1 is set, LMC#1 is enabled(DDR1 pins at
the BOTTOM of the chip are active).
NOTE: When both LMC ports are enabled(DPRES1=1/DPRES0=1),
see XOR_BANK bit to determine how a reference is
assigned to a DDR/LMC port. (Also, in dual-LMC configuration,
the address sent to the targeted LMC port is the
address shifted right by one).
NOTE: For power-savings, the DPRES1 is also used to
disable DDR1/LMC1 clocks.
SW Constraint: When dual LMC is enabled
(L2C_CFG[DPRES0/1]=1), the LMCx_DDR2_CTL[DDR_EOF]
must be increased by +1 to account for an additional
cycle of uncertainty.
*** NOTE: O56 PASS1 Addition */
uint64_t dpres0 : 1; /**< DDR0 Present/LMC0 Enable
When DPRES0 is set, LMC#0 is enabled(DDR0 pins at
the BOTTOM of the chip are active).
NOTE: When both LMC ports are enabled(DPRES1=1/DPRES0=1),
see XOR_BANK bit to determine how a reference is
assigned to a DDR/LMC port. (Also, in dual-LMC configuration,
the address sent to the targeted LMC port is the
address shifted right by one).
NOTE: For power-savings, the DPRES0 is also used to
disable DDR0/LMC0 clocks.
SW Constraint: When dual LMC is enabled
(L2C_CFG[DPRES0/1]=1), the LMCx_DDR2_CTL[DDR_EOF]
must be increased by +1 to account for an additional
cycle of uncertainty.
*** NOTE: O56 PASS1 Addition */
uint64_t dfill_dis : 1; /**< L2C Dual Fill Disable
When set, the L2C dual-fill performance feature is
disabled.
NOTE: This bit is only intended to evaluate the
effectiveness of the dual-fill feature. For OPTIMAL
performance, this bit should ALWAYS be zero.
*** NOTE: O9N PASS1 Addition */
uint64_t fpexp : 4; /**< [CYA] Forward Progress Counter Exponent
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When FPEN is enabled and the LFB is empty, the
forward progress counter (FPCNT) is initialized to:
FPCNT[24:0] = 2^(9+FPEXP)
When the LFB is non-empty the FPCNT is decremented
(every eclk interval). If the FPCNT reaches zero,
the LFB no longer accepts new requests until either
a) all of the current LFB entries have completed
(to ensure forward progress).
b) FPEMPTY=0 and another forward progress count
interval timeout expires.
EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.
(For eclk=500MHz(2ns), this would be ~4us). */
uint64_t fpempty : 1; /**< [CYA] Forward Progress Counter Empty
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL all current LFB
entries have completed.
When clear, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL either
a) all current LFB entries have completed.
b) another forward progress interval expires
NOTE: We may want to FREEZE/HANG the system when
we encounter an LFB entry cannot complete, and there
may be times when we want to allow further LFB-NQs
to be permitted to help in further analyzing the
source */
uint64_t fpen : 1; /**< [CYA] Forward Progress Counter Enable
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, enables the Forward Progress Counter to
prevent new LFB entries from enqueueing until ALL
current LFB entries have completed. */
uint64_t idxalias : 1; /**< L2C Index Alias Enable
When set, the L2 Tag/Data Store will alias the 11-bit
index with the low order 11-bits of the tag.
index[17:7] = (tag[28:18] ^ index[17:7])
NOTE: This bit must only be modified at boot time,
when it can be guaranteed that no blocks have been
loaded into the L2 Cache.
The index aliasing is a performance enhancement feature
which reduces the L2 cache thrashing experienced for
regular stride references.
NOTE: The index alias is stored in the LFB and VAB, and
its effects are reversed for memory references (Victims,
STT-Misses and Read-Misses) */
uint64_t mwf_crd : 4; /**< MWF Credit Threshold: When the remaining MWF credits
become less than or equal to the MWF_CRD, the L2C will
assert l2c__lmi_mwd_hiwater_a to signal the LMC to give
writes (victims) higher priority. */
uint64_t rsp_arb_mode : 1; /**< RSP Arbitration Mode:
- 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]
- 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),
RHCF(RdHit), STRSP(ST RSP w/ invalidate),
STRSC(ST RSP no invalidate)] */
uint64_t rfb_arb_mode : 1; /**< RFB Arbitration Mode:
- 0: Fixed Priority -
IOB->PP requests are higher priority than
PP->IOB requests
- 1: Round Robin -
I/O requests from PP and IOB are serviced in
round robin */
uint64_t lrf_arb_mode : 1; /**< RF Arbitration Mode:
- 0: Fixed Priority -
IOB memory requests are higher priority than PP
memory requests.
- 1: Round Robin -
Memory requests from PP and IOB are serviced in
round robin. */
#else
uint64_t lrf_arb_mode : 1;
uint64_t rfb_arb_mode : 1;
uint64_t rsp_arb_mode : 1;
uint64_t mwf_crd : 4;
uint64_t idxalias : 1;
uint64_t fpen : 1;
uint64_t fpempty : 1;
uint64_t fpexp : 4;
uint64_t dfill_dis : 1;
uint64_t dpres0 : 1;
uint64_t dpres1 : 1;
uint64_t xor_bank : 1;
uint64_t lbist : 1;
uint64_t bstrun : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_l2c_cfg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t fpexp : 4; /**< [CYA] Forward Progress Counter Exponent
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When FPEN is enabled and the LFB is empty, the
forward progress counter (FPCNT) is initialized to:
FPCNT[24:0] = 2^(9+FPEXP)
When the LFB is non-empty the FPCNT is decremented
(every eclk interval). If the FPCNT reaches zero,
the LFB no longer accepts new requests until either
a) all of the current LFB entries have completed
(to ensure forward progress).
b) FPEMPTY=0 and another forward progress count
interval timeout expires.
EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.
(For eclk=500MHz(2ns), this would be ~4us). */
uint64_t fpempty : 1; /**< [CYA] Forward Progress Counter Empty
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL all current LFB
entries have completed.
When clear, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL either
a) all current LFB entries have completed.
b) another forward progress interval expires
NOTE: We may want to FREEZE/HANG the system when
we encounter an LFB entry cannot complete, and there
may be times when we want to allow further LFB-NQs
to be permitted to help in further analyzing the
source */
uint64_t fpen : 1; /**< [CYA] Forward Progress Counter Enable
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, enables the Forward Progress Counter to
prevent new LFB entries from enqueueing until ALL
current LFB entries have completed. */
uint64_t idxalias : 1; /**< L2C Index Alias Enable
When set, the L2 Tag/Data Store will alias the 8-bit
index with the low order 8-bits of the tag.
index[14:7] = (tag[22:15] ^ index[14:7])
NOTE: This bit must only be modified at boot time,
when it can be guaranteed that no blocks have been
loaded into the L2 Cache.
The index aliasing is a performance enhancement feature
which reduces the L2 cache thrashing experienced for
regular stride references.
NOTE: The index alias is stored in the LFB and VAB, and
its effects are reversed for memory references (Victims,
STT-Misses and Read-Misses) */
uint64_t mwf_crd : 4; /**< MWF Credit Threshold: When the remaining MWF credits
become less than or equal to the MWF_CRD, the L2C will
assert l2c__lmi_mwd_hiwater_a to signal the LMC to give
writes (victims) higher priority. */
uint64_t rsp_arb_mode : 1; /**< RSP Arbitration Mode:
- 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]
- 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),
RHCF(RdHit), STRSP(ST RSP w/ invalidate),
STRSC(ST RSP no invalidate)] */
uint64_t rfb_arb_mode : 1; /**< RFB Arbitration Mode:
- 0: Fixed Priority -
IOB->PP requests are higher priority than
PP->IOB requests
- 1: Round Robin -
I/O requests from PP and IOB are serviced in
round robin */
uint64_t lrf_arb_mode : 1; /**< RF Arbitration Mode:
- 0: Fixed Priority -
IOB memory requests are higher priority than PP
memory requests.
- 1: Round Robin -
Memory requests from PP and IOB are serviced in
round robin. */
#else
uint64_t lrf_arb_mode : 1;
uint64_t rfb_arb_mode : 1;
uint64_t rsp_arb_mode : 1;
uint64_t mwf_crd : 4;
uint64_t idxalias : 1;
uint64_t fpen : 1;
uint64_t fpempty : 1;
uint64_t fpexp : 4;
uint64_t reserved_14_63 : 50;
#endif
} cn30xx;
struct cvmx_l2c_cfg_cn30xx cn31xx;
struct cvmx_l2c_cfg_cn30xx cn38xx;
struct cvmx_l2c_cfg_cn30xx cn38xxp2;
struct cvmx_l2c_cfg_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t bstrun : 1; /**< L2 Data Store Bist Running
Indicates when the L2C HW Bist sequence(short or long) is
running. [L2C ECC Bist FSM is not in the RESET/DONE state]
*** NOTE: O56 PASS1 Addition */
uint64_t lbist : 1; /**< L2C Data Store Long Bist Sequence
When the previous state was '0' and SW writes a '1',
the long bist sequence (enhanced 13N March) is performed.
SW can then read the L2C_CFG[BSTRUN] which will indicate
that the long bist sequence is running. When BSTRUN-=0,
the state of the L2D_BST[0-3] registers contain information
which reflects the status of the recent long bist sequence.
NOTE: SW must never write LBIST=0 while Long Bist is running
(ie: when BSTRUN=1 never write LBIST=0). */
uint64_t reserved_14_17 : 4;
uint64_t fpexp : 4; /**< [CYA] Forward Progress Counter Exponent
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When FPEN is enabled and the LFB is empty, the
forward progress counter (FPCNT) is initialized to:
FPCNT[24:0] = 2^(9+FPEXP)
When the LFB is non-empty the FPCNT is decremented
(every eclk interval). If the FPCNT reaches zero,
the LFB no longer accepts new requests until either
a) all of the current LFB entries have completed
(to ensure forward progress).
b) FPEMPTY=0 and another forward progress count
interval timeout expires.
EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.
(For eclk=500MHz(2ns), this would be ~4us). */
uint64_t fpempty : 1; /**< [CYA] Forward Progress Counter Empty
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL all current LFB
entries have completed.
When clear, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL either
a) all current LFB entries have completed.
b) another forward progress interval expires
NOTE: We may want to FREEZE/HANG the system when
we encounter an LFB entry cannot complete, and there
may be times when we want to allow further LFB-NQs
to be permitted to help in further analyzing the
source */
uint64_t fpen : 1; /**< [CYA] Forward Progress Counter Enable
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, enables the Forward Progress Counter to
prevent new LFB entries from enqueueing until ALL
current LFB entries have completed. */
uint64_t idxalias : 1; /**< L2C Index Alias Enable
When set, the L2 Tag/Data Store will alias the 7-bit
index with the low order 7-bits of the tag.
index[13:7] = (tag[20:14] ^ index[13:7])
NOTE: This bit must only be modified at boot time,
when it can be guaranteed that no blocks have been
loaded into the L2 Cache.
The index aliasing is a performance enhancement feature
which reduces the L2 cache thrashing experienced for
regular stride references.
NOTE: The index alias is stored in the LFB and VAB, and
its effects are reversed for memory references (Victims,
STT-Misses and Read-Misses) */
uint64_t mwf_crd : 4; /**< MWF Credit Threshold: When the remaining MWF credits
become less than or equal to the MWF_CRD, the L2C will
assert l2c__lmi_mwd_hiwater_a to signal the LMC to give
writes (victims) higher priority. */
uint64_t rsp_arb_mode : 1; /**< RSP Arbitration Mode:
- 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]
- 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),
RHCF(RdHit), STRSP(ST RSP w/ invalidate),
STRSC(ST RSP no invalidate)] */
uint64_t rfb_arb_mode : 1; /**< RFB Arbitration Mode:
- 0: Fixed Priority -
IOB->PP requests are higher priority than
PP->IOB requests
- 1: Round Robin -
I/O requests from PP and IOB are serviced in
round robin */
uint64_t lrf_arb_mode : 1; /**< RF Arbitration Mode:
- 0: Fixed Priority -
IOB memory requests are higher priority than PP
memory requests.
- 1: Round Robin -
Memory requests from PP and IOB are serviced in
round robin. */
#else
uint64_t lrf_arb_mode : 1;
uint64_t rfb_arb_mode : 1;
uint64_t rsp_arb_mode : 1;
uint64_t mwf_crd : 4;
uint64_t idxalias : 1;
uint64_t fpen : 1;
uint64_t fpempty : 1;
uint64_t fpexp : 4;
uint64_t reserved_14_17 : 4;
uint64_t lbist : 1;
uint64_t bstrun : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn50xx;
struct cvmx_l2c_cfg_cn50xx cn52xx;
struct cvmx_l2c_cfg_cn50xx cn52xxp1;
struct cvmx_l2c_cfg_s cn56xx;
struct cvmx_l2c_cfg_s cn56xxp1;
struct cvmx_l2c_cfg_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t bstrun : 1; /**< L2 Data Store Bist Running
Indicates when the L2C HW Bist sequence(short or long) is
running. [L2C ECC Bist FSM is not in the RESET/DONE state]
*** NOTE: O9N PASS2 Addition */
uint64_t lbist : 1; /**< L2C Data Store Long Bist Sequence
When the previous state was '0' and SW writes a '1',
the long bist sequence (enhanced 13N March) is performed.
SW can then read the L2C_CFG[BSTRUN] which will indicate
that the long bist sequence is running. When BSTRUN-=0,
the state of the L2D_BST[0-3] registers contain information
which reflects the status of the recent long bist sequence.
NOTE: SW must never write LBIST=0 while Long Bist is running
(ie: when BSTRUN=1 never write LBIST=0).
NOTE: LBIST is disabled if the MIO_FUS_DAT2.BIST_DIS
Fuse is blown.
*** NOTE: O9N PASS2 Addition */
uint64_t reserved_15_17 : 3;
uint64_t dfill_dis : 1; /**< L2C Dual Fill Disable
When set, the L2C dual-fill performance feature is
disabled.
NOTE: This bit is only intended to evaluate the
effectiveness of the dual-fill feature. For OPTIMAL
performance, this bit should ALWAYS be zero.
*** NOTE: O9N PASS1 Addition */
uint64_t fpexp : 4; /**< [CYA] Forward Progress Counter Exponent
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When FPEN is enabled and the LFB is empty, the
forward progress counter (FPCNT) is initialized to:
FPCNT[24:0] = 2^(9+FPEXP)
When the LFB is non-empty the FPCNT is decremented
(every eclk interval). If the FPCNT reaches zero,
the LFB no longer accepts new requests until either
a) all of the current LFB entries have completed
(to ensure forward progress).
b) FPEMPTY=0 and another forward progress count
interval timeout expires.
EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.
(For eclk=500MHz(2ns), this would be ~4us). */
uint64_t fpempty : 1; /**< [CYA] Forward Progress Counter Empty
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL all current LFB
entries have completed.
When clear, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL either
a) all current LFB entries have completed.
b) another forward progress interval expires
NOTE: We may want to FREEZE/HANG the system when
we encounter an LFB entry cannot complete, and there
may be times when we want to allow further LFB-NQs
to be permitted to help in further analyzing the
source */
uint64_t fpen : 1; /**< [CYA] Forward Progress Counter Enable
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, enables the Forward Progress Counter to
prevent new LFB entries from enqueueing until ALL
current LFB entries have completed. */
uint64_t idxalias : 1; /**< L2C Index Alias Enable
When set, the L2 Tag/Data Store will alias the 11-bit
index with the low order 11-bits of the tag.
index[17:7] = (tag[28:18] ^ index[17:7])
NOTE: This bit must only be modified at boot time,
when it can be guaranteed that no blocks have been
loaded into the L2 Cache.
The index aliasing is a performance enhancement feature
which reduces the L2 cache thrashing experienced for
regular stride references.
NOTE: The index alias is stored in the LFB and VAB, and
its effects are reversed for memory references (Victims,
STT-Misses and Read-Misses) */
uint64_t mwf_crd : 4; /**< MWF Credit Threshold: When the remaining MWF credits
become less than or equal to the MWF_CRD, the L2C will
assert l2c__lmi_mwd_hiwater_a to signal the LMC to give
writes (victims) higher priority. */
uint64_t rsp_arb_mode : 1; /**< RSP Arbitration Mode:
- 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]
- 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),
RHCF(RdHit), STRSP(ST RSP w/ invalidate),
STRSC(ST RSP no invalidate)] */
uint64_t rfb_arb_mode : 1; /**< RFB Arbitration Mode:
- 0: Fixed Priority -
IOB->PP requests are higher priority than
PP->IOB requests
- 1: Round Robin -
I/O requests from PP and IOB are serviced in
round robin */
uint64_t lrf_arb_mode : 1; /**< RF Arbitration Mode:
- 0: Fixed Priority -
IOB memory requests are higher priority than PP
memory requests.
- 1: Round Robin -
Memory requests from PP and IOB are serviced in
round robin. */
#else
uint64_t lrf_arb_mode : 1;
uint64_t rfb_arb_mode : 1;
uint64_t rsp_arb_mode : 1;
uint64_t mwf_crd : 4;
uint64_t idxalias : 1;
uint64_t fpen : 1;
uint64_t fpempty : 1;
uint64_t fpexp : 4;
uint64_t dfill_dis : 1;
uint64_t reserved_15_17 : 3;
uint64_t lbist : 1;
uint64_t bstrun : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn58xx;
struct cvmx_l2c_cfg_cn58xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t dfill_dis : 1; /**< L2C Dual Fill Disable
When set, the L2C dual-fill performance feature is
disabled.
NOTE: This bit is only intended to evaluate the
effectiveness of the dual-fill feature. For OPTIMAL
performance, this bit should ALWAYS be zero.
*** NOTE: O9N PASS1 Addition */
uint64_t fpexp : 4; /**< [CYA] Forward Progress Counter Exponent
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When FPEN is enabled and the LFB is empty, the
forward progress counter (FPCNT) is initialized to:
FPCNT[24:0] = 2^(9+FPEXP)
When the LFB is non-empty the FPCNT is decremented
(every eclk interval). If the FPCNT reaches zero,
the LFB no longer accepts new requests until either
a) all of the current LFB entries have completed
(to ensure forward progress).
b) FPEMPTY=0 and another forward progress count
interval timeout expires.
EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.
(For eclk=500MHz(2ns), this would be ~4us). */
uint64_t fpempty : 1; /**< [CYA] Forward Progress Counter Empty
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL all current LFB
entries have completed.
When clear, if the forward progress counter expires,
all new LFB-NQs are stopped UNTIL either
a) all current LFB entries have completed.
b) another forward progress interval expires
NOTE: We may want to FREEZE/HANG the system when
we encounter an LFB entry cannot complete, and there
may be times when we want to allow further LFB-NQs
to be permitted to help in further analyzing the
source */
uint64_t fpen : 1; /**< [CYA] Forward Progress Counter Enable
NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]
When set, enables the Forward Progress Counter to
prevent new LFB entries from enqueueing until ALL
current LFB entries have completed. */
uint64_t idxalias : 1; /**< L2C Index Alias Enable
When set, the L2 Tag/Data Store will alias the 11-bit
index with the low order 11-bits of the tag.
index[17:7] = (tag[28:18] ^ index[17:7])
NOTE: This bit must only be modified at boot time,
when it can be guaranteed that no blocks have been
loaded into the L2 Cache.
The index aliasing is a performance enhancement feature
which reduces the L2 cache thrashing experienced for
regular stride references.
NOTE: The index alias is stored in the LFB and VAB, and
its effects are reversed for memory references (Victims,
STT-Misses and Read-Misses) */
uint64_t mwf_crd : 4; /**< MWF Credit Threshold: When the remaining MWF credits
become less than or equal to the MWF_CRD, the L2C will
assert l2c__lmi_mwd_hiwater_a to signal the LMC to give
writes (victims) higher priority. */
uint64_t rsp_arb_mode : 1; /**< RSP Arbitration Mode:
- 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]
- 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),
RHCF(RdHit), STRSP(ST RSP w/ invalidate),
STRSC(ST RSP no invalidate)] */
uint64_t rfb_arb_mode : 1; /**< RFB Arbitration Mode:
- 0: Fixed Priority -
IOB->PP requests are higher priority than
PP->IOB requests
- 1: Round Robin -
I/O requests from PP and IOB are serviced in
round robin */
uint64_t lrf_arb_mode : 1; /**< RF Arbitration Mode:
- 0: Fixed Priority -
IOB memory requests are higher priority than PP
memory requests.
- 1: Round Robin -
Memory requests from PP and IOB are serviced in
round robin. */
#else
uint64_t lrf_arb_mode : 1;
uint64_t rfb_arb_mode : 1;
uint64_t rsp_arb_mode : 1;
uint64_t mwf_crd : 4;
uint64_t idxalias : 1;
uint64_t fpen : 1;
uint64_t fpempty : 1;
uint64_t fpexp : 4;
uint64_t dfill_dis : 1;
uint64_t reserved_15_63 : 49;
#endif
} cn58xxp1;
} cvmx_l2c_cfg_t;
/**
* cvmx_l2c_dbg
*
* L2C_DBG = L2C DEBUG Register
*
* Description: L2C Tag/Data Store Debug Register
*
* Notes:
* (1) When using the L2T, L2D or FINV Debug probe feature, the LDD command WILL NOT update the DuTags.
* (2) L2T, L2D, FINV MUST BE mutually exclusive (only one set)
* (3) Force Invalidate is intended as a means for SW to invalidate the L2 Cache while also writing back
* dirty data to memory to maintain coherency.
* (4) L2 Cache Lock Down feature MUST BE disabled (L2C_LCKBASE[LCK_ENA]=0) if ANY of the L2C debug
* features (L2T, L2D, FINV) are enabled.
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_dbg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t lfb_enum : 4; /**< Specifies the LFB Entry# which is to be captured. */
uint64_t lfb_dmp : 1; /**< LFB Dump Enable: When written(=1), the contents of
the LFB specified by LFB_ENUM[3:0] are captured
into the L2C_LFB(0/1/2) registers.
NOTE: Some fields of the LFB entry are unpredictable
and dependent on usage. This is only intended to be
used for HW debug. */
uint64_t ppnum : 4; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines which one-of-16
PPs is selected as the diagnostic PP. */
uint64_t set : 3; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines 1-of-n targeted
sets to act upon.
NOTE: L2C_DBG[SET] must never equal a crippled or
unusable set (see UMSK* registers and Cripple mode
fuses). */
uint64_t finv : 1; /**< Flush-Invalidate.
When flush-invalidate is enable (FINV=1), all STF
(L1 store-miss) commands generated from the diagnostic PP
(L2C_DBG[PPNUM]) will invalidate the specified set
(L2C_DBG[SET]) at the index specified in the STF
address[17:7]. If a dirty block is detected (D=1), it is
written back to memory. The contents of the invalid
L2 Cache line is also 'scrubbed' with the STF write data.
NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in
STF address[17:7] refers to the 'aliased' address.
NOTE: An STF command with write data=ZEROES can be
generated by SW using the Prefetch instruction with
Hint=30d "prepare for Store", followed by a SYNCW.
What is seen at the L2C as an STF w/wrdcnt=0 with all
of its mask bits clear (indicates zero-fill data).
A flush-invalidate will 'force-hit' the L2 cache at
[index,set] and invalidate the entry (V=0/D=0/L=0/U=0).
If the cache block is dirty, it is also written back
to memory. The DuTag state is probed/updated as normal
for an STF request.
TYPICAL APPLICATIONS:
1) L2 Tag/Data ECC SW Recovery
2) Cache Unlocking
NOTE: If the cacheline had been previously LOCKED(L=1),
a flush-invalidate operation will explicitly UNLOCK
(L=0) the set/index specified.
NOTE: The diagnostic PP cores can generate STF
commands to the L2 Cache whenever all 128 bytes in a
block are written. SW must take this into consideration
to avoid 'errant' Flush-Invalidates. */
uint64_t l2d : 1; /**< When enabled (and L2C_DBG[L2T]=0), fill data is
returned directly from the L2 Data Store
(regardless of hit/miss) when an LDD(L1 load-miss) command
is issued from a PP determined by the L2C_DBG[PPNUM]
field. The selected set# is determined by the
L2C_DBG[SET] field, and the index is determined
from the address[17:7] associated with the LDD
command.
This 'force-hit' will NOT alter the current L2 Tag
state OR the DuTag state. */
uint64_t l2t : 1; /**< When enabled, L2 Tag information [V,D,L,U,phys_addr[33:18]]
is returned on the data bus starting at +32(and +96) bytes
offset from the beginning of cacheline when an LDD
(L1 load-miss) command is issued from a PP determined by
the L2C_DBG[PPNUM] field.
The selected L2 set# is determined by the L2C_DBG[SET]
field, and the L2 index is determined from the
phys_addr[17:7] associated with the LDD command.
This 'L2 force-hit' will NOT alter the current L2 Tag
state OR the DuTag state.
NOTE: The diagnostic PP should issue a d-stream load
to an aligned cacheline+0x20(+0x60) in order to have the
return VDLUTAG information (in OW2/OW6) written directly
into the proper PP register. The diagnostic PP should also
flush it's local L1 cache after use(to ensure data
coherency).
NOTE: The position of the VDLUTAG data in the destination
register is dependent on the endian mode(big/little).
NOTE: N3K-Pass2 modification. (This bit's functionality
has changed since Pass1-in the following way).
NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):
If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected
half cacheline (see: L2D_ERR[BMHCLSEL] is also
conditionally latched into the L2D_FSYN0/1 CSRs if an
LDD command is detected from the diagnostic PP(L2C_DBG[PPNUM]). */
#else
uint64_t l2t : 1;
uint64_t l2d : 1;
uint64_t finv : 1;
uint64_t set : 3;
uint64_t ppnum : 4;
uint64_t lfb_dmp : 1;
uint64_t lfb_enum : 4;
uint64_t reserved_15_63 : 49;
#endif
} s;
struct cvmx_l2c_dbg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t lfb_enum : 2; /**< Specifies the LFB Entry# which is to be captured. */
uint64_t lfb_dmp : 1; /**< LFB Dump Enable: When written(=1), the contents of
the LFB specified by LFB_ENUM are captured
into the L2C_LFB(0/1/2) registers.
NOTE: Some fields of the LFB entry are unpredictable
and dependent on usage. This is only intended to be
used for HW debug. */
uint64_t reserved_7_9 : 3;
uint64_t ppnum : 1; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines which
PP is selected as the diagnostic PP.
NOTE: For O1P single core PPNUM=0 (MBZ) */
uint64_t reserved_5_5 : 1;
uint64_t set : 2; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines 1-of-n targeted
sets to act upon.
NOTE: L2C_DBG[SET] must never equal a crippled or
unusable set (see UMSK* registers and Cripple mode
fuses). */
uint64_t finv : 1; /**< Flush-Invalidate.
When flush-invalidate is enable (FINV=1), all STF
(L1 store-miss) commands generated from the PP will invalidate
the specified set(L2C_DBG[SET]) at the index specified
in the STF address[14:7]. If a dirty block is detected(D=1),
it is written back to memory. The contents of the invalid
L2 Cache line is also 'scrubbed' with the STF write data.
NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in
STF address[14:7] refers to the 'aliased' address.
NOTE: An STF command with write data=ZEROES can be
generated by SW using the Prefetch instruction with
Hint=30d "prepare for Store", followed by a SYNCW.
What is seen at the L2C as an STF w/wrdcnt=0 with all
of its mask bits clear (indicates zero-fill data).
A flush-invalidate will 'force-hit' the L2 cache at
[index,set] and invalidate the entry (V=0/D=0/L=0/U=0).
If the cache block is dirty, it is also written back
to memory. The DuTag state is probed/updated as normal
for an STF request.
TYPICAL APPLICATIONS:
1) L2 Tag/Data ECC SW Recovery
2) Cache Unlocking
NOTE: If the cacheline had been previously LOCKED(L=1),
a flush-invalidate operation will explicitly UNLOCK
(L=0) the set/index specified.
NOTE: The PP can generate STF(L1 store-miss)
commands to the L2 Cache whenever all 128 bytes in a
block are written. SW must take this into consideration
to avoid 'errant' Flush-Invalidates. */
uint64_t l2d : 1; /**< When enabled (and L2C_DBG[L2T]=0), fill data is
returned directly from the L2 Data Store
(regardless of hit/miss) when an LDD(L1 load-miss)
command is issued from the PP.
The selected set# is determined by the
L2C_DBG[SET] field, and the index is determined
from the address[14:7] associated with the LDD
command.
This 'force-hit' will NOT alter the current L2 Tag
state OR the DuTag state. */
uint64_t l2t : 1; /**< When enabled, L2 Tag information [V,D,L,U,phys_addr[33:15]]
is returned on the data bus starting at +32(and +96) bytes
offset from the beginning of cacheline when an LDD
(L1 load-miss) command is issued from the PP.
The selected L2 set# is determined by the L2C_DBG[SET]
field, and the L2 index is determined from the
phys_addr[14:7] associated with the LDD command.
This 'L2 force-hit' will NOT alter the current L2 Tag
state OR the DuTag state.
NOTE: The diagnostic PP should issue a d-stream load
to an aligned cacheline+0x20(+0x60) in order to have the
return VDLUTAG information (in OW2/OW6) written directly
into the proper PP register. The diagnostic PP should also
flush it's local L1 cache after use(to ensure data
coherency).
NOTE: The position of the VDLUTAG data in the destination
register is dependent on the endian mode(big/little).
NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):
If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected
half cacheline (see: L2D_ERR[BMHCLSEL] is also
conditionally latched into the L2D_FSYN0/1 CSRs if an
LDD(L1 load-miss) is detected. */
#else
uint64_t l2t : 1;
uint64_t l2d : 1;
uint64_t finv : 1;
uint64_t set : 2;
uint64_t reserved_5_5 : 1;
uint64_t ppnum : 1;
uint64_t reserved_7_9 : 3;
uint64_t lfb_dmp : 1;
uint64_t lfb_enum : 2;
uint64_t reserved_13_63 : 51;
#endif
} cn30xx;
struct cvmx_l2c_dbg_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t lfb_enum : 3; /**< Specifies the LFB Entry# which is to be captured. */
uint64_t lfb_dmp : 1; /**< LFB Dump Enable: When written(=1), the contents of
the LFB specified by LFB_ENUM are captured
into the L2C_LFB(0/1/2) registers.
NOTE: Some fields of the LFB entry are unpredictable
and dependent on usage. This is only intended to be
used for HW debug. */
uint64_t reserved_7_9 : 3;
uint64_t ppnum : 1; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines which
PP is selected as the diagnostic PP. */
uint64_t reserved_5_5 : 1;
uint64_t set : 2; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines 1-of-n targeted
sets to act upon.
NOTE: L2C_DBG[SET] must never equal a crippled or
unusable set (see UMSK* registers and Cripple mode
fuses). */
uint64_t finv : 1; /**< Flush-Invalidate.
When flush-invalidate is enable (FINV=1), all STF
(L1 store-miss) commands generated from the diagnostic PP
(L2C_DBG[PPNUM]) will invalidate the specified set
(L2C_DBG[SET]) at the index specified in the STF
address[15:7]. If a dirty block is detected (D=1), it is
written back to memory. The contents of the invalid
L2 Cache line is also 'scrubbed' with the STF write data.
NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in
STF address[15:7] refers to the 'aliased' address.
NOTE: An STF command with write data=ZEROES can be
generated by SW using the Prefetch instruction with
Hint=30d "prepare for Store", followed by a SYNCW.
What is seen at the L2C as an STF w/wrdcnt=0 with all
of its mask bits clear (indicates zero-fill data).
A flush-invalidate will 'force-hit' the L2 cache at
[index,set] and invalidate the entry (V=0/D=0/L=0/U=0).
If the cache block is dirty, it is also written back
to memory. The DuTag state is probed/updated as normal
for an STF request.
TYPICAL APPLICATIONS:
1) L2 Tag/Data ECC SW Recovery
2) Cache Unlocking
NOTE: If the cacheline had been previously LOCKED(L=1),
a flush-invalidate operation will explicitly UNLOCK
(L=0) the set/index specified.
NOTE: The diagnostic PP cores can generate STF(L1 store-miss)
commands to the L2 Cache whenever all 128 bytes in a
block are written. SW must take this into consideration
to avoid 'errant' Flush-Invalidates. */
uint64_t l2d : 1; /**< When enabled (and L2C_DBG[L2T]=0), fill data is
returned directly from the L2 Data Store
(regardless of hit/miss) when an LDD(L1 load-miss)
command is issued from a PP determined by the
L2C_DBG[PPNUM] field. The selected set# is determined
by the L2C_DBG[SET] field, and the index is determined
from the address[15:7] associated with the LDD command.
This 'L2 force-hit' will NOT alter the current L2 Tag
state OR the DuTag state. */
uint64_t l2t : 1; /**< When enabled, L2 Tag information [V,D,L,U,phys_addr[33:16]]
is returned on the data bus starting at +32(and +96) bytes
offset from the beginning of cacheline when an LDD
(L1 load-miss) command is issued from a PP determined by
the L2C_DBG[PPNUM] field.
The selected L2 set# is determined by the L2C_DBG[SET]
field, and the L2 index is determined from the
phys_addr[15:7] associated with the LDD command.
This 'L2 force-hit' will NOT alter the current L2 Tag
state OR the DuTag state.
NOTE: The diagnostic PP should issue a d-stream load
to an aligned cacheline+0x20(+0x60) in order to have the
return VDLUTAG information (in OW2/OW6) written directly
into the proper PP register. The diagnostic PP should also
flush it's local L1 cache after use(to ensure data
coherency).
NOTE: The position of the VDLUTAG data in the destination
register is dependent on the endian mode(big/little).
NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):
If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected
half cacheline (see: L2D_ERR[BMHCLSEL] is also
conditionally latched into the L2D_FSYN0/1 CSRs if an
LDD(L1 load-miss) is detected from the diagnostic PP
(L2C_DBG[PPNUM]). */
#else
uint64_t l2t : 1;
uint64_t l2d : 1;
uint64_t finv : 1;
uint64_t set : 2;
uint64_t reserved_5_5 : 1;
uint64_t ppnum : 1;
uint64_t reserved_7_9 : 3;
uint64_t lfb_dmp : 1;
uint64_t lfb_enum : 3;
uint64_t reserved_14_63 : 50;
#endif
} cn31xx;
struct cvmx_l2c_dbg_s cn38xx;
struct cvmx_l2c_dbg_s cn38xxp2;
struct cvmx_l2c_dbg_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t lfb_enum : 3; /**< Specifies the LFB Entry# which is to be captured. */
uint64_t lfb_dmp : 1; /**< LFB Dump Enable: When written(=1), the contents of
the LFB specified by LFB_ENUM[2:0] are captured
into the L2C_LFB(0/1/2) registers.
NOTE: Some fields of the LFB entry are unpredictable
and dependent on usage. This is only intended to be
used for HW debug. */
uint64_t reserved_7_9 : 3;
uint64_t ppnum : 1; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines which 1-of-2
PPs is selected as the diagnostic PP. */
uint64_t set : 3; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines 1-of-n targeted
sets to act upon.
NOTE: L2C_DBG[SET] must never equal a crippled or
unusable set (see UMSK* registers and Cripple mode
fuses). */
uint64_t finv : 1; /**< Flush-Invalidate.
When flush-invalidate is enable (FINV=1), all STF
(L1 store-miss) commands generated from the diagnostic PP
(L2C_DBG[PPNUM]) will invalidate the specified set
(L2C_DBG[SET]) at the index specified in the STF
address[13:7]. If a dirty block is detected (D=1), it is
written back to memory. The contents of the invalid
L2 Cache line is also 'scrubbed' with the STF write data.
NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in
STF address[13:7] refers to the 'aliased' address.
NOTE: An STF command with write data=ZEROES can be
generated by SW using the Prefetch instruction with
Hint=30d "prepare for Store", followed by a SYNCW.
What is seen at the L2C as an STF w/wrdcnt=0 with all
of its mask bits clear (indicates zero-fill data).
A flush-invalidate will 'force-hit' the L2 cache at
[index,set] and invalidate the entry (V=0/D=0/L=0/U=0).
If the cache block is dirty, it is also written back
to memory. The DuTag state is probed/updated as normal
for an STF request.
TYPICAL APPLICATIONS:
1) L2 Tag/Data ECC SW Recovery
2) Cache Unlocking
NOTE: If the cacheline had been previously LOCKED(L=1),
a flush-invalidate operation will explicitly UNLOCK
(L=0) the set/index specified.
NOTE: The diagnostic PP cores can generate STF
commands to the L2 Cache whenever all 128 bytes in a
block are written. SW must take this into consideration
to avoid 'errant' Flush-Invalidates. */
uint64_t l2d : 1; /**< When enabled (and L2C_DBG[L2T]=0), fill data is
returned directly from the L2 Data Store
(regardless of hit/miss) when an LDD(L1 load-miss) command
is issued from a PP determined by the L2C_DBG[PPNUM]
field. The selected set# is determined by the
L2C_DBG[SET] field, and the index is determined
from the address[13:7] associated with the LDD
command.
This 'force-hit' will NOT alter the current L2 Tag
state OR the DuTag state. */
uint64_t l2t : 1; /**< When enabled, L2 Tag information [V,D,L,U,phys_addr[33:14]]
is returned on the data bus starting at +32(and +96) bytes
offset from the beginning of cacheline when an LDD
(L1 load-miss) command is issued from a PP determined by
the L2C_DBG[PPNUM] field.
The selected L2 set# is determined by the L2C_DBG[SET]
field, and the L2 index is determined from the
phys_addr[13:7] associated with the LDD command.
This 'L2 force-hit' will NOT alter the current L2 Tag
state OR the DuTag state.
NOTE: The diagnostic PP should issue a d-stream load
to an aligned cacheline+0x20(+0x60) in order to have the
return VDLUTAG information (in OW2/OW6) written directly
into the proper PP register. The diagnostic PP should also
flush it's local L1 cache after use(to ensure data
coherency).
NOTE: The position of the VDLUTAG data in the destination
register is dependent on the endian mode(big/little).
NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):
If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected
half cacheline (see: L2D_ERR[BMHCLSEL] is also
conditionally latched into the L2D_FSYN0/1 CSRs if an
LDD command is detected from the diagnostic PP(L2C_DBG[PPNUM]). */
#else
uint64_t l2t : 1;
uint64_t l2d : 1;
uint64_t finv : 1;
uint64_t set : 3;
uint64_t ppnum : 1;
uint64_t reserved_7_9 : 3;
uint64_t lfb_dmp : 1;
uint64_t lfb_enum : 3;
uint64_t reserved_14_63 : 50;
#endif
} cn50xx;
struct cvmx_l2c_dbg_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t lfb_enum : 3; /**< Specifies the LFB Entry# which is to be captured. */
uint64_t lfb_dmp : 1; /**< LFB Dump Enable: When written(=1), the contents of
the LFB specified by LFB_ENUM[2:0] are captured
into the L2C_LFB(0/1/2) registers.
NOTE: Some fields of the LFB entry are unpredictable
and dependent on usage. This is only intended to be
used for HW debug. */
uint64_t reserved_8_9 : 2;
uint64_t ppnum : 2; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines which 1-of-4
PPs is selected as the diagnostic PP. */
uint64_t set : 3; /**< When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]
is enabled, this field determines 1-of-n targeted
sets to act upon.
NOTE: L2C_DBG[SET] must never equal a crippled or
unusable set (see UMSK* registers and Cripple mode
fuses). */
uint64_t finv : 1; /**< Flush-Invalidate.
When flush-invalidate is enable (FINV=1), all STF
(L1 store-miss) commands generated from the diagnostic PP
(L2C_DBG[PPNUM]) will invalidate the specified set
(L2C_DBG[SET]) at the index specified in the STF
address[15:7]. If a dirty block is detected (D=1), it is
written back to memory. The contents of the invalid
L2 Cache line is also 'scrubbed' with the STF write data.
NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in
STF address[15:7] refers to the 'aliased' address.
NOTE: An STF command with write data=ZEROES can be
generated by SW using the Prefetch instruction with
Hint=30d "prepare for Store", followed by a SYNCW.
What is seen at the L2C as an STF w/wrdcnt=0 with all
of its mask bits clear (indicates zero-fill data).
A flush-invalidate will 'force-hit' the L2 cache at
[index,set] and invalidate the entry (V=0/D=0/L=0/U=0).
If the cache block is dirty, it is also written back
to memory. The DuTag state is probed/updated as normal
for an STF request.
TYPICAL APPLICATIONS:
1) L2 Tag/Data ECC SW Recovery
2) Cache Unlocking
NOTE: If the cacheline had been previously LOCKED(L=1),
a flush-invalidate operation will explicitly UNLOCK
(L=0) the set/index specified.
NOTE: The diagnostic PP cores can generate STF
commands to the L2 Cache whenever all 128 bytes in a
block are written. SW must take this into consideration
to avoid 'errant' Flush-Invalidates. */
uint64_t l2d : 1; /**< When enabled (and L2C_DBG[L2T]=0), fill data is
returned directly from the L2 Data Store
(regardless of hit/miss) when an LDD(L1 load-miss) command
is issued from a PP determined by the L2C_DBG[PPNUM]
field. The selected set# is determined by the
L2C_DBG[SET] field, and the index is determined
from the address[15:7] associated with the LDD
command.
This 'force-hit' will NOT alter the current L2 Tag
state OR the DuTag state. */
uint64_t l2t : 1; /**< When enabled, L2 Tag information [V,D,L,U,phys_addr[33:16]]
is returned on the data bus starting at +32(and +96) bytes
offset from the beginning of cacheline when an LDD
(L1 load-miss) command is issued from a PP determined by
the L2C_DBG[PPNUM] field.
The selected L2 set# is determined by the L2C_DBG[SET]
field, and the L2 index is determined from the
phys_addr[15:7] associated with the LDD command.
This 'L2 force-hit' will NOT alter the current L2 Tag
state OR the DuTag state.
NOTE: The diagnostic PP should issue a d-stream load
to an aligned cacheline+0x20(+0x60) in order to have the
return VDLUTAG information (in OW2/OW6) written directly
into the proper PP register. The diagnostic PP should also
flush it's local L1 cache after use(to ensure data
coherency).
NOTE: The position of the VDLUTAG data in the destination
register is dependent on the endian mode(big/little).
NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):
If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected
half cacheline (see: L2D_ERR[BMHCLSEL] is also
conditionally latched into the L2D_FSYN0/1 CSRs if an
LDD command is detected from the diagnostic PP(L2C_DBG[PPNUM]). */
#else
uint64_t l2t : 1;
uint64_t l2d : 1;
uint64_t finv : 1;
uint64_t set : 3;
uint64_t ppnum : 2;
uint64_t reserved_8_9 : 2;
uint64_t lfb_dmp : 1;
uint64_t lfb_enum : 3;
uint64_t reserved_14_63 : 50;
#endif
} cn52xx;
struct cvmx_l2c_dbg_cn52xx cn52xxp1;
struct cvmx_l2c_dbg_s cn56xx;
struct cvmx_l2c_dbg_s cn56xxp1;
struct cvmx_l2c_dbg_s cn58xx;
struct cvmx_l2c_dbg_s cn58xxp1;
} cvmx_l2c_dbg_t;
/**
* cvmx_l2c_dut
*
* L2C_DUT = L2C DUTAG Register
*
* Description: L2C Duplicate Tag State Register
*
* Notes:
* (1) When using the L2T, L2D or FINV Debug probe feature, an LDD command issued by the diagnostic PP
* WILL NOT update the DuTags.
* (2) L2T, L2D, FINV MUST BE mutually exclusive (only one enabled at a time).
* (3) Force Invalidate is intended as a means for SW to invalidate the L2 Cache while also writing back
* dirty data to memory to maintain coherency. (A side effect of FINV is that an LDD L2 fill is
* launched which fills data into the L2 DS).
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_dut_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t dtena : 1; /**< DuTag Diagnostic read enable.
When L2C_DUT[DTENA]=1, all LDD(L1 load-miss)
commands issued from the diagnostic PP
(L2C_DBG[PPNUM]) will capture the DuTag state (V|L1TAG)
of the PP#(specified in the LDD address[29:26] into
the L2C_DUT CSR register. This allows the diagPP to
read ALL DuTags (from any PP).
The DuTag Set# to capture is extracted from the LDD
address[25:20]. The diagnostic PP would issue the
LDD then read the L2C_DUT register (one at a time).
This LDD 'L2 force-hit' will NOT alter the current L2
Tag State OR the DuTag state.
NOTE: For O9N the DuTag SIZE has doubled (to 16KB)
where each DuTag is organized as 2x 64-way entries.
The LDD address[7] determines which 1(of-2) internal
64-ways to select.
The fill data is returned directly from the L2 Data
Store(regardless of hit/miss) when an LDD command
is issued from a PP determined by the L2C_DBG[PPNUM]
field. The selected L2 Set# is determined by the
L2C_DBG[SET] field, and the index is determined
from the address[17:7] associated with the LDD
command.
This 'L2 force-hit' will NOT alter the current L2 Tag
state OR the DuTag state.
NOTE: In order for the DiagPP to generate an LDD command
to the L2C, it must first force an L1 Dcache flush. */
uint64_t reserved_30_30 : 1;
uint64_t dt_vld : 1; /**< Duplicate L1 Tag Valid bit latched in for previous
LDD(L1 load-miss) command sourced by diagnostic PP. */
uint64_t dt_tag : 29; /**< Duplicate L1 Tag[35:7] latched in for previous
LDD(L1 load-miss) command sourced by diagnostic PP. */
#else
uint64_t dt_tag : 29;
uint64_t dt_vld : 1;
uint64_t reserved_30_30 : 1;
uint64_t dtena : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_l2c_dut_s cn30xx;
struct cvmx_l2c_dut_s cn31xx;
struct cvmx_l2c_dut_s cn38xx;
struct cvmx_l2c_dut_s cn38xxp2;
struct cvmx_l2c_dut_s cn50xx;
struct cvmx_l2c_dut_s cn52xx;
struct cvmx_l2c_dut_s cn52xxp1;
struct cvmx_l2c_dut_s cn56xx;
struct cvmx_l2c_dut_s cn56xxp1;
struct cvmx_l2c_dut_s cn58xx;
struct cvmx_l2c_dut_s cn58xxp1;
} cvmx_l2c_dut_t;
/**
* cvmx_l2c_grpwrr0
*
* L2C_GRPWRR0 = L2C PP Weighted Round \#0 Register
*
* Description: Defines Weighted rounds(32) for Group PLC0,PLC1
*
* Notes:
* - Starvation of a group 'could' occur, unless SW takes the precaution to ensure that each GROUP
* participates in at least 1(of 32) rounds (ie: At least 1 bit(of 32) should be clear).
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_grpwrr0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t plc1rmsk : 32; /**< PLC1 Group#1 Weighted Round Mask
Each bit represents 1 of 32 rounds
for Group \#1's participation. When a 'round' bit is
set, Group#1 is 'masked' and DOES NOT participate.
When a 'round' bit is clear, Group#1 WILL
participate in the arbitration for this round. */
uint64_t plc0rmsk : 32; /**< PLC Group#0 Weighted Round Mask
Each bit represents 1 of 32 rounds
for Group \#0's participation. When a 'round' bit is
set, Group#0 is 'masked' and DOES NOT participate.
When a 'round' bit is clear, Group#0 WILL
participate in the arbitration for this round. */
#else
uint64_t plc0rmsk : 32;
uint64_t plc1rmsk : 32;
#endif
} s;
struct cvmx_l2c_grpwrr0_s cn52xx;
struct cvmx_l2c_grpwrr0_s cn52xxp1;
struct cvmx_l2c_grpwrr0_s cn56xx;
struct cvmx_l2c_grpwrr0_s cn56xxp1;
} cvmx_l2c_grpwrr0_t;
/**
* cvmx_l2c_grpwrr1
*
* L2C_GRPWRR1 = L2C PP Weighted Round \#1 Register
*
* Description: Defines Weighted Rounds(32) for Group PLC2,ILC
*
* Notes:
* - Starvation of a group 'could' occur, unless SW takes the precaution to ensure that each GROUP
* participates in at least 1(of 32) rounds (ie: At least 1 bit(of 32) should be clear).
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_grpwrr1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t ilcrmsk : 32; /**< ILC (IOB) Weighted Round Mask
Each bit represents 1 of 32 rounds
for IOB participation. When a 'round' bit is
set, IOB is 'masked' and DOES NOT participate.
When a 'round' bit is clear, IOB WILL
participate in the arbitration for this round. */
uint64_t plc2rmsk : 32; /**< PLC Group#2 Weighted Round Mask
Each bit represents 1 of 32 rounds
for Group \#2's participation. When a 'round' bit is
set, Group#2 is 'masked' and DOES NOT participate.
When a 'round' bit is clear, Group#2 WILL
participate in the arbitration for this round. */
#else
uint64_t plc2rmsk : 32;
uint64_t ilcrmsk : 32;
#endif
} s;
struct cvmx_l2c_grpwrr1_s cn52xx;
struct cvmx_l2c_grpwrr1_s cn52xxp1;
struct cvmx_l2c_grpwrr1_s cn56xx;
struct cvmx_l2c_grpwrr1_s cn56xxp1;
} cvmx_l2c_grpwrr1_t;
/**
* cvmx_l2c_int_en
*
* L2C_INT_EN = L2C Global Interrupt Enable Register
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t lck2ena : 1; /**< L2 Tag Lock Error2 Interrupt Enable bit
NOTE: This is the 'same' bit as L2T_ERR[LCK_INTENA2] */
uint64_t lckena : 1; /**< L2 Tag Lock Error Interrupt Enable bit
NOTE: This is the 'same' bit as L2T_ERR[LCK_INTENA] */
uint64_t l2ddeden : 1; /**< L2 Data ECC Double Error Detect(DED) Interrupt Enable bit
When set, allows interrupts to be reported on double bit
(uncorrectable) errors from the L2 Data Arrays.
NOTE: This is the 'same' bit as L2D_ERR[DED_INTENA] */
uint64_t l2dsecen : 1; /**< L2 Data ECC Single Error Correct(SEC) Interrupt Enable bit
When set, allows interrupts to be reported on single bit
(correctable) errors from the L2 Data Arrays.
NOTE: This is the 'same' bit as L2D_ERR[SEC_INTENA] */
uint64_t l2tdeden : 1; /**< L2 Tag ECC Double Error Detect(DED) Interrupt
NOTE: This is the 'same' bit as L2T_ERR[DED_INTENA] */
uint64_t l2tsecen : 1; /**< L2 Tag ECC Single Error Correct(SEC) Interrupt
Enable bit. When set, allows interrupts to be
reported on single bit (correctable) errors from
the L2 Tag Arrays.
NOTE: This is the 'same' bit as L2T_ERR[SEC_INTENA] */
uint64_t oob3en : 1; /**< DMA Out of Bounds Interrupt Enable Range#3 */
uint64_t oob2en : 1; /**< DMA Out of Bounds Interrupt Enable Range#2 */
uint64_t oob1en : 1; /**< DMA Out of Bounds Interrupt Enable Range#1 */
#else
uint64_t oob1en : 1;
uint64_t oob2en : 1;
uint64_t oob3en : 1;
uint64_t l2tsecen : 1;
uint64_t l2tdeden : 1;
uint64_t l2dsecen : 1;
uint64_t l2ddeden : 1;
uint64_t lckena : 1;
uint64_t lck2ena : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_l2c_int_en_s cn52xx;
struct cvmx_l2c_int_en_s cn52xxp1;
struct cvmx_l2c_int_en_s cn56xx;
struct cvmx_l2c_int_en_s cn56xxp1;
} cvmx_l2c_int_en_t;
/**
* cvmx_l2c_int_stat
*
* L2C_INT_STAT = L2C Global Interrupt Status Register
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_int_stat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t lck2 : 1; /**< HW detected a case where a Rd/Wr Miss from PP#n
could not find an available/unlocked set (for
replacement).
Most likely, this is a result of SW mixing SET
PARTITIONING with ADDRESS LOCKING. If SW allows
another PP to LOCKDOWN all SETs available to PP#n,
then a Rd/Wr Miss from PP#n will be unable
to determine a 'valid' replacement set (since LOCKED
addresses should NEVER be replaced).
If such an event occurs, the HW will select the smallest
available SET(specified by UMSK'x)' as the replacement
set, and the address is unlocked.
NOTE: This is the 'same' bit as L2T_ERR[LCKERR2] */
uint64_t lck : 1; /**< SW attempted to LOCK DOWN the last available set of
the INDEX (which is ignored by HW - but reported to SW).
The LDD(L1 load-miss) for the LOCK operation is completed
successfully, however the address is NOT locked.
NOTE: 'Available' sets takes the L2C_SPAR*[UMSK*]
into account. For example, if diagnostic PPx has
UMSKx defined to only use SETs [1:0], and SET1 had
been previously LOCKED, then an attempt to LOCK the
last available SET0 would result in a LCKERR. (This
is to ensure that at least 1 SET at each INDEX is
not LOCKED for general use by other PPs).
NOTE: This is the 'same' bit as L2T_ERR[LCKERR] */
uint64_t l2dded : 1; /**< L2D Double Error detected (DED)
NOTE: This is the 'same' bit as L2D_ERR[DED_ERR] */
uint64_t l2dsec : 1; /**< L2D Single Error corrected (SEC)
NOTE: This is the 'same' bit as L2D_ERR[SEC_ERR] */
uint64_t l2tded : 1; /**< L2T Double Bit Error detected (DED)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for double bit errors(DBEs).
This bit is set if ANY of the 8 sets contains a DBE.
DBEs also generated an interrupt(if enabled).
NOTE: This is the 'same' bit as L2T_ERR[DED_ERR] */
uint64_t l2tsec : 1; /**< L2T Single Bit Error corrected (SEC) status
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for single bit errors(SBEs).
This bit is set if ANY of the 8 sets contains an SBE.
SBEs are auto corrected in HW and generate an
interrupt(if enabled).
NOTE: This is the 'same' bit as L2T_ERR[SEC_ERR] */
uint64_t oob3 : 1; /**< DMA Out of Bounds Interrupt Status Range#3 */
uint64_t oob2 : 1; /**< DMA Out of Bounds Interrupt Status Range#2 */
uint64_t oob1 : 1; /**< DMA Out of Bounds Interrupt Status Range#1 */
#else
uint64_t oob1 : 1;
uint64_t oob2 : 1;
uint64_t oob3 : 1;
uint64_t l2tsec : 1;
uint64_t l2tded : 1;
uint64_t l2dsec : 1;
uint64_t l2dded : 1;
uint64_t lck : 1;
uint64_t lck2 : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_l2c_int_stat_s cn52xx;
struct cvmx_l2c_int_stat_s cn52xxp1;
struct cvmx_l2c_int_stat_s cn56xx;
struct cvmx_l2c_int_stat_s cn56xxp1;
} cvmx_l2c_int_stat_t;
/**
* cvmx_l2c_lckbase
*
* L2C_LCKBASE = L2C LockDown Base Register
*
* Description: L2C LockDown Base Register
*
* Notes:
* (1) SW RESTRICTION \#1: SW must manage the L2 Data Store lockdown space such that at least 1
* set per cache line remains in the 'unlocked' (normal) state to allow general caching operations.
* If SW violates this restriction, a status bit is set (LCK_ERR) and an interrupt is posted.
* [this limits the total lockdown space to 7/8ths of the total L2 data store = 896KB]
* (2) IOB initiated LDI commands are ignored (only PP initiated LDI/LDD commands are considered
* for lockdown).
* (3) To 'unlock' a locked cache line, SW can use the FLUSH-INVAL CSR mechanism (see L2C_DBG[FINV]).
* (4) LCK_ENA MUST only be activated when debug modes are disabled (L2C_DBG[L2T], L2C_DBG[L2D], L2C_DBG[FINV]).
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_lckbase_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t lck_base : 27; /**< Base Memory block address[33:7]. Specifies the
starting address of the lockdown region. */
uint64_t reserved_1_3 : 3;
uint64_t lck_ena : 1; /**< L2 Cache Lock Enable
When the LCK_ENA=1, all LDI(I-stream Load) or
LDD(L1 load-miss) commands issued from the
diagnostic PP (specified by the L2C_DBG[PPNUM]),
which fall within a predefined lockdown address
range (specified by: [lck_base:lck_base+lck_offset])
are LOCKED in the L2 cache. The LOCKED state is
denoted using an explicit L2 Tag bit (L=1).
If the LOCK request L2-Hits (on ANY SET), then data is
returned from the L2 and the hit set is updated to the
LOCKED state. NOTE: If the Hit Set# is outside the
available sets for a given PP (see UMSK'x'), the
the LOCK bit is still SET. If the programmer's intent
is to explicitly LOCK addresses into 'available' sets,
care must be taken to flush-invalidate the cache first
(to avoid such situations). Not following this procedure
can lead to LCKERR2 interrupts.
If the LOCK request L2-Misses, a replacment set is
chosen(from the available sets (UMSK'x').
If the replacement set contains a dirty-victim it is
written back to memory. Memory read data is then written
into the replacement set, and the replacment SET is
updated to the LOCKED state(L=1).
NOTE: SETs that contain LOCKED addresses are
excluded from the replacement set selection algorithm.
NOTE: The LDD command will allocate the DuTag as normal.
NOTE: If L2C_CFG[IDXALIAS]=1, the address is 'aliased' first
before being checked against the lockdown address
range. To ensure an 'aliased' address is properly locked,
it is recommmended that SW preload the 'aliased' locked adddress
into the L2C_LCKBASE[LCK_BASE] register (while keeping
L2C_LCKOFF[LCK_OFFSET]=0).
NOTE: The OCTEON(N3) implementation only supports 16GB(MAX) of
physical memory. Therefore, only byte address[33:0] are used
(ie: address[35:34] are ignored). */
#else
uint64_t lck_ena : 1;
uint64_t reserved_1_3 : 3;
uint64_t lck_base : 27;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_l2c_lckbase_s cn30xx;
struct cvmx_l2c_lckbase_s cn31xx;
struct cvmx_l2c_lckbase_s cn38xx;
struct cvmx_l2c_lckbase_s cn38xxp2;
struct cvmx_l2c_lckbase_s cn50xx;
struct cvmx_l2c_lckbase_s cn52xx;
struct cvmx_l2c_lckbase_s cn52xxp1;
struct cvmx_l2c_lckbase_s cn56xx;
struct cvmx_l2c_lckbase_s cn56xxp1;
struct cvmx_l2c_lckbase_s cn58xx;
struct cvmx_l2c_lckbase_s cn58xxp1;
} cvmx_l2c_lckbase_t;
/**
* cvmx_l2c_lckoff
*
* L2C_LCKOFF = L2C LockDown OFFSET Register
*
* Description: L2C LockDown OFFSET Register
*
* Notes:
* (1) The generation of the end lockdown block address will 'wrap'.
* (2) The minimum granularity for lockdown is 1 cache line (= 128B block)
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_lckoff_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t lck_offset : 10; /**< LockDown block Offset. Used in determining
the ending block address of the lockdown
region:
End Lockdown block Address[33:7] =
LCK_BASE[33:7]+LCK_OFFSET[9:0] */
#else
uint64_t lck_offset : 10;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_l2c_lckoff_s cn30xx;
struct cvmx_l2c_lckoff_s cn31xx;
struct cvmx_l2c_lckoff_s cn38xx;
struct cvmx_l2c_lckoff_s cn38xxp2;
struct cvmx_l2c_lckoff_s cn50xx;
struct cvmx_l2c_lckoff_s cn52xx;
struct cvmx_l2c_lckoff_s cn52xxp1;
struct cvmx_l2c_lckoff_s cn56xx;
struct cvmx_l2c_lckoff_s cn56xxp1;
struct cvmx_l2c_lckoff_s cn58xx;
struct cvmx_l2c_lckoff_s cn58xxp1;
} cvmx_l2c_lckoff_t;
/**
* cvmx_l2c_lfb0
*
* L2C_LFB0 = L2C LFB DEBUG 0 Register
*
* Description: L2C LFB Contents (Status Bits)
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_lfb0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t stcpnd : 1; /**< LFB STC Pending Status */
uint64_t stpnd : 1; /**< LFB ST* Pending Status */
uint64_t stinv : 1; /**< LFB ST* Invalidate Status */
uint64_t stcfl : 1; /**< LFB STC=FAIL Status */
uint64_t vam : 1; /**< Valid Full Address Match Status */
uint64_t inxt : 4; /**< Next LFB Pointer(invalid if ITL=1) */
uint64_t itl : 1; /**< LFB Tail of List Indicator */
uint64_t ihd : 1; /**< LFB Head of List Indicator */
uint64_t set : 3; /**< SET# used for DS-OP (hit=hset/miss=rset) */
uint64_t vabnum : 4; /**< VAB# used for LMC Miss Launch(valid only if VAM=1) */
uint64_t sid : 9; /**< LFB Source ID */
uint64_t cmd : 4; /**< LFB Command */
uint64_t vld : 1; /**< LFB Valid */
#else
uint64_t vld : 1;
uint64_t cmd : 4;
uint64_t sid : 9;
uint64_t vabnum : 4;
uint64_t set : 3;
uint64_t ihd : 1;
uint64_t itl : 1;
uint64_t inxt : 4;
uint64_t vam : 1;
uint64_t stcfl : 1;
uint64_t stinv : 1;
uint64_t stpnd : 1;
uint64_t stcpnd : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_l2c_lfb0_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t stcpnd : 1; /**< LFB STC Pending Status */
uint64_t stpnd : 1; /**< LFB ST* Pending Status */
uint64_t stinv : 1; /**< LFB ST* Invalidate Status */
uint64_t stcfl : 1; /**< LFB STC=FAIL Status */
uint64_t vam : 1; /**< Valid Full Address Match Status */
uint64_t reserved_25_26 : 2;
uint64_t inxt : 2; /**< Next LFB Pointer(invalid if ITL=1) */
uint64_t itl : 1; /**< LFB Tail of List Indicator */
uint64_t ihd : 1; /**< LFB Head of List Indicator */
uint64_t reserved_20_20 : 1;
uint64_t set : 2; /**< SET# used for DS-OP (hit=hset/miss=rset) */
uint64_t reserved_16_17 : 2;
uint64_t vabnum : 2; /**< VAB# used for LMC Miss Launch(valid only if VAM=1) */
uint64_t sid : 9; /**< LFB Source ID */
uint64_t cmd : 4; /**< LFB Command */
uint64_t vld : 1; /**< LFB Valid */
#else
uint64_t vld : 1;
uint64_t cmd : 4;
uint64_t sid : 9;
uint64_t vabnum : 2;
uint64_t reserved_16_17 : 2;
uint64_t set : 2;
uint64_t reserved_20_20 : 1;
uint64_t ihd : 1;
uint64_t itl : 1;
uint64_t inxt : 2;
uint64_t reserved_25_26 : 2;
uint64_t vam : 1;
uint64_t stcfl : 1;
uint64_t stinv : 1;
uint64_t stpnd : 1;
uint64_t stcpnd : 1;
uint64_t reserved_32_63 : 32;
#endif
} cn30xx;
struct cvmx_l2c_lfb0_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t stcpnd : 1; /**< LFB STC Pending Status */
uint64_t stpnd : 1; /**< LFB ST* Pending Status */
uint64_t stinv : 1; /**< LFB ST* Invalidate Status */
uint64_t stcfl : 1; /**< LFB STC=FAIL Status */
uint64_t vam : 1; /**< Valid Full Address Match Status */
uint64_t reserved_26_26 : 1;
uint64_t inxt : 3; /**< Next LFB Pointer(invalid if ITL=1) */
uint64_t itl : 1; /**< LFB Tail of List Indicator */
uint64_t ihd : 1; /**< LFB Head of List Indicator */
uint64_t reserved_20_20 : 1;
uint64_t set : 2; /**< SET# used for DS-OP (hit=hset/miss=rset) */
uint64_t reserved_17_17 : 1;
uint64_t vabnum : 3; /**< VAB# used for LMC Miss Launch(valid only if VAM=1) */
uint64_t sid : 9; /**< LFB Source ID */
uint64_t cmd : 4; /**< LFB Command */
uint64_t vld : 1; /**< LFB Valid */
#else
uint64_t vld : 1;
uint64_t cmd : 4;
uint64_t sid : 9;
uint64_t vabnum : 3;
uint64_t reserved_17_17 : 1;
uint64_t set : 2;
uint64_t reserved_20_20 : 1;
uint64_t ihd : 1;
uint64_t itl : 1;
uint64_t inxt : 3;
uint64_t reserved_26_26 : 1;
uint64_t vam : 1;
uint64_t stcfl : 1;
uint64_t stinv : 1;
uint64_t stpnd : 1;
uint64_t stcpnd : 1;
uint64_t reserved_32_63 : 32;
#endif
} cn31xx;
struct cvmx_l2c_lfb0_s cn38xx;
struct cvmx_l2c_lfb0_s cn38xxp2;
struct cvmx_l2c_lfb0_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t stcpnd : 1; /**< LFB STC Pending Status */
uint64_t stpnd : 1; /**< LFB ST* Pending Status */
uint64_t stinv : 1; /**< LFB ST* Invalidate Status */
uint64_t stcfl : 1; /**< LFB STC=FAIL Status */
uint64_t vam : 1; /**< Valid Full Address Match Status */
uint64_t reserved_26_26 : 1;
uint64_t inxt : 3; /**< Next LFB Pointer(invalid if ITL=1) */
uint64_t itl : 1; /**< LFB Tail of List Indicator */
uint64_t ihd : 1; /**< LFB Head of List Indicator */
uint64_t set : 3; /**< SET# used for DS-OP (hit=hset/miss=rset) */
uint64_t reserved_17_17 : 1;
uint64_t vabnum : 3; /**< VAB# used for LMC Miss Launch(valid only if VAM=1) */
uint64_t sid : 9; /**< LFB Source ID */
uint64_t cmd : 4; /**< LFB Command */
uint64_t vld : 1; /**< LFB Valid */
#else
uint64_t vld : 1;
uint64_t cmd : 4;
uint64_t sid : 9;
uint64_t vabnum : 3;
uint64_t reserved_17_17 : 1;
uint64_t set : 3;
uint64_t ihd : 1;
uint64_t itl : 1;
uint64_t inxt : 3;
uint64_t reserved_26_26 : 1;
uint64_t vam : 1;
uint64_t stcfl : 1;
uint64_t stinv : 1;
uint64_t stpnd : 1;
uint64_t stcpnd : 1;
uint64_t reserved_32_63 : 32;
#endif
} cn50xx;
struct cvmx_l2c_lfb0_cn50xx cn52xx;
struct cvmx_l2c_lfb0_cn50xx cn52xxp1;
struct cvmx_l2c_lfb0_s cn56xx;
struct cvmx_l2c_lfb0_s cn56xxp1;
struct cvmx_l2c_lfb0_s cn58xx;
struct cvmx_l2c_lfb0_s cn58xxp1;
} cvmx_l2c_lfb0_t;
/**
* cvmx_l2c_lfb1
*
* L2C_LFB1 = L2C LFB DEBUG 1 Register
*
* Description: L2C LFB Contents (Wait Bits)
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_lfb1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t dsgoing : 1; /**< LFB DS Going (in flight) */
uint64_t bid : 2; /**< LFB DS Bid# */
uint64_t wtrsp : 1; /**< LFB Waiting for RSC Response [FILL,STRSP] completion */
uint64_t wtdw : 1; /**< LFB Waiting for DS-WR completion */
uint64_t wtdq : 1; /**< LFB Waiting for LFB-DQ */
uint64_t wtwhp : 1; /**< LFB Waiting for Write-Hit Partial L2 DS-WR completion */
uint64_t wtwhf : 1; /**< LFB Waiting for Write-Hit Full L2 DS-WR completion */
uint64_t wtwrm : 1; /**< LFB Waiting for Write-Miss L2 DS-WR completion */
uint64_t wtstm : 1; /**< LFB Waiting for Write-Miss L2 DS-WR completion */
uint64_t wtrda : 1; /**< LFB Waiting for Read-Miss L2 DS-WR completion */
uint64_t wtstdt : 1; /**< LFB Waiting for all ST write Data to arrive on XMD bus */
uint64_t wtstrsp : 1; /**< LFB Waiting for ST RSC/RSD to be issued on RSP
(with invalidates) */
uint64_t wtstrsc : 1; /**< LFB Waiting for ST RSC-Only to be issued on RSP
(no-invalidates) */
uint64_t wtvtm : 1; /**< LFB Waiting for Victim Read L2 DS-RD completion */
uint64_t wtmfl : 1; /**< LFB Waiting for Memory Fill completion to MRB */
uint64_t prbrty : 1; /**< Probe-Retry Detected - waiting for probe completion */
uint64_t wtprb : 1; /**< LFB Waiting for Probe */
uint64_t vld : 1; /**< LFB Valid */
#else
uint64_t vld : 1;
uint64_t wtprb : 1;
uint64_t prbrty : 1;
uint64_t wtmfl : 1;
uint64_t wtvtm : 1;
uint64_t wtstrsc : 1;
uint64_t wtstrsp : 1;
uint64_t wtstdt : 1;
uint64_t wtrda : 1;
uint64_t wtstm : 1;
uint64_t wtwrm : 1;
uint64_t wtwhf : 1;
uint64_t wtwhp : 1;
uint64_t wtdq : 1;
uint64_t wtdw : 1;
uint64_t wtrsp : 1;
uint64_t bid : 2;
uint64_t dsgoing : 1;
uint64_t reserved_19_63 : 45;
#endif
} s;
struct cvmx_l2c_lfb1_s cn30xx;
struct cvmx_l2c_lfb1_s cn31xx;
struct cvmx_l2c_lfb1_s cn38xx;
struct cvmx_l2c_lfb1_s cn38xxp2;
struct cvmx_l2c_lfb1_s cn50xx;
struct cvmx_l2c_lfb1_s cn52xx;
struct cvmx_l2c_lfb1_s cn52xxp1;
struct cvmx_l2c_lfb1_s cn56xx;
struct cvmx_l2c_lfb1_s cn56xxp1;
struct cvmx_l2c_lfb1_s cn58xx;
struct cvmx_l2c_lfb1_s cn58xxp1;
} cvmx_l2c_lfb1_t;
/**
* cvmx_l2c_lfb2
*
* L2C_LFB2 = L2C LFB DEBUG 2 Register
*
* Description: L2C LFB Contents Tag/Index
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_lfb2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_l2c_lfb2_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t lfb_tag : 19; /**< LFB TAG[33:15] */
uint64_t lfb_idx : 8; /**< LFB IDX[14:7] */
#else
uint64_t lfb_idx : 8;
uint64_t lfb_tag : 19;
uint64_t reserved_27_63 : 37;
#endif
} cn30xx;
struct cvmx_l2c_lfb2_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t lfb_tag : 17; /**< LFB TAG[33:16] */
uint64_t lfb_idx : 10; /**< LFB IDX[15:7] */
#else
uint64_t lfb_idx : 10;
uint64_t lfb_tag : 17;
uint64_t reserved_27_63 : 37;
#endif
} cn31xx;
struct cvmx_l2c_lfb2_cn31xx cn38xx;
struct cvmx_l2c_lfb2_cn31xx cn38xxp2;
struct cvmx_l2c_lfb2_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t lfb_tag : 20; /**< LFB TAG[33:14] */
uint64_t lfb_idx : 7; /**< LFB IDX[13:7] */
#else
uint64_t lfb_idx : 7;
uint64_t lfb_tag : 20;
uint64_t reserved_27_63 : 37;
#endif
} cn50xx;
struct cvmx_l2c_lfb2_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t lfb_tag : 18; /**< LFB TAG[33:16] */
uint64_t lfb_idx : 9; /**< LFB IDX[15:7] */
#else
uint64_t lfb_idx : 9;
uint64_t lfb_tag : 18;
uint64_t reserved_27_63 : 37;
#endif
} cn52xx;
struct cvmx_l2c_lfb2_cn52xx cn52xxp1;
struct cvmx_l2c_lfb2_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t lfb_tag : 16; /**< LFB TAG[33:18] */
uint64_t lfb_idx : 11; /**< LFB IDX[17:7] */
#else
uint64_t lfb_idx : 11;
uint64_t lfb_tag : 16;
uint64_t reserved_27_63 : 37;
#endif
} cn56xx;
struct cvmx_l2c_lfb2_cn56xx cn56xxp1;
struct cvmx_l2c_lfb2_cn56xx cn58xx;
struct cvmx_l2c_lfb2_cn56xx cn58xxp1;
} cvmx_l2c_lfb2_t;
/**
* cvmx_l2c_lfb3
*
* L2C_LFB3 = L2C LFB DEBUG 3 Register
*
* Description: LFB High Water Mark Register
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_lfb3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t stpartdis : 1; /**< STP/C Performance Enhancement Disable
When clear, all STP/C(store partials) will take 2 cycles
to complete (power-on default).
When set, all STP/C(store partials) will take 4 cycles
to complete.
NOTE: It is recommended to keep this bit ALWAYS ZERO.
*** NOTE: PASS2 Addition */
uint64_t lfb_hwm : 4; /**< LFB High Water Mark
Determines \#of LFB Entries in use before backpressure
is asserted.
HWM=0: 1 LFB Entry available
- ...
HWM=15: 16 LFB Entries available
*** NOTE: PASS2 Addition */
#else
uint64_t lfb_hwm : 4;
uint64_t stpartdis : 1;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_l2c_lfb3_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t stpartdis : 1; /**< STP/C Performance Enhancement Disable
When clear, all STP/C(store partials) will take 2 cycles
to complete (power-on default).
When set, all STP/C(store partials) will take 4 cycles
to complete.
NOTE: It is recommended to keep this bit ALWAYS ZERO. */
uint64_t reserved_2_3 : 2;
uint64_t lfb_hwm : 2; /**< LFB High Water Mark
Determines \#of LFB Entries in use before backpressure
is asserted.
HWM=0: 1 LFB Entry available
- ...
HWM=3: 4 LFB Entries available */
#else
uint64_t lfb_hwm : 2;
uint64_t reserved_2_3 : 2;
uint64_t stpartdis : 1;
uint64_t reserved_5_63 : 59;
#endif
} cn30xx;
struct cvmx_l2c_lfb3_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t stpartdis : 1; /**< STP/C Performance Enhancement Disable
When clear, all STP/C(store partials) will take 2 cycles
to complete (power-on default).
When set, all STP/C(store partials) will take 4 cycles
to complete.
NOTE: It is recommended to keep this bit ALWAYS ZERO. */
uint64_t reserved_3_3 : 1;
uint64_t lfb_hwm : 3; /**< LFB High Water Mark
Determines \#of LFB Entries in use before backpressure
is asserted.
HWM=0: 1 LFB Entry available
- ...
HWM=7: 8 LFB Entries available */
#else
uint64_t lfb_hwm : 3;
uint64_t reserved_3_3 : 1;
uint64_t stpartdis : 1;
uint64_t reserved_5_63 : 59;
#endif
} cn31xx;
struct cvmx_l2c_lfb3_s cn38xx;
struct cvmx_l2c_lfb3_s cn38xxp2;
struct cvmx_l2c_lfb3_cn31xx cn50xx;
struct cvmx_l2c_lfb3_cn31xx cn52xx;
struct cvmx_l2c_lfb3_cn31xx cn52xxp1;
struct cvmx_l2c_lfb3_s cn56xx;
struct cvmx_l2c_lfb3_s cn56xxp1;
struct cvmx_l2c_lfb3_s cn58xx;
struct cvmx_l2c_lfb3_s cn58xxp1;
} cvmx_l2c_lfb3_t;
/**
* cvmx_l2c_oob
*
* L2C_OOB = L2C Out of Bounds Global Enables
*
* Description: Defines DMA "Out of Bounds" global enables.
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_oob_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t dwbena : 1; /**< DMA Out of Bounds Range Checker for DMA DWB
commands (Don't WriteBack).
When enabled, any DMA DWB commands which hit 1-of-3
out of bounds regions will be logged into
L2C_INT_STAT[OOB*] CSRs and the DMA store WILL
NOT occur. If the corresponding L2C_INT_EN[OOB*]
is enabled, an interrupt will also be reported. */
uint64_t stena : 1; /**< DMA Out of Bounds Range Checker for DMA store
commands (STF/P/T).
When enabled, any DMA store commands (STF/P/T) which
hit 1-of-3 out of bounds regions will be logged into
L2C_INT_STAT[OOB*] CSRs and the DMA store WILL
NOT occur. If the corresponding L2C_INT_EN[OOB*]
is enabled, an interrupt will also be reported. */
#else
uint64_t stena : 1;
uint64_t dwbena : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_l2c_oob_s cn52xx;
struct cvmx_l2c_oob_s cn52xxp1;
struct cvmx_l2c_oob_s cn56xx;
struct cvmx_l2c_oob_s cn56xxp1;
} cvmx_l2c_oob_t;
/**
* cvmx_l2c_oob1
*
* L2C_OOB1 = L2C Out of Bounds Range Checker
*
* Description: Defines DMA "Out of Bounds" region \#1. If a DMA initiated write transaction generates an address
* within the specified region, the write is 'ignored' and an interrupt is generated to alert software.
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_oob1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t fadr : 27; /**< DMA initated Memory Range Checker Failing Address
When L2C_INT_STAT[OOB1]=1, this field indicates the
DMA cacheline address.
(addr[33:7] = full cacheline address captured)
NOTE: FADR is locked down until L2C_INT_STAT[OOB1]
is cleared. */
uint64_t fsrc : 1; /**< DMA Out of Bounds Failing Source Command
When L2C_INT_STAT[OOB1]=1, this field indicates the
type of DMA command.
- 0: ST* (STF/P/T)
- 1: DWB (Don't WriteBack)
NOTE: FSRC is locked down until L2C_INT_STAT[OOB1]
is cleared. */
uint64_t reserved_34_35 : 2;
uint64_t sadr : 14; /**< DMA initated Memory Range Checker Starting Address
(1MB granularity) */
uint64_t reserved_14_19 : 6;
uint64_t size : 14; /**< DMA Out of Bounds Range Checker Size
(1MB granularity)
Example: 0: 0MB / 1: 1MB
The range check is for:
(SADR<<20) <= addr[33:0] < (((SADR+SIZE) & 0x3FFF)<<20)
SW NOTE: SADR+SIZE could be setup to potentially wrap
the 34bit ending bounds address. */
#else
uint64_t size : 14;
uint64_t reserved_14_19 : 6;
uint64_t sadr : 14;
uint64_t reserved_34_35 : 2;
uint64_t fsrc : 1;
uint64_t fadr : 27;
#endif
} s;
struct cvmx_l2c_oob1_s cn52xx;
struct cvmx_l2c_oob1_s cn52xxp1;
struct cvmx_l2c_oob1_s cn56xx;
struct cvmx_l2c_oob1_s cn56xxp1;
} cvmx_l2c_oob1_t;
/**
* cvmx_l2c_oob2
*
* L2C_OOB2 = L2C Out of Bounds Range Checker
*
* Description: Defines DMA "Out of Bounds" region \#2. If a DMA initiated write transaction generates an address
* within the specified region, the write is 'ignored' and an interrupt is generated to alert software.
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_oob2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t fadr : 27; /**< DMA initated Memory Range Checker Failing Address
When L2C_INT_STAT[OOB2]=1, this field indicates the
DMA cacheline address.
(addr[33:7] = full cacheline address captured)
NOTE: FADR is locked down until L2C_INT_STAT[OOB2]
is cleared. */
uint64_t fsrc : 1; /**< DMA Out of Bounds Failing Source Command
When L2C_INT_STAT[OOB2]=1, this field indicates the
type of DMA command.
- 0: ST* (STF/P/T)
- 1: DWB (Don't WriteBack)
NOTE: FSRC is locked down until L2C_INT_STAT[OOB2]
is cleared. */
uint64_t reserved_34_35 : 2;
uint64_t sadr : 14; /**< DMA initated Memory Range Checker Starting Address
(1MB granularity) */
uint64_t reserved_14_19 : 6;
uint64_t size : 14; /**< DMA Out of Bounds Range Checker Size
(1MB granularity)
Example: 0: 0MB / 1: 1MB
The range check is for:
(SADR<<20) <= addr[33:0] < (((SADR+SIZE) & 0x3FFF)<<20)
SW NOTE: SADR+SIZE could be setup to potentially wrap
the 34bit ending bounds address. */
#else
uint64_t size : 14;
uint64_t reserved_14_19 : 6;
uint64_t sadr : 14;
uint64_t reserved_34_35 : 2;
uint64_t fsrc : 1;
uint64_t fadr : 27;
#endif
} s;
struct cvmx_l2c_oob2_s cn52xx;
struct cvmx_l2c_oob2_s cn52xxp1;
struct cvmx_l2c_oob2_s cn56xx;
struct cvmx_l2c_oob2_s cn56xxp1;
} cvmx_l2c_oob2_t;
/**
* cvmx_l2c_oob3
*
* L2C_OOB3 = L2C Out of Bounds Range Checker
*
* Description: Defines DMA "Out of Bounds" region \#3. If a DMA initiated write transaction generates an address
* within the specified region, the write is 'ignored' and an interrupt is generated to alert software.
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_oob3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t fadr : 27; /**< DMA initated Memory Range Checker Failing Address
When L2C_INT_STAT[OOB3]=1, this field indicates the
DMA cacheline address.
(addr[33:7] = full cacheline address captured)
NOTE: FADR is locked down until L2C_INT_STAT[00B3]
is cleared. */
uint64_t fsrc : 1; /**< DMA Out of Bounds Failing Source Command
When L2C_INT_STAT[OOB3]=1, this field indicates the
type of DMA command.
- 0: ST* (STF/P/T)
- 1: DWB (Don't WriteBack)
NOTE: FSRC is locked down until L2C_INT_STAT[00B3]
is cleared. */
uint64_t reserved_34_35 : 2;
uint64_t sadr : 14; /**< DMA initated Memory Range Checker Starting Address
(1MB granularity) */
uint64_t reserved_14_19 : 6;
uint64_t size : 14; /**< DMA Out of Bounds Range Checker Size
(1MB granularity)
Example: 0: 0MB / 1: 1MB
The range check is for:
(SADR<<20) <= addr[33:0] < (((SADR+SIZE) & 0x3FFF)<<20)
SW NOTE: SADR+SIZE could be setup to potentially wrap
the 34bit ending bounds address. */
#else
uint64_t size : 14;
uint64_t reserved_14_19 : 6;
uint64_t sadr : 14;
uint64_t reserved_34_35 : 2;
uint64_t fsrc : 1;
uint64_t fadr : 27;
#endif
} s;
struct cvmx_l2c_oob3_s cn52xx;
struct cvmx_l2c_oob3_s cn52xxp1;
struct cvmx_l2c_oob3_s cn56xx;
struct cvmx_l2c_oob3_s cn56xxp1;
} cvmx_l2c_oob3_t;
/**
* cvmx_l2c_pfc#
*
* L2C_PFC0 = L2 Performance Counter \#0
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_pfcx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t pfcnt0 : 36; /**< Performance Counter \#0 */
#else
uint64_t pfcnt0 : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_l2c_pfcx_s cn30xx;
struct cvmx_l2c_pfcx_s cn31xx;
struct cvmx_l2c_pfcx_s cn38xx;
struct cvmx_l2c_pfcx_s cn38xxp2;
struct cvmx_l2c_pfcx_s cn50xx;
struct cvmx_l2c_pfcx_s cn52xx;
struct cvmx_l2c_pfcx_s cn52xxp1;
struct cvmx_l2c_pfcx_s cn56xx;
struct cvmx_l2c_pfcx_s cn56xxp1;
struct cvmx_l2c_pfcx_s cn58xx;
struct cvmx_l2c_pfcx_s cn58xxp1;
} cvmx_l2c_pfcx_t;
/**
* cvmx_l2c_pfctl
*
* L2C_PFCTL = L2 Performance Counter Control Register
*
* Description: Controls the actions of the 4 Performance Counters
*
* Notes:
* - There are four 36b performance counter registers which can simultaneously count events.
* Each Counter's event is programmably selected via the corresponding CNTxSEL field:
* CNTxSEL[5:0] Event
* -----------------+-----------------------
* 0 | Cycles
* 1 | L2 Instruction Miss
* 2 | L2 Instruction Hit
* 3 | L2 Data Miss
* 4 | L2 Data Hit
* 5 | L2 Miss (I/D)
* 6 | L2 Hit (I/D)
* 7 | L2 Victim Buffer Hit (Retry Probe)
* 8 | LFB-NQ Index Conflict
* 9 | L2 Tag Probe (issued - could be VB-Retried)
* 10 | L2 Tag Update (completed - note: some CMD types do not update)
* 11 | L2 Tag Probe Completed (beyond VB-RTY window)
* 12 | L2 Tag Dirty Victim
* 13 | L2 Data Store NOP
* 14 | L2 Data Store READ
* 15 | L2 Data Store WRITE
* 16 | Memory Fill Data valid (1 strobe/32B)
* 17 | Memory Write Request
* 18 | Memory Read Request
* 19 | Memory Write Data valid (1 strobe/32B)
* 20 | XMC NOP (XMC Bus Idle)
* 21 | XMC LDT (Load-Through Request)
* 22 | XMC LDI (L2 Load I-Stream Request)
* 23 | XMC LDD (L2 Load D-stream Request)
* 24 | XMC STF (L2 Store Full cacheline Request)
* 25 | XMC STT (L2 Store Through Request)
* 26 | XMC STP (L2 Store Partial Request)
* 27 | XMC STC (L2 Store Conditional Request)
* 28 | XMC DWB (L2 Don't WriteBack Request)
* 29 | XMC PL2 (L2 Prefetch Request)
* 30 | XMC PSL1 (L1 Prefetch Request)
* 31 | XMC IOBLD
* 32 | XMC IOBST
* 33 | XMC IOBDMA
* 34 | XMC IOBRSP
* 35 | XMD Bus valid (all)
* 36 | XMD Bus valid (DST=L2C) Memory Data
* 37 | XMD Bus valid (DST=IOB) REFL Data
* 38 | XMD Bus valid (DST=PP) IOBRSP Data
* 39 | RSC NOP
* 40 | RSC STDN
* 41 | RSC FILL
* 42 | RSC REFL
* 43 | RSC STIN
* 44 | RSC SCIN
* 45 | RSC SCFL
* 46 | RSC SCDN
* 47 | RSD Data Valid
* 48 | RSD Data Valid (FILL)
* 49 | RSD Data Valid (STRSP)
* 50 | RSD Data Valid (REFL)
* 51 | LRF-REQ (LFB-NQ)
* 52 | DT RD-ALLOC (LDD/PSL1 Commands)
* 53 | DT WR-INVAL (ST* Commands)
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_pfctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t cnt3rdclr : 1; /**< Performance Counter 3 Read Clear
When set, all CSR reads of the L2C_PFC3
register will auto-clear the counter. This allows
SW to maintain 'cumulative' counters in SW.
NOTE: If the CSR read occurs in the same cycle as
the 'event' to be counted, the counter will
properly reflect the event.
*** NOTE: PASS2 Addition */
uint64_t cnt2rdclr : 1; /**< Performance Counter 2 Read Clear
When set, all CSR reads of the L2C_PFC2
register will auto-clear the counter. This allows
SW to maintain 'cumulative' counters in SW.
NOTE: If the CSR read occurs in the same cycle as
the 'event' to be counted, the counter will
properly reflect the event.
*** NOTE: PASS2 Addition */
uint64_t cnt1rdclr : 1; /**< Performance Counter 1 Read Clear
When set, all CSR reads of the L2C_PFC1
register will auto-clear the counter. This allows
SW to maintain 'cumulative' counters in SW.
NOTE: If the CSR read occurs in the same cycle as
the 'event' to be counted, the counter will
properly reflect the event.
*** NOTE: PASS2 Addition */
uint64_t cnt0rdclr : 1; /**< Performance Counter 0 Read Clear
When set, all CSR reads of the L2C_PFC0
register will 'auto-clear' the counter. This allows
SW to maintain accurate 'cumulative' counters.
NOTE: If the CSR read occurs in the same cycle as
the 'event' to be counted, the counter will
properly reflect the event.
*** NOTE: PASS2 Addition */
uint64_t cnt3ena : 1; /**< Performance Counter 3 Enable
When this bit is set, the performance counter
is enabled. */
uint64_t cnt3clr : 1; /**< Performance Counter 3 Clear
When the CSR write occurs, if this bit is set,
the performance counter is cleared. Otherwise,
it will resume counting from its current value. */
uint64_t cnt3sel : 6; /**< Performance Counter 3 Event Selector
(see list of selectable events to count in NOTES) */
uint64_t cnt2ena : 1; /**< Performance Counter 2 Enable
When this bit is set, the performance counter
is enabled. */
uint64_t cnt2clr : 1; /**< Performance Counter 2 Clear
When the CSR write occurs, if this bit is set,
the performance counter is cleared. Otherwise,
it will resume counting from its current value. */
uint64_t cnt2sel : 6; /**< Performance Counter 2 Event Selector
(see list of selectable events to count in NOTES) */
uint64_t cnt1ena : 1; /**< Performance Counter 1 Enable
When this bit is set, the performance counter
is enabled. */
uint64_t cnt1clr : 1; /**< Performance Counter 1 Clear
When the CSR write occurs, if this bit is set,
the performance counter is cleared. Otherwise,
it will resume counting from its current value. */
uint64_t cnt1sel : 6; /**< Performance Counter 1 Event Selector
(see list of selectable events to count in NOTES) */
uint64_t cnt0ena : 1; /**< Performance Counter 0 Enable
When this bit is set, the performance counter
is enabled. */
uint64_t cnt0clr : 1; /**< Performance Counter 0 Clear
When the CSR write occurs, if this bit is set,
the performance counter is cleared. Otherwise,
it will resume counting from its current value. */
uint64_t cnt0sel : 6; /**< Performance Counter 0 Event Selector
(see list of selectable events to count in NOTES) */
#else
uint64_t cnt0sel : 6;
uint64_t cnt0clr : 1;
uint64_t cnt0ena : 1;
uint64_t cnt1sel : 6;
uint64_t cnt1clr : 1;
uint64_t cnt1ena : 1;
uint64_t cnt2sel : 6;
uint64_t cnt2clr : 1;
uint64_t cnt2ena : 1;
uint64_t cnt3sel : 6;
uint64_t cnt3clr : 1;
uint64_t cnt3ena : 1;
uint64_t cnt0rdclr : 1;
uint64_t cnt1rdclr : 1;
uint64_t cnt2rdclr : 1;
uint64_t cnt3rdclr : 1;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_l2c_pfctl_s cn30xx;
struct cvmx_l2c_pfctl_s cn31xx;
struct cvmx_l2c_pfctl_s cn38xx;
struct cvmx_l2c_pfctl_s cn38xxp2;
struct cvmx_l2c_pfctl_s cn50xx;
struct cvmx_l2c_pfctl_s cn52xx;
struct cvmx_l2c_pfctl_s cn52xxp1;
struct cvmx_l2c_pfctl_s cn56xx;
struct cvmx_l2c_pfctl_s cn56xxp1;
struct cvmx_l2c_pfctl_s cn58xx;
struct cvmx_l2c_pfctl_s cn58xxp1;
} cvmx_l2c_pfctl_t;
/**
* cvmx_l2c_ppgrp
*
* L2C_PPGRP = L2C PP Group Number
*
* Description: Defines the PP(Packet Processor) PLC Group \# (0,1,2)
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_ppgrp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t pp11grp : 2; /**< PP11 PLC Group# (0,1,2) */
uint64_t pp10grp : 2; /**< PP10 PLC Group# (0,1,2) */
uint64_t pp9grp : 2; /**< PP9 PLC Group# (0,1,2) */
uint64_t pp8grp : 2; /**< PP8 PLC Group# (0,1,2) */
uint64_t pp7grp : 2; /**< PP7 PLC Group# (0,1,2) */
uint64_t pp6grp : 2; /**< PP6 PLC Group# (0,1,2) */
uint64_t pp5grp : 2; /**< PP5 PLC Group# (0,1,2) */
uint64_t pp4grp : 2; /**< PP4 PLC Group# (0,1,2) */
uint64_t pp3grp : 2; /**< PP3 PLC Group# (0,1,2) */
uint64_t pp2grp : 2; /**< PP2 PLC Group# (0,1,2) */
uint64_t pp1grp : 2; /**< PP1 PLC Group# (0,1,2) */
uint64_t pp0grp : 2; /**< PP0 PLC Group# (0,1,2) */
#else
uint64_t pp0grp : 2;
uint64_t pp1grp : 2;
uint64_t pp2grp : 2;
uint64_t pp3grp : 2;
uint64_t pp4grp : 2;
uint64_t pp5grp : 2;
uint64_t pp6grp : 2;
uint64_t pp7grp : 2;
uint64_t pp8grp : 2;
uint64_t pp9grp : 2;
uint64_t pp10grp : 2;
uint64_t pp11grp : 2;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_l2c_ppgrp_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t pp3grp : 2; /**< PP3 PLC Group# (0,1,2) */
uint64_t pp2grp : 2; /**< PP2 PLC Group# (0,1,2) */
uint64_t pp1grp : 2; /**< PP1 PLC Group# (0,1,2) */
uint64_t pp0grp : 2; /**< PP0 PLC Group# (0,1,2) */
#else
uint64_t pp0grp : 2;
uint64_t pp1grp : 2;
uint64_t pp2grp : 2;
uint64_t pp3grp : 2;
uint64_t reserved_8_63 : 56;
#endif
} cn52xx;
struct cvmx_l2c_ppgrp_cn52xx cn52xxp1;
struct cvmx_l2c_ppgrp_s cn56xx;
struct cvmx_l2c_ppgrp_s cn56xxp1;
} cvmx_l2c_ppgrp_t;
/**
* cvmx_l2c_spar0
*
* L2C_SPAR0 = L2 Set Partitioning Register (PP0-3)
*
* Description: L2 Set Partitioning Register
*
* Notes:
* - When a bit is set in the UMSK'x' register, a memory command issued from PP='x' will NOT select that
* set for replacement.
* - There MUST ALWAYS BE at least 1 bit clear in each UMSK'x' register for proper L2 cache operation
* - NOTES: When L2C FUSE[136] is blown(CRIP_256K), then SETS#7-4 are SET in all UMSK'x' registers
* When L2C FUSE[137] is blown(CRIP_128K), then SETS#7-2 are SET in all UMSK'x' registers
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_spar0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t umsk3 : 8; /**< PP[3] L2 'DO NOT USE' set partition mask */
uint64_t umsk2 : 8; /**< PP[2] L2 'DO NOT USE' set partition mask */
uint64_t umsk1 : 8; /**< PP[1] L2 'DO NOT USE' set partition mask */
uint64_t umsk0 : 8; /**< PP[0] L2 'DO NOT USE' set partition mask */
#else
uint64_t umsk0 : 8;
uint64_t umsk1 : 8;
uint64_t umsk2 : 8;
uint64_t umsk3 : 8;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_l2c_spar0_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t umsk0 : 4; /**< PP[0] L2 'DO NOT USE' set partition mask */
#else
uint64_t umsk0 : 4;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_l2c_spar0_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t umsk1 : 4; /**< PP[1] L2 'DO NOT USE' set partition mask */
uint64_t reserved_4_7 : 4;
uint64_t umsk0 : 4; /**< PP[0] L2 'DO NOT USE' set partition mask */
#else
uint64_t umsk0 : 4;
uint64_t reserved_4_7 : 4;
uint64_t umsk1 : 4;
uint64_t reserved_12_63 : 52;
#endif
} cn31xx;
struct cvmx_l2c_spar0_s cn38xx;
struct cvmx_l2c_spar0_s cn38xxp2;
struct cvmx_l2c_spar0_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t umsk1 : 8; /**< PP[1] L2 'DO NOT USE' set partition mask */
uint64_t umsk0 : 8; /**< PP[0] L2 'DO NOT USE' set partition mask */
#else
uint64_t umsk0 : 8;
uint64_t umsk1 : 8;
uint64_t reserved_16_63 : 48;
#endif
} cn50xx;
struct cvmx_l2c_spar0_s cn52xx;
struct cvmx_l2c_spar0_s cn52xxp1;
struct cvmx_l2c_spar0_s cn56xx;
struct cvmx_l2c_spar0_s cn56xxp1;
struct cvmx_l2c_spar0_s cn58xx;
struct cvmx_l2c_spar0_s cn58xxp1;
} cvmx_l2c_spar0_t;
/**
* cvmx_l2c_spar1
*
* L2C_SPAR1 = L2 Set Partitioning Register (PP4-7)
*
* Description: L2 Set Partitioning Register
*
* Notes:
* - When a bit is set in the UMSK'x' register, a memory command issued from PP='x' will NOT select that
* set for replacement.
* - There should ALWAYS BE at least 1 bit clear in each UMSK'x' register for proper L2 cache operation
* - NOTES: When L2C FUSE[136] is blown(CRIP_1024K), then SETS#7-4 are SET in all UMSK'x' registers
* When L2C FUSE[137] is blown(CRIP_512K), then SETS#7-2 are SET in all UMSK'x' registers
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_spar1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t umsk7 : 8; /**< PP[7] L2 'DO NOT USE' set partition mask */
uint64_t umsk6 : 8; /**< PP[6] L2 'DO NOT USE' set partition mask */
uint64_t umsk5 : 8; /**< PP[5] L2 'DO NOT USE' set partition mask */
uint64_t umsk4 : 8; /**< PP[4] L2 'DO NOT USE' set partition mask */
#else
uint64_t umsk4 : 8;
uint64_t umsk5 : 8;
uint64_t umsk6 : 8;
uint64_t umsk7 : 8;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_l2c_spar1_s cn38xx;
struct cvmx_l2c_spar1_s cn38xxp2;
struct cvmx_l2c_spar1_s cn56xx;
struct cvmx_l2c_spar1_s cn56xxp1;
struct cvmx_l2c_spar1_s cn58xx;
struct cvmx_l2c_spar1_s cn58xxp1;
} cvmx_l2c_spar1_t;
/**
* cvmx_l2c_spar2
*
* L2C_SPAR2 = L2 Set Partitioning Register (PP8-11)
*
* Description: L2 Set Partitioning Register
*
* Notes:
* - When a bit is set in the UMSK'x' register, a memory command issued from PP='x' will NOT select that
* set for replacement.
* - There should ALWAYS BE at least 1 bit clear in each UMSK'x' register for proper L2 cache operation
* - NOTES: When L2C FUSE[136] is blown(CRIP_1024K), then SETS#7-4 are SET in all UMSK'x' registers
* When L2C FUSE[137] is blown(CRIP_512K), then SETS#7-2 are SET in all UMSK'x' registers
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_spar2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t umsk11 : 8; /**< PP[11] L2 'DO NOT USE' set partition mask */
uint64_t umsk10 : 8; /**< PP[10] L2 'DO NOT USE' set partition mask */
uint64_t umsk9 : 8; /**< PP[9] L2 'DO NOT USE' set partition mask */
uint64_t umsk8 : 8; /**< PP[8] L2 'DO NOT USE' set partition mask */
#else
uint64_t umsk8 : 8;
uint64_t umsk9 : 8;
uint64_t umsk10 : 8;
uint64_t umsk11 : 8;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_l2c_spar2_s cn38xx;
struct cvmx_l2c_spar2_s cn38xxp2;
struct cvmx_l2c_spar2_s cn56xx;
struct cvmx_l2c_spar2_s cn56xxp1;
struct cvmx_l2c_spar2_s cn58xx;
struct cvmx_l2c_spar2_s cn58xxp1;
} cvmx_l2c_spar2_t;
/**
* cvmx_l2c_spar3
*
* L2C_SPAR3 = L2 Set Partitioning Register (PP12-15)
*
* Description: L2 Set Partitioning Register
*
* Notes:
* - When a bit is set in the UMSK'x' register, a memory command issued from PP='x' will NOT select that
* set for replacement.
* - There should ALWAYS BE at least 1 bit clear in each UMSK'x' register for proper L2 cache operation
* - NOTES: When L2C FUSE[136] is blown(CRIP_1024K), then SETS#7-4 are SET in all UMSK'x' registers
* When L2C FUSE[137] is blown(CRIP_512K), then SETS#7-2 are SET in all UMSK'x' registers
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_spar3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t umsk15 : 8; /**< PP[15] L2 'DO NOT USE' set partition mask */
uint64_t umsk14 : 8; /**< PP[14] L2 'DO NOT USE' set partition mask */
uint64_t umsk13 : 8; /**< PP[13] L2 'DO NOT USE' set partition mask */
uint64_t umsk12 : 8; /**< PP[12] L2 'DO NOT USE' set partition mask */
#else
uint64_t umsk12 : 8;
uint64_t umsk13 : 8;
uint64_t umsk14 : 8;
uint64_t umsk15 : 8;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_l2c_spar3_s cn38xx;
struct cvmx_l2c_spar3_s cn38xxp2;
struct cvmx_l2c_spar3_s cn58xx;
struct cvmx_l2c_spar3_s cn58xxp1;
} cvmx_l2c_spar3_t;
/**
* cvmx_l2c_spar4
*
* L2C_SPAR4 = L2 Set Partitioning Register (IOB)
*
* Description: L2 Set Partitioning Register
*
* Notes:
* - When a bit is set in the UMSK'x' register, a memory command issued from PP='x' will NOT select that
* set for replacement.
* - There should ALWAYS BE at least 1 bit clear in each UMSK'x' register for proper L2 cache operation
* - NOTES: When L2C FUSE[136] is blown(CRIP_256K), then SETS#7-4 are SET in all UMSK'x' registers
* When L2C FUSE[137] is blown(CRIP_128K), then SETS#7-2 are SET in all UMSK'x' registers
*/
typedef union
{
uint64_t u64;
struct cvmx_l2c_spar4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t umskiob : 8; /**< IOB L2 'DO NOT USE' set partition mask */
#else
uint64_t umskiob : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_l2c_spar4_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t umskiob : 4; /**< IOB L2 'DO NOT USE' set partition mask */
#else
uint64_t umskiob : 4;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_l2c_spar4_cn30xx cn31xx;
struct cvmx_l2c_spar4_s cn38xx;
struct cvmx_l2c_spar4_s cn38xxp2;
struct cvmx_l2c_spar4_s cn50xx;
struct cvmx_l2c_spar4_s cn52xx;
struct cvmx_l2c_spar4_s cn52xxp1;
struct cvmx_l2c_spar4_s cn56xx;
struct cvmx_l2c_spar4_s cn56xxp1;
struct cvmx_l2c_spar4_s cn58xx;
struct cvmx_l2c_spar4_s cn58xxp1;
} cvmx_l2c_spar4_t;
/**
* cvmx_l2d_bst0
*
* L2D_BST0 = L2C Data Store QUAD0 BIST Status Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_bst0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_35_63 : 29;
uint64_t ftl : 1; /**< L2C Data Store Fatal Defect(across all QUADs)
2 or more columns were detected bad across all
QUADs[0-3]. Please refer to individual quad failures
for bad column = 0x7e to determine which QUAD was in
error. */
uint64_t q0stat : 34; /**< Bist Results for QUAD0
Failure \#1 Status
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Status
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column
NOTES: For bad high/low column reporting:
0x7f: No failure
0x7e: Fatal Defect: 2 or more bad columns
0-0x45: Bad column
NOTE: If there are less than 2 failures then the
bad bank will be 0x7. */
#else
uint64_t q0stat : 34;
uint64_t ftl : 1;
uint64_t reserved_35_63 : 29;
#endif
} s;
struct cvmx_l2d_bst0_s cn30xx;
struct cvmx_l2d_bst0_s cn31xx;
struct cvmx_l2d_bst0_s cn38xx;
struct cvmx_l2d_bst0_s cn38xxp2;
struct cvmx_l2d_bst0_s cn50xx;
struct cvmx_l2d_bst0_s cn52xx;
struct cvmx_l2d_bst0_s cn52xxp1;
struct cvmx_l2d_bst0_s cn56xx;
struct cvmx_l2d_bst0_s cn56xxp1;
struct cvmx_l2d_bst0_s cn58xx;
struct cvmx_l2d_bst0_s cn58xxp1;
} cvmx_l2d_bst0_t;
/**
* cvmx_l2d_bst1
*
* L2D_BST1 = L2C Data Store QUAD1 BIST Status Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_bst1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q1stat : 34; /**< Bist Results for QUAD1
Failure \#1 Status
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Status
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column
NOTES: For bad high/low column reporting:
0x7f: No failure
0x7e: Fatal Defect: 2 or more bad columns
0-0x45: Bad column
NOTE: If there are less than 2 failures then the
bad bank will be 0x7. */
#else
uint64_t q1stat : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_bst1_s cn30xx;
struct cvmx_l2d_bst1_s cn31xx;
struct cvmx_l2d_bst1_s cn38xx;
struct cvmx_l2d_bst1_s cn38xxp2;
struct cvmx_l2d_bst1_s cn50xx;
struct cvmx_l2d_bst1_s cn52xx;
struct cvmx_l2d_bst1_s cn52xxp1;
struct cvmx_l2d_bst1_s cn56xx;
struct cvmx_l2d_bst1_s cn56xxp1;
struct cvmx_l2d_bst1_s cn58xx;
struct cvmx_l2d_bst1_s cn58xxp1;
} cvmx_l2d_bst1_t;
/**
* cvmx_l2d_bst2
*
* L2D_BST2 = L2C Data Store QUAD2 BIST Status Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_bst2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q2stat : 34; /**< Bist Results for QUAD2
Failure \#1 Status
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Status
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column
NOTES: For bad high/low column reporting:
0x7f: No failure
0x7e: Fatal Defect: 2 or more bad columns
0-0x45: Bad column
NOTE: If there are less than 2 failures then the
bad bank will be 0x7. */
#else
uint64_t q2stat : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_bst2_s cn30xx;
struct cvmx_l2d_bst2_s cn31xx;
struct cvmx_l2d_bst2_s cn38xx;
struct cvmx_l2d_bst2_s cn38xxp2;
struct cvmx_l2d_bst2_s cn50xx;
struct cvmx_l2d_bst2_s cn52xx;
struct cvmx_l2d_bst2_s cn52xxp1;
struct cvmx_l2d_bst2_s cn56xx;
struct cvmx_l2d_bst2_s cn56xxp1;
struct cvmx_l2d_bst2_s cn58xx;
struct cvmx_l2d_bst2_s cn58xxp1;
} cvmx_l2d_bst2_t;
/**
* cvmx_l2d_bst3
*
* L2D_BST3 = L2C Data Store QUAD3 BIST Status Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_bst3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q3stat : 34; /**< Bist Results for QUAD3
Failure \#1 Status
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Status
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column
NOTES: For bad high/low column reporting:
0x7f: No failure
0x7e: Fatal Defect: 2 or more bad columns
0-0x45: Bad column
NOTE: If there are less than 2 failures then the
bad bank will be 0x7. */
#else
uint64_t q3stat : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_bst3_s cn30xx;
struct cvmx_l2d_bst3_s cn31xx;
struct cvmx_l2d_bst3_s cn38xx;
struct cvmx_l2d_bst3_s cn38xxp2;
struct cvmx_l2d_bst3_s cn50xx;
struct cvmx_l2d_bst3_s cn52xx;
struct cvmx_l2d_bst3_s cn52xxp1;
struct cvmx_l2d_bst3_s cn56xx;
struct cvmx_l2d_bst3_s cn56xxp1;
struct cvmx_l2d_bst3_s cn58xx;
struct cvmx_l2d_bst3_s cn58xxp1;
} cvmx_l2d_bst3_t;
/**
* cvmx_l2d_err
*
* L2D_ERR = L2 Data Errors
*
* Description: L2 Data ECC SEC/DED Errors and Interrupt Enable
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_err_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t bmhclsel : 1; /**< L2 Bit Map Half CacheLine ECC Selector
*** NOTE: PASS2 Addition
When L2C_DBG[L2T]=1/L2D_ERR[ECC_ENA]=0, the BMHCLSEL selects
which half cacheline to conditionally latch into
the L2D_FSYN0/L2D_FSYN1 registers when an LDD command
is detected from the diagnostic PP (see L2C_DBG[PPNUM]).
- 0: OW[0-3] ECC (from first 1/2 cacheline) is selected to
be conditionally latched into the L2D_FSYN0/1 CSRs.
- 1: OW[4-7] ECC (from last 1/2 cacheline) is selected to
be conditionally latched into
the L2D_FSYN0/1 CSRs. */
uint64_t ded_err : 1; /**< L2D Double Error detected (DED) */
uint64_t sec_err : 1; /**< L2D Single Error corrected (SEC) */
uint64_t ded_intena : 1; /**< L2 Data ECC Double Error Detect(DED) Interrupt Enable bit
When set, allows interrupts to be reported on double bit
(uncorrectable) errors from the L2 Data Arrays. */
uint64_t sec_intena : 1; /**< L2 Data ECC Single Error Correct(SEC) Interrupt Enable bit
When set, allows interrupts to be reported on single bit
(correctable) errors from the L2 Data Arrays. */
uint64_t ecc_ena : 1; /**< L2 Data ECC Enable
When set, enables 10-bit SEC/DED codeword for 128bit L2
Data Arrays. */
#else
uint64_t ecc_ena : 1;
uint64_t sec_intena : 1;
uint64_t ded_intena : 1;
uint64_t sec_err : 1;
uint64_t ded_err : 1;
uint64_t bmhclsel : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_l2d_err_s cn30xx;
struct cvmx_l2d_err_s cn31xx;
struct cvmx_l2d_err_s cn38xx;
struct cvmx_l2d_err_s cn38xxp2;
struct cvmx_l2d_err_s cn50xx;
struct cvmx_l2d_err_s cn52xx;
struct cvmx_l2d_err_s cn52xxp1;
struct cvmx_l2d_err_s cn56xx;
struct cvmx_l2d_err_s cn56xxp1;
struct cvmx_l2d_err_s cn58xx;
struct cvmx_l2d_err_s cn58xxp1;
} cvmx_l2d_err_t;
/**
* cvmx_l2d_fadr
*
* L2D_FADR = L2 Failing Address
*
* Description: L2 Data ECC SEC/DED Failing Address
*
* Notes:
* When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data store index.
* (A DED Error will always overwrite a SEC Error SYNDROME and FADR).
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_fadr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t fadru : 1; /**< Failing L2 Data Store Upper Index bit(MSB) */
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t fset : 3; /**< Failing SET# */
uint64_t fadr : 11; /**< Failing L2 Data Store Lower Index bits
(NOTE: L2 Data Store Index is for each 1/2 cacheline)
[FADRU, FADR[10:1]]: cacheline index[17:7]
FADR[0]: 1/2 cacheline index
NOTE: FADR[1] is used to select between upper/lower 1MB
physical L2 Data Store banks. */
#else
uint64_t fadr : 11;
uint64_t fset : 3;
uint64_t fowmsk : 4;
uint64_t fadru : 1;
uint64_t reserved_19_63 : 45;
#endif
} s;
struct cvmx_l2d_fadr_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t reserved_13_13 : 1;
uint64_t fset : 2; /**< Failing SET# */
uint64_t reserved_9_10 : 2;
uint64_t fadr : 9; /**< Failing L2 Data Store Index(1of512 = 1/2 CL address) */
#else
uint64_t fadr : 9;
uint64_t reserved_9_10 : 2;
uint64_t fset : 2;
uint64_t reserved_13_13 : 1;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn30xx;
struct cvmx_l2d_fadr_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t reserved_13_13 : 1;
uint64_t fset : 2; /**< Failing SET# */
uint64_t reserved_10_10 : 1;
uint64_t fadr : 10; /**< Failing L2 Data Store Index
(1 of 1024 = half cacheline indices) */
#else
uint64_t fadr : 10;
uint64_t reserved_10_10 : 1;
uint64_t fset : 2;
uint64_t reserved_13_13 : 1;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn31xx;
struct cvmx_l2d_fadr_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t fset : 3; /**< Failing SET# */
uint64_t fadr : 11; /**< Failing L2 Data Store Index (1of2K = 1/2 CL address) */
#else
uint64_t fadr : 11;
uint64_t fset : 3;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn38xx;
struct cvmx_l2d_fadr_cn38xx cn38xxp2;
struct cvmx_l2d_fadr_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t fset : 3; /**< Failing SET# */
uint64_t reserved_8_10 : 3;
uint64_t fadr : 8; /**< Failing L2 Data Store Lower Index bits
(NOTE: L2 Data Store Index is for each 1/2 cacheline)
FADR[7:1]: cacheline index[13:7]
FADR[0]: 1/2 cacheline index */
#else
uint64_t fadr : 8;
uint64_t reserved_8_10 : 3;
uint64_t fset : 3;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn50xx;
struct cvmx_l2d_fadr_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t fowmsk : 4; /**< Failing OW Mask (which one of 4 OWs contained SEC/DED
error) */
uint64_t fset : 3; /**< Failing SET# */
uint64_t reserved_10_10 : 1;
uint64_t fadr : 10; /**< Failing L2 Data Store Lower Index bits
(NOTE: L2 Data Store Index is for each 1/2 cacheline)
FADR[9:1]: cacheline index[15:7]
FADR[0]: 1/2 cacheline index */
#else
uint64_t fadr : 10;
uint64_t reserved_10_10 : 1;
uint64_t fset : 3;
uint64_t fowmsk : 4;
uint64_t reserved_18_63 : 46;
#endif
} cn52xx;
struct cvmx_l2d_fadr_cn52xx cn52xxp1;
struct cvmx_l2d_fadr_s cn56xx;
struct cvmx_l2d_fadr_s cn56xxp1;
struct cvmx_l2d_fadr_s cn58xx;
struct cvmx_l2d_fadr_s cn58xxp1;
} cvmx_l2d_fadr_t;
/**
* cvmx_l2d_fsyn0
*
* L2D_FSYN0 = L2 Failing Syndrome [OW0,4 / OW1,5]
*
* Description: L2 Data ECC SEC/DED Failing Syndrome for lower cache line
*
* Notes:
* When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data ECC 10b syndrome.
* (A DED Error will always overwrite a SEC Error SYNDROME and FADR).
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_fsyn0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t fsyn_ow1 : 10; /**< Failing L2 Data Store SYNDROME OW[1,5]
When L2D_ERR[ECC_ENA]=1 and either L2D_ERR[SEC_ERR]
or L2D_ERR[DED_ERR] are set, this field represents
the failing OWECC syndrome for the half cacheline
indexed by L2D_FADR[FADR].
NOTE: The L2D_FADR[FOWMSK] further qualifies which
OW lane(1of4) detected the error.
When L2C_DBG[L2T]=1 and L2D_ERR[ECC_ENA]=0, an LDD
command from the diagnostic PP will conditionally latch
the raw OWECC for the selected half cacheline.
(see: L2D_ERR[BMHCLSEL] */
uint64_t fsyn_ow0 : 10; /**< Failing L2 Data Store SYNDROME OW[0,4]
When L2D_ERR[ECC_ENA]=1 and either L2D_ERR[SEC_ERR]
or L2D_ERR[DED_ERR] are set, this field represents
the failing OWECC syndrome for the half cacheline
indexed by L2D_FADR[FADR].
NOTE: The L2D_FADR[FOWMSK] further qualifies which
OW lane(1of4) detected the error.
When L2C_DBG[L2T]=1 and L2D_ERR[ECC_ENA]=0, an LDD
(L1 load-miss) from the diagnostic PP will conditionally
latch the raw OWECC for the selected half cacheline.
(see: L2D_ERR[BMHCLSEL] */
#else
uint64_t fsyn_ow0 : 10;
uint64_t fsyn_ow1 : 10;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_l2d_fsyn0_s cn30xx;
struct cvmx_l2d_fsyn0_s cn31xx;
struct cvmx_l2d_fsyn0_s cn38xx;
struct cvmx_l2d_fsyn0_s cn38xxp2;
struct cvmx_l2d_fsyn0_s cn50xx;
struct cvmx_l2d_fsyn0_s cn52xx;
struct cvmx_l2d_fsyn0_s cn52xxp1;
struct cvmx_l2d_fsyn0_s cn56xx;
struct cvmx_l2d_fsyn0_s cn56xxp1;
struct cvmx_l2d_fsyn0_s cn58xx;
struct cvmx_l2d_fsyn0_s cn58xxp1;
} cvmx_l2d_fsyn0_t;
/**
* cvmx_l2d_fsyn1
*
* L2D_FSYN1 = L2 Failing Syndrome [OW2,6 / OW3,7]
*
* Description: L2 Data ECC SEC/DED Failing Syndrome for upper cache line
*
* Notes:
* When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data ECC 10b syndrome.
* (A DED Error will always overwrite a SEC Error SYNDROME and FADR).
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_fsyn1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t fsyn_ow3 : 10; /**< Failing L2 Data Store SYNDROME OW[3,7] */
uint64_t fsyn_ow2 : 10; /**< Failing L2 Data Store SYNDROME OW[2,5] */
#else
uint64_t fsyn_ow2 : 10;
uint64_t fsyn_ow3 : 10;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_l2d_fsyn1_s cn30xx;
struct cvmx_l2d_fsyn1_s cn31xx;
struct cvmx_l2d_fsyn1_s cn38xx;
struct cvmx_l2d_fsyn1_s cn38xxp2;
struct cvmx_l2d_fsyn1_s cn50xx;
struct cvmx_l2d_fsyn1_s cn52xx;
struct cvmx_l2d_fsyn1_s cn52xxp1;
struct cvmx_l2d_fsyn1_s cn56xx;
struct cvmx_l2d_fsyn1_s cn56xxp1;
struct cvmx_l2d_fsyn1_s cn58xx;
struct cvmx_l2d_fsyn1_s cn58xxp1;
} cvmx_l2d_fsyn1_t;
/**
* cvmx_l2d_fus0
*
* L2D_FUS0 = L2C Data Store QUAD0 Fuse Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_fus0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q0fus : 34; /**< Fuse Register for QUAD0
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuse are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q0fus : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_fus0_s cn30xx;
struct cvmx_l2d_fus0_s cn31xx;
struct cvmx_l2d_fus0_s cn38xx;
struct cvmx_l2d_fus0_s cn38xxp2;
struct cvmx_l2d_fus0_s cn50xx;
struct cvmx_l2d_fus0_s cn52xx;
struct cvmx_l2d_fus0_s cn52xxp1;
struct cvmx_l2d_fus0_s cn56xx;
struct cvmx_l2d_fus0_s cn56xxp1;
struct cvmx_l2d_fus0_s cn58xx;
struct cvmx_l2d_fus0_s cn58xxp1;
} cvmx_l2d_fus0_t;
/**
* cvmx_l2d_fus1
*
* L2D_FUS1 = L2C Data Store QUAD1 Fuse Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_fus1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q1fus : 34; /**< Fuse Register for QUAD1
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuse are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q1fus : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_fus1_s cn30xx;
struct cvmx_l2d_fus1_s cn31xx;
struct cvmx_l2d_fus1_s cn38xx;
struct cvmx_l2d_fus1_s cn38xxp2;
struct cvmx_l2d_fus1_s cn50xx;
struct cvmx_l2d_fus1_s cn52xx;
struct cvmx_l2d_fus1_s cn52xxp1;
struct cvmx_l2d_fus1_s cn56xx;
struct cvmx_l2d_fus1_s cn56xxp1;
struct cvmx_l2d_fus1_s cn58xx;
struct cvmx_l2d_fus1_s cn58xxp1;
} cvmx_l2d_fus1_t;
/**
* cvmx_l2d_fus2
*
* L2D_FUS2 = L2C Data Store QUAD2 Fuse Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_fus2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t q2fus : 34; /**< Fuse Register for QUAD2
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuse are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q2fus : 34;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_l2d_fus2_s cn30xx;
struct cvmx_l2d_fus2_s cn31xx;
struct cvmx_l2d_fus2_s cn38xx;
struct cvmx_l2d_fus2_s cn38xxp2;
struct cvmx_l2d_fus2_s cn50xx;
struct cvmx_l2d_fus2_s cn52xx;
struct cvmx_l2d_fus2_s cn52xxp1;
struct cvmx_l2d_fus2_s cn56xx;
struct cvmx_l2d_fus2_s cn56xxp1;
struct cvmx_l2d_fus2_s cn58xx;
struct cvmx_l2d_fus2_s cn58xxp1;
} cvmx_l2d_fus2_t;
/**
* cvmx_l2d_fus3
*
* L2D_FUS3 = L2C Data Store QUAD3 Fuse Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_l2d_fus3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ema_ctl : 3; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[1:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[141:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok).
NOTE: O9N Addition */
uint64_t reserved_34_36 : 3;
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t reserved_34_36 : 3;
uint64_t ema_ctl : 3;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_l2d_fus3_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_35_63 : 29;
uint64_t crip_64k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:15] UNUSED
[14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:32] UNUSED
[31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_64k : 1;
uint64_t reserved_35_63 : 29;
#endif
} cn30xx;
struct cvmx_l2d_fus3_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_35_63 : 29;
uint64_t crip_128k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:15] UNUSED
[14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:32] UNUSED
[31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_128k : 1;
uint64_t reserved_35_63 : 29;
#endif
} cn31xx;
struct cvmx_l2d_fus3_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t crip_256k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t crip_512k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_512k : 1;
uint64_t crip_256k : 1;
uint64_t reserved_36_63 : 28;
#endif
} cn38xx;
struct cvmx_l2d_fus3_cn38xx cn38xxp2;
struct cvmx_l2d_fus3_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ema_ctl : 3; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[2:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok). */
uint64_t reserved_36_36 : 1;
uint64_t crip_32k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t crip_64k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] UNUSED (5020 uses single physical bank per quad)
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] UNUSED (5020 uses single physical bank per quad)
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_64k : 1;
uint64_t crip_32k : 1;
uint64_t reserved_36_36 : 1;
uint64_t ema_ctl : 3;
uint64_t reserved_40_63 : 24;
#endif
} cn50xx;
struct cvmx_l2d_fus3_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ema_ctl : 3; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[2:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok). */
uint64_t reserved_36_36 : 1;
uint64_t crip_128k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t crip_256k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1. */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] UNUSED (5020 uses single physical bank per quad)
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] UNUSED (5020 uses single physical bank per quad)
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_256k : 1;
uint64_t crip_128k : 1;
uint64_t reserved_36_36 : 1;
uint64_t ema_ctl : 3;
uint64_t reserved_40_63 : 24;
#endif
} cn52xx;
struct cvmx_l2d_fus3_cn52xx cn52xxp1;
struct cvmx_l2d_fus3_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ema_ctl : 3; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[2:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok).
NOTE: O9N Addition */
uint64_t reserved_36_36 : 1;
uint64_t crip_512k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t crip_1024k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_1024k : 1;
uint64_t crip_512k : 1;
uint64_t reserved_36_36 : 1;
uint64_t ema_ctl : 3;
uint64_t reserved_40_63 : 24;
#endif
} cn56xx;
struct cvmx_l2d_fus3_cn56xx cn56xxp1;
struct cvmx_l2d_fus3_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_39_63 : 25;
uint64_t ema_ctl : 2; /**< L2 Data Store EMA Control
These bits are used to 'observe' the EMA[1:0] inputs
for the L2 Data Store RAMs which are controlled by
either FUSES[141:140] or by MIO_FUSE_EMA[EMA] CSR.
From poweron (dc_ok), the EMA_CTL are driven from
FUSE[141:140]. However after the 1st CSR write to the
MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source
from the MIO_FUSE_EMA[EMA] register permanently
(until dc_ok).
NOTE: O9N Addition */
uint64_t reserved_36_36 : 1;
uint64_t crip_512k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t crip_1024k : 1; /**< This is purely for debug and not needed in the general
manufacturing flow.
If the FUSE is not-blown, then this bit should read
as 0. If the FUSE is blown, then this bit should read
as 1.
*** NOTE: Pass2 Addition */
uint64_t q3fus : 34; /**< Fuse Register for QUAD3
This is purely for debug and not needed in the general
manufacturing flow.
Note that the fuses are complementary (Assigning a
fuse to 1 will read as a zero). This means the case
where no fuses are blown result in these csr's showing
all ones.
Failure \#1 Fuse Mapping
[16:14] bad bank
[13:7] bad high column
[6:0] bad low column
Failure \#2 Fuse Mapping
[33:31] bad bank
[30:24] bad high column
[23:17] bad low column */
#else
uint64_t q3fus : 34;
uint64_t crip_1024k : 1;
uint64_t crip_512k : 1;
uint64_t reserved_36_36 : 1;
uint64_t ema_ctl : 2;
uint64_t reserved_39_63 : 25;
#endif
} cn58xx;
struct cvmx_l2d_fus3_cn58xx cn58xxp1;
} cvmx_l2d_fus3_t;
/**
* cvmx_l2t_err
*
* L2T_ERR = L2 Tag Errors
*
* Description: L2 Tag ECC SEC/DED Errors and Interrupt Enable
*/
typedef union
{
uint64_t u64;
struct cvmx_l2t_err_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t fadru : 1; /**< Failing L2 Tag Upper Address Bit (Index[10])
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the FADRU contains the upper(MSB bit) cacheline index
into the L2 Tag Store. */
uint64_t lck_intena2 : 1; /**< L2 Tag Lock Error2 Interrupt Enable bit
*** NOTE: PASS2 Addition */
uint64_t lckerr2 : 1; /**< HW detected a case where a Rd/Wr Miss from PP#n
could not find an available/unlocked set (for
replacement).
Most likely, this is a result of SW mixing SET
PARTITIONING with ADDRESS LOCKING. If SW allows
another PP to LOCKDOWN all SETs available to PP#n,
then a Rd/Wr Miss from PP#n will be unable
to determine a 'valid' replacement set (since LOCKED
addresses should NEVER be replaced).
If such an event occurs, the HW will select the smallest
available SET(specified by UMSK'x)' as the replacement
set, and the address is unlocked.
*** NOTE: PASS2 Addition */
uint64_t lck_intena : 1; /**< L2 Tag Lock Error Interrupt Enable bit */
uint64_t lckerr : 1; /**< SW attempted to LOCK DOWN the last available set of
the INDEX (which is ignored by HW - but reported to SW).
The LDD(L1 load-miss) for the LOCK operation is completed
successfully, however the address is NOT locked.
NOTE: 'Available' sets takes the L2C_SPAR*[UMSK*]
into account. For example, if diagnostic PPx has
UMSKx defined to only use SETs [1:0], and SET1 had
been previously LOCKED, then an attempt to LOCK the
last available SET0 would result in a LCKERR. (This
is to ensure that at least 1 SET at each INDEX is
not LOCKED for general use by other PPs). */
uint64_t fset : 3; /**< Failing L2 Tag Hit Set# (1-of-8)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and
(FSYN != 0), the FSET specifies the failing hit-set.
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set
is specified by the L2C_DBG[SET]. */
uint64_t fadr : 10; /**< Failing L2 Tag Address (10-bit Index)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the FADR contains the lower 10bit cacheline index
into the L2 Tag Store. */
uint64_t fsyn : 6; /**< When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the contents of this register contain the 6-bit
syndrome for the hit set only.
If (FSYN = 0), the SBE or DBE reported was for one of
the "non-hit" sets at the failing index(FADR).
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set
is specified by the L2C_DBG[SET].
If (FSYN != 0), the SBE or DBE reported was for the
hit set at the failing index(FADR) and failing
set(FSET).
SW NOTE: To determine which "non-hit" set was in error,
SW can use the L2C_DBG[L2T] debug feature to explicitly
read the other sets at the failing index(FADR). When
(FSYN !=0), then the FSET contains the failing hit-set.
NOTE: A DED Error will always overwrite a SEC Error
SYNDROME and FADR). */
uint64_t ded_err : 1; /**< L2T Double Bit Error detected (DED)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for double bit errors(DBEs).
This bit is set if ANY of the 8 sets contains a DBE.
DBEs also generated an interrupt(if enabled). */
uint64_t sec_err : 1; /**< L2T Single Bit Error corrected (SEC)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for single bit errors(SBEs).
This bit is set if ANY of the 8 sets contains an SBE.
SBEs are auto corrected in HW and generate an
interrupt(if enabled). */
uint64_t ded_intena : 1; /**< L2 Tag ECC Double Error Detect(DED) Interrupt
Enable bit. When set, allows interrupts to be
reported on double bit (uncorrectable) errors from
the L2 Tag Arrays. */
uint64_t sec_intena : 1; /**< L2 Tag ECC Single Error Correct(SEC) Interrupt
Enable bit. When set, allows interrupts to be
reported on single bit (correctable) errors from
the L2 Tag Arrays. */
uint64_t ecc_ena : 1; /**< L2 Tag ECC Enable
When set, enables 6-bit SEC/DED codeword for 19-bit
L2 Tag Arrays [V,D,L,TAG[33:18]] */
#else
uint64_t ecc_ena : 1;
uint64_t sec_intena : 1;
uint64_t ded_intena : 1;
uint64_t sec_err : 1;
uint64_t ded_err : 1;
uint64_t fsyn : 6;
uint64_t fadr : 10;
uint64_t fset : 3;
uint64_t lckerr : 1;
uint64_t lck_intena : 1;
uint64_t lckerr2 : 1;
uint64_t lck_intena2 : 1;
uint64_t fadru : 1;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_l2t_err_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t lck_intena2 : 1; /**< L2 Tag Lock Error2 Interrupt Enable bit */
uint64_t lckerr2 : 1; /**< HW detected a case where a Rd/Wr Miss from PP#n
could not find an available/unlocked set (for
replacement).
Most likely, this is a result of SW mixing SET
PARTITIONING with ADDRESS LOCKING. If SW allows
another PP to LOCKDOWN all SETs available to PP#n,
then a Rd/Wr Miss from PP#n will be unable
to determine a 'valid' replacement set (since LOCKED
addresses should NEVER be replaced).
If such an event occurs, the HW will select the smallest
available SET(specified by UMSK'x)' as the replacement
set, and the address is unlocked. */
uint64_t lck_intena : 1; /**< L2 Tag Lock Error Interrupt Enable bit */
uint64_t lckerr : 1; /**< SW attempted to LOCK DOWN the last available set of
the INDEX (which is ignored by HW - but reported to SW).
The LDD(L1 load-miss) for the LOCK operation is
completed successfully, however the address is NOT
locked.
NOTE: 'Available' sets takes the L2C_SPAR*[UMSK*]
into account. For example, if diagnostic PPx has
UMSKx defined to only use SETs [1:0], and SET1 had
been previously LOCKED, then an attempt to LOCK the
last available SET0 would result in a LCKERR. (This
is to ensure that at least 1 SET at each INDEX is
not LOCKED for general use by other PPs). */
uint64_t reserved_23_23 : 1;
uint64_t fset : 2; /**< Failing L2 Tag Hit Set# (1-of-4)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and
(FSYN != 0), the FSET specifies the failing hit-set.
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set
is specified by the L2C_DBG[SET]. */
uint64_t reserved_19_20 : 2;
uint64_t fadr : 8; /**< Failing L2 Tag Store Index (8-bit)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the FADR contains the 8bit cacheline index into the
L2 Tag Store. */
uint64_t fsyn : 6; /**< When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the contents of this register contain the 6-bit
syndrome for the hit set only.
If (FSYN = 0), the SBE or DBE reported was for one of
the "non-hit" sets at the failing index(FADR).
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set
is specified by the L2C_DBG[SET].
If (FSYN != 0), the SBE or DBE reported was for the
hit set at the failing index(FADR) and failing
set(FSET).
SW NOTE: To determine which "non-hit" set was in error,
SW can use the L2C_DBG[L2T] debug feature to explicitly
read the other sets at the failing index(FADR). When
(FSYN !=0), then the FSET contains the failing hit-set.
NOTE: A DED Error will always overwrite a SEC Error
SYNDROME and FADR). */
uint64_t ded_err : 1; /**< L2T Double Bit Error detected (DED)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for double bit errors(DBEs).
This bit is set if ANY of the 8 sets contains a DBE.
DBEs also generated an interrupt(if enabled). */
uint64_t sec_err : 1; /**< L2T Single Bit Error corrected (SEC)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for single bit errors(SBEs).
This bit is set if ANY of the 8 sets contains an SBE.
SBEs are auto corrected in HW and generate an
interrupt(if enabled). */
uint64_t ded_intena : 1; /**< L2 Tag ECC Double Error Detect(DED) Interrupt
Enable bit. When set, allows interrupts to be
reported on double bit (uncorrectable) errors from
the L2 Tag Arrays. */
uint64_t sec_intena : 1; /**< L2 Tag ECC Single Error Correct(SEC) Interrupt
Enable bit. When set, allows interrupts to be
reported on single bit (correctable) errors from
the L2 Tag Arrays. */
uint64_t ecc_ena : 1; /**< L2 Tag ECC Enable
When set, enables 6-bit SEC/DED codeword for 22-bit
L2 Tag Arrays [V,D,L,TAG[33:15]] */
#else
uint64_t ecc_ena : 1;
uint64_t sec_intena : 1;
uint64_t ded_intena : 1;
uint64_t sec_err : 1;
uint64_t ded_err : 1;
uint64_t fsyn : 6;
uint64_t fadr : 8;
uint64_t reserved_19_20 : 2;
uint64_t fset : 2;
uint64_t reserved_23_23 : 1;
uint64_t lckerr : 1;
uint64_t lck_intena : 1;
uint64_t lckerr2 : 1;
uint64_t lck_intena2 : 1;
uint64_t reserved_28_63 : 36;
#endif
} cn30xx;
struct cvmx_l2t_err_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t lck_intena2 : 1; /**< L2 Tag Lock Error2 Interrupt Enable bit */
uint64_t lckerr2 : 1; /**< HW detected a case where a Rd/Wr Miss from PP#n
could not find an available/unlocked set (for
replacement).
Most likely, this is a result of SW mixing SET
PARTITIONING with ADDRESS LOCKING. If SW allows
another PP to LOCKDOWN all SETs available to PP#n,
then a Rd/Wr Miss from PP#n will be unable
to determine a 'valid' replacement set (since LOCKED
addresses should NEVER be replaced).
If such an event occurs, the HW will select the smallest
available SET(specified by UMSK'x)' as the replacement
set, and the address is unlocked. */
uint64_t lck_intena : 1; /**< L2 Tag Lock Error Interrupt Enable bit */
uint64_t lckerr : 1; /**< SW attempted to LOCK DOWN the last available set of
the INDEX (which is ignored by HW - but reported to SW).
The LDD(L1 load-miss) for the LOCK operation is completed
successfully, however the address is NOT locked.
NOTE: 'Available' sets takes the L2C_SPAR*[UMSK*]
into account. For example, if diagnostic PPx has
UMSKx defined to only use SETs [1:0], and SET1 had
been previously LOCKED, then an attempt to LOCK the
last available SET0 would result in a LCKERR. (This
is to ensure that at least 1 SET at each INDEX is
not LOCKED for general use by other PPs). */
uint64_t reserved_23_23 : 1;
uint64_t fset : 2; /**< Failing L2 Tag Hit Set# (1-of-4)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and
(FSYN != 0), the FSET specifies the failing hit-set.
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set
is specified by the L2C_DBG[SET]. */
uint64_t reserved_20_20 : 1;
uint64_t fadr : 9; /**< Failing L2 Tag Address (9-bit Index)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the FADR contains the 9-bit cacheline index into the
L2 Tag Store. */
uint64_t fsyn : 6; /**< When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the contents of this register contain the 6-bit
syndrome for the hit set only.
If (FSYN = 0), the SBE or DBE reported was for one of
the "non-hit" sets at the failing index(FADR).
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set
is specified by the L2C_DBG[SET].
If (FSYN != 0), the SBE or DBE reported was for the
hit set at the failing index(FADR) and failing
set(FSET).
SW NOTE: To determine which "non-hit" set was in error,
SW can use the L2C_DBG[L2T] debug feature to explicitly
read the other sets at the failing index(FADR). When
(FSYN !=0), then the FSET contains the failing hit-set.
NOTE: A DED Error will always overwrite a SEC Error
SYNDROME and FADR). */
uint64_t ded_err : 1; /**< L2T Double Bit Error detected (DED)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for double bit errors(DBEs).
This bit is set if ANY of the 8 sets contains a DBE.
DBEs also generated an interrupt(if enabled). */
uint64_t sec_err : 1; /**< L2T Single Bit Error corrected (SEC)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for single bit errors(SBEs).
This bit is set if ANY of the 8 sets contains an SBE.
SBEs are auto corrected in HW and generate an
interrupt(if enabled). */
uint64_t ded_intena : 1; /**< L2 Tag ECC Double Error Detect(DED) Interrupt
Enable bit. When set, allows interrupts to be
reported on double bit (uncorrectable) errors from
the L2 Tag Arrays. */
uint64_t sec_intena : 1; /**< L2 Tag ECC Single Error Correct(SEC) Interrupt
Enable bit. When set, allows interrupts to be
reported on single bit (correctable) errors from
the L2 Tag Arrays. */
uint64_t ecc_ena : 1; /**< L2 Tag ECC Enable
When set, enables 6-bit SEC/DED codeword for 21-bit
L2 Tag Arrays [V,D,L,TAG[33:16]] */
#else
uint64_t ecc_ena : 1;
uint64_t sec_intena : 1;
uint64_t ded_intena : 1;
uint64_t sec_err : 1;
uint64_t ded_err : 1;
uint64_t fsyn : 6;
uint64_t fadr : 9;
uint64_t reserved_20_20 : 1;
uint64_t fset : 2;
uint64_t reserved_23_23 : 1;
uint64_t lckerr : 1;
uint64_t lck_intena : 1;
uint64_t lckerr2 : 1;
uint64_t lck_intena2 : 1;
uint64_t reserved_28_63 : 36;
#endif
} cn31xx;
struct cvmx_l2t_err_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t lck_intena2 : 1; /**< L2 Tag Lock Error2 Interrupt Enable bit
*** NOTE: PASS2 Addition */
uint64_t lckerr2 : 1; /**< HW detected a case where a Rd/Wr Miss from PP#n
could not find an available/unlocked set (for
replacement).
Most likely, this is a result of SW mixing SET
PARTITIONING with ADDRESS LOCKING. If SW allows
another PP to LOCKDOWN all SETs available to PP#n,
then a Rd/Wr Miss from PP#n will be unable
to determine a 'valid' replacement set (since LOCKED
addresses should NEVER be replaced).
If such an event occurs, the HW will select the smallest
available SET(specified by UMSK'x)' as the replacement
set, and the address is unlocked.
*** NOTE: PASS2 Addition */
uint64_t lck_intena : 1; /**< L2 Tag Lock Error Interrupt Enable bit */
uint64_t lckerr : 1; /**< SW attempted to LOCK DOWN the last available set of
the INDEX (which is ignored by HW - but reported to SW).
The LDD(L1 load-miss) for the LOCK operation is completed
successfully, however the address is NOT locked.
NOTE: 'Available' sets takes the L2C_SPAR*[UMSK*]
into account. For example, if diagnostic PPx has
UMSKx defined to only use SETs [1:0], and SET1 had
been previously LOCKED, then an attempt to LOCK the
last available SET0 would result in a LCKERR. (This
is to ensure that at least 1 SET at each INDEX is
not LOCKED for general use by other PPs). */
uint64_t fset : 3; /**< Failing L2 Tag Hit Set# (1-of-8)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and
(FSYN != 0), the FSET specifies the failing hit-set.
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set
is specified by the L2C_DBG[SET]. */
uint64_t fadr : 10; /**< Failing L2 Tag Address (10-bit Index)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the FADR contains the 10bit cacheline index into the
L2 Tag Store. */
uint64_t fsyn : 6; /**< When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the contents of this register contain the 6-bit
syndrome for the hit set only.
If (FSYN = 0), the SBE or DBE reported was for one of
the "non-hit" sets at the failing index(FADR).
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set
is specified by the L2C_DBG[SET].
If (FSYN != 0), the SBE or DBE reported was for the
hit set at the failing index(FADR) and failing
set(FSET).
SW NOTE: To determine which "non-hit" set was in error,
SW can use the L2C_DBG[L2T] debug feature to explicitly
read the other sets at the failing index(FADR). When
(FSYN !=0), then the FSET contains the failing hit-set.
NOTE: A DED Error will always overwrite a SEC Error
SYNDROME and FADR). */
uint64_t ded_err : 1; /**< L2T Double Bit Error detected (DED)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for double bit errors(DBEs).
This bit is set if ANY of the 8 sets contains a DBE.
DBEs also generated an interrupt(if enabled). */
uint64_t sec_err : 1; /**< L2T Single Bit Error corrected (SEC)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for single bit errors(SBEs).
This bit is set if ANY of the 8 sets contains an SBE.
SBEs are auto corrected in HW and generate an
interrupt(if enabled). */
uint64_t ded_intena : 1; /**< L2 Tag ECC Double Error Detect(DED) Interrupt
Enable bit. When set, allows interrupts to be
reported on double bit (uncorrectable) errors from
the L2 Tag Arrays. */
uint64_t sec_intena : 1; /**< L2 Tag ECC Single Error Correct(SEC) Interrupt
Enable bit. When set, allows interrupts to be
reported on single bit (correctable) errors from
the L2 Tag Arrays. */
uint64_t ecc_ena : 1; /**< L2 Tag ECC Enable
When set, enables 6-bit SEC/DED codeword for 20-bit
L2 Tag Arrays [V,D,L,TAG[33:17]] */
#else
uint64_t ecc_ena : 1;
uint64_t sec_intena : 1;
uint64_t ded_intena : 1;
uint64_t sec_err : 1;
uint64_t ded_err : 1;
uint64_t fsyn : 6;
uint64_t fadr : 10;
uint64_t fset : 3;
uint64_t lckerr : 1;
uint64_t lck_intena : 1;
uint64_t lckerr2 : 1;
uint64_t lck_intena2 : 1;
uint64_t reserved_28_63 : 36;
#endif
} cn38xx;
struct cvmx_l2t_err_cn38xx cn38xxp2;
struct cvmx_l2t_err_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t lck_intena2 : 1; /**< L2 Tag Lock Error2 Interrupt Enable bit */
uint64_t lckerr2 : 1; /**< HW detected a case where a Rd/Wr Miss from PP#n
could not find an available/unlocked set (for
replacement).
Most likely, this is a result of SW mixing SET
PARTITIONING with ADDRESS LOCKING. If SW allows
another PP to LOCKDOWN all SETs available to PP#n,
then a Rd/Wr Miss from PP#n will be unable
to determine a 'valid' replacement set (since LOCKED
addresses should NEVER be replaced).
If such an event occurs, the HW will select the smallest
available SET(specified by UMSK'x)' as the replacement
set, and the address is unlocked. */
uint64_t lck_intena : 1; /**< L2 Tag Lock Error Interrupt Enable bit */
uint64_t lckerr : 1; /**< SW attempted to LOCK DOWN the last available set of
the INDEX (which is ignored by HW - but reported to SW).
The LDD(L1 load-miss) for the LOCK operation is completed
successfully, however the address is NOT locked.
NOTE: 'Available' sets takes the L2C_SPAR*[UMSK*]
into account. For example, if diagnostic PPx has
UMSKx defined to only use SETs [1:0], and SET1 had
been previously LOCKED, then an attempt to LOCK the
last available SET0 would result in a LCKERR. (This
is to ensure that at least 1 SET at each INDEX is
not LOCKED for general use by other PPs). */
uint64_t fset : 3; /**< Failing L2 Tag Hit Set# (1-of-8)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and
(FSYN != 0), the FSET specifies the failing hit-set.
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set
is specified by the L2C_DBG[SET]. */
uint64_t reserved_18_20 : 3;
uint64_t fadr : 7; /**< Failing L2 Tag Address (7-bit Index)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the FADR contains the lower 7bit cacheline index
into the L2 Tag Store. */
uint64_t fsyn : 6; /**< When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the contents of this register contain the 6-bit
syndrome for the hit set only.
If (FSYN = 0), the SBE or DBE reported was for one of
the "non-hit" sets at the failing index(FADR).
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set
is specified by the L2C_DBG[SET].
If (FSYN != 0), the SBE or DBE reported was for the
hit set at the failing index(FADR) and failing
set(FSET).
SW NOTE: To determine which "non-hit" set was in error,
SW can use the L2C_DBG[L2T] debug feature to explicitly
read the other sets at the failing index(FADR). When
(FSYN !=0), then the FSET contains the failing hit-set.
NOTE: A DED Error will always overwrite a SEC Error
SYNDROME and FADR). */
uint64_t ded_err : 1; /**< L2T Double Bit Error detected (DED)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for double bit errors(DBEs).
This bit is set if ANY of the 8 sets contains a DBE.
DBEs also generated an interrupt(if enabled). */
uint64_t sec_err : 1; /**< L2T Single Bit Error corrected (SEC)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for single bit errors(SBEs).
This bit is set if ANY of the 8 sets contains an SBE.
SBEs are auto corrected in HW and generate an
interrupt(if enabled). */
uint64_t ded_intena : 1; /**< L2 Tag ECC Double Error Detect(DED) Interrupt
Enable bit. When set, allows interrupts to be
reported on double bit (uncorrectable) errors from
the L2 Tag Arrays. */
uint64_t sec_intena : 1; /**< L2 Tag ECC Single Error Correct(SEC) Interrupt
Enable bit. When set, allows interrupts to be
reported on single bit (correctable) errors from
the L2 Tag Arrays. */
uint64_t ecc_ena : 1; /**< L2 Tag ECC Enable
When set, enables 6-bit SEC/DED codeword for 23-bit
L2 Tag Arrays [V,D,L,TAG[33:14]] */
#else
uint64_t ecc_ena : 1;
uint64_t sec_intena : 1;
uint64_t ded_intena : 1;
uint64_t sec_err : 1;
uint64_t ded_err : 1;
uint64_t fsyn : 6;
uint64_t fadr : 7;
uint64_t reserved_18_20 : 3;
uint64_t fset : 3;
uint64_t lckerr : 1;
uint64_t lck_intena : 1;
uint64_t lckerr2 : 1;
uint64_t lck_intena2 : 1;
uint64_t reserved_28_63 : 36;
#endif
} cn50xx;
struct cvmx_l2t_err_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t lck_intena2 : 1; /**< L2 Tag Lock Error2 Interrupt Enable bit */
uint64_t lckerr2 : 1; /**< HW detected a case where a Rd/Wr Miss from PP#n
could not find an available/unlocked set (for
replacement).
Most likely, this is a result of SW mixing SET
PARTITIONING with ADDRESS LOCKING. If SW allows
another PP to LOCKDOWN all SETs available to PP#n,
then a Rd/Wr Miss from PP#n will be unable
to determine a 'valid' replacement set (since LOCKED
addresses should NEVER be replaced).
If such an event occurs, the HW will select the smallest
available SET(specified by UMSK'x)' as the replacement
set, and the address is unlocked. */
uint64_t lck_intena : 1; /**< L2 Tag Lock Error Interrupt Enable bit */
uint64_t lckerr : 1; /**< SW attempted to LOCK DOWN the last available set of
the INDEX (which is ignored by HW - but reported to SW).
The LDD(L1 load-miss) for the LOCK operation is completed
successfully, however the address is NOT locked.
NOTE: 'Available' sets takes the L2C_SPAR*[UMSK*]
into account. For example, if diagnostic PPx has
UMSKx defined to only use SETs [1:0], and SET1 had
been previously LOCKED, then an attempt to LOCK the
last available SET0 would result in a LCKERR. (This
is to ensure that at least 1 SET at each INDEX is
not LOCKED for general use by other PPs). */
uint64_t fset : 3; /**< Failing L2 Tag Hit Set# (1-of-8)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and
(FSYN != 0), the FSET specifies the failing hit-set.
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set
is specified by the L2C_DBG[SET]. */
uint64_t reserved_20_20 : 1;
uint64_t fadr : 9; /**< Failing L2 Tag Address (9-bit Index)
When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the FADR contains the lower 9bit cacheline index
into the L2 Tag Store. */
uint64_t fsyn : 6; /**< When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,
the contents of this register contain the 6-bit
syndrome for the hit set only.
If (FSYN = 0), the SBE or DBE reported was for one of
the "non-hit" sets at the failing index(FADR).
NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set
is specified by the L2C_DBG[SET].
If (FSYN != 0), the SBE or DBE reported was for the
hit set at the failing index(FADR) and failing
set(FSET).
SW NOTE: To determine which "non-hit" set was in error,
SW can use the L2C_DBG[L2T] debug feature to explicitly
read the other sets at the failing index(FADR). When
(FSYN !=0), then the FSET contains the failing hit-set.
NOTE: A DED Error will always overwrite a SEC Error
SYNDROME and FADR). */
uint64_t ded_err : 1; /**< L2T Double Bit Error detected (DED)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for double bit errors(DBEs).
This bit is set if ANY of the 8 sets contains a DBE.
DBEs also generated an interrupt(if enabled). */
uint64_t sec_err : 1; /**< L2T Single Bit Error corrected (SEC)
During every L2 Tag Probe, all 8 sets Tag's (at a
given index) are checked for single bit errors(SBEs).
This bit is set if ANY of the 8 sets contains an SBE.
SBEs are auto corrected in HW and generate an
interrupt(if enabled). */
uint64_t ded_intena : 1; /**< L2 Tag ECC Double Error Detect(DED) Interrupt
Enable bit. When set, allows interrupts to be
reported on double bit (uncorrectable) errors from
the L2 Tag Arrays. */
uint64_t sec_intena : 1; /**< L2 Tag ECC Single Error Correct(SEC) Interrupt
Enable bit. When set, allows interrupts to be
reported on single bit (correctable) errors from
the L2 Tag Arrays. */
uint64_t ecc_ena : 1; /**< L2 Tag ECC Enable
When set, enables 6-bit SEC/DED codeword for 21-bit
L2 Tag Arrays [V,D,L,TAG[33:16]] */
#else
uint64_t ecc_ena : 1;
uint64_t sec_intena : 1;
uint64_t ded_intena : 1;
uint64_t sec_err : 1;
uint64_t ded_err : 1;
uint64_t fsyn : 6;
uint64_t fadr : 9;
uint64_t reserved_20_20 : 1;
uint64_t fset : 3;
uint64_t lckerr : 1;
uint64_t lck_intena : 1;
uint64_t lckerr2 : 1;
uint64_t lck_intena2 : 1;
uint64_t reserved_28_63 : 36;
#endif
} cn52xx;
struct cvmx_l2t_err_cn52xx cn52xxp1;
struct cvmx_l2t_err_s cn56xx;
struct cvmx_l2t_err_s cn56xxp1;
struct cvmx_l2t_err_s cn58xx;
struct cvmx_l2t_err_s cn58xxp1;
} cvmx_l2t_err_t;
/**
* cvmx_led_blink
*
* LED_BLINK = LED Blink Rate (in led_clks)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_led_blink_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t rate : 8; /**< LED Blink rate in led_latch clks
RATE must be > 0 */
#else
uint64_t rate : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_led_blink_s cn38xx;
struct cvmx_led_blink_s cn38xxp2;
struct cvmx_led_blink_s cn56xx;
struct cvmx_led_blink_s cn56xxp1;
struct cvmx_led_blink_s cn58xx;
struct cvmx_led_blink_s cn58xxp1;
} cvmx_led_blink_t;
/**
* cvmx_led_clk_phase
*
* LED_CLK_PHASE = LED Clock Phase (in 64 eclks)
*
*
* Notes:
* Example:
* Given a 2ns eclk, an LED_CLK_PHASE[PHASE] = 1, indicates that each
* led_clk phase is 64 eclks, or 128ns. The led_clk period is 2*phase,
* or 256ns which is 3.9MHz. The default value of 4, yields an led_clk
* period of 64*4*2ns*2 = 1024ns or ~1MHz (977KHz).
*/
typedef union
{
uint64_t u64;
struct cvmx_led_clk_phase_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t phase : 7; /**< Number of 64 eclks in order to create the led_clk */
#else
uint64_t phase : 7;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_led_clk_phase_s cn38xx;
struct cvmx_led_clk_phase_s cn38xxp2;
struct cvmx_led_clk_phase_s cn56xx;
struct cvmx_led_clk_phase_s cn56xxp1;
struct cvmx_led_clk_phase_s cn58xx;
struct cvmx_led_clk_phase_s cn58xxp1;
} cvmx_led_clk_phase_t;
/**
* cvmx_led_cylon
*
* LED_CYLON = LED CYLON Effect (should remain undocumented)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_led_cylon_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t rate : 16; /**< LED Cylon Effect when RATE!=0
Changes at RATE*LATCH period */
#else
uint64_t rate : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_led_cylon_s cn38xx;
struct cvmx_led_cylon_s cn38xxp2;
struct cvmx_led_cylon_s cn56xx;
struct cvmx_led_cylon_s cn56xxp1;
struct cvmx_led_cylon_s cn58xx;
struct cvmx_led_cylon_s cn58xxp1;
} cvmx_led_cylon_t;
/**
* cvmx_led_dbg
*
* LED_DBG = LED Debug Port information
*
*/
typedef union
{
uint64_t u64;
struct cvmx_led_dbg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t dbg_en : 1; /**< Add Debug Port Data to the LED shift chain
Debug Data is shifted out LSB to MSB */
#else
uint64_t dbg_en : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_led_dbg_s cn38xx;
struct cvmx_led_dbg_s cn38xxp2;
struct cvmx_led_dbg_s cn56xx;
struct cvmx_led_dbg_s cn56xxp1;
struct cvmx_led_dbg_s cn58xx;
struct cvmx_led_dbg_s cn58xxp1;
} cvmx_led_dbg_t;
/**
* cvmx_led_en
*
* LED_EN = LED Interface Enable
*
*
* Notes:
* The LED interface is comprised of a shift chain with a parallel latch. LED
* data is shifted out on each fallingg edge of led_clk and then captured by
* led_lat.
*
* The LED shift chain is comprised of the following...
*
* 32 - UDD header
* 6x8 - per port status
* 17 - debug port
* 32 - UDD trailer
*
* for a total of 129 bits.
*
* UDD header is programmable from 0-32 bits (LED_UDD_CNT0) and will shift out
* LSB to MSB (LED_UDD_DAT0[0], LED_UDD_DAT0[1],
* ... LED_UDD_DAT0[LED_UDD_CNT0].
*
* The per port status is also variable. Systems can control which ports send
* data (LED_PRT) as well as the status content (LED_PRT_FMT and
* LED_PRT_STATUS*). When multiple ports are enabled, they come out in lowest
* port to highest port (prt0, prt1, ...).
*
* The debug port data can also be added to the LED chain (LED_DBG). When
* enabled, the debug data shifts out LSB to MSB.
*
* The UDD trailer data is identical to the header data, but uses LED_UDD_CNT1
* and LED_UDD_DAT1.
*/
typedef union
{
uint64_t u64;
struct cvmx_led_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t en : 1; /**< Enable the LED interface shift-chain */
#else
uint64_t en : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_led_en_s cn38xx;
struct cvmx_led_en_s cn38xxp2;
struct cvmx_led_en_s cn56xx;
struct cvmx_led_en_s cn56xxp1;
struct cvmx_led_en_s cn58xx;
struct cvmx_led_en_s cn58xxp1;
} cvmx_led_en_t;
/**
* cvmx_led_polarity
*
* LED_POLARITY = LED Polarity
*
*/
typedef union
{
uint64_t u64;
struct cvmx_led_polarity_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t polarity : 1; /**< LED active polarity
0 = active HIGH LED
1 = active LOW LED (invert led_dat) */
#else
uint64_t polarity : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_led_polarity_s cn38xx;
struct cvmx_led_polarity_s cn38xxp2;
struct cvmx_led_polarity_s cn56xx;
struct cvmx_led_polarity_s cn56xxp1;
struct cvmx_led_polarity_s cn58xx;
struct cvmx_led_polarity_s cn58xxp1;
} cvmx_led_polarity_t;
/**
* cvmx_led_prt
*
* LED_PRT = LED Port status information
*
*
* Notes:
* Note:
* the PRT vector enables information of the 8 RGMII ports connected to
* Octane. It does not reflect the actual programmed PHY addresses.
*/
typedef union
{
uint64_t u64;
struct cvmx_led_prt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t prt_en : 8; /**< Which ports are enabled to display status
PRT_EN<3:0> coresponds to RGMII ports 3-0 on int0
PRT_EN<7:4> coresponds to RGMII ports 7-4 on int1
Only applies when interface is in RGMII mode
The status format is defined by LED_PRT_FMT */
#else
uint64_t prt_en : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_led_prt_s cn38xx;
struct cvmx_led_prt_s cn38xxp2;
struct cvmx_led_prt_s cn56xx;
struct cvmx_led_prt_s cn56xxp1;
struct cvmx_led_prt_s cn58xx;
struct cvmx_led_prt_s cn58xxp1;
} cvmx_led_prt_t;
/**
* cvmx_led_prt_fmt
*
* LED_PRT_FMT = LED Port Status Infomation Format
*
*
* Notes:
* TX: RGMII TX block is sending packet data or extends on the port
* RX: RGMII RX block has received non-idle cycle
*
* For short transfers, LEDs will remain on for at least one blink cycle
*/
typedef union
{
uint64_t u64;
struct cvmx_led_prt_fmt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t format : 4; /**< Port Status Information for each enabled port in
LED_PRT. The formats are below
0x0: [ LED_PRT_STATUS[0] ]
0x1: [ LED_PRT_STATUS[1:0] ]
0x2: [ LED_PRT_STATUS[3:0] ]
0x3: [ LED_PRT_STATUS[5:0] ]
0x4: [ (RX|TX), LED_PRT_STATUS[0] ]
0x5: [ (RX|TX), LED_PRT_STATUS[1:0] ]
0x6: [ (RX|TX), LED_PRT_STATUS[3:0] ]
0x8: [ Tx, Rx, LED_PRT_STATUS[0] ]
0x9: [ Tx, Rx, LED_PRT_STATUS[1:0] ]
0xa: [ Tx, Rx, LED_PRT_STATUS[3:0] ] */
#else
uint64_t format : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_led_prt_fmt_s cn38xx;
struct cvmx_led_prt_fmt_s cn38xxp2;
struct cvmx_led_prt_fmt_s cn56xx;
struct cvmx_led_prt_fmt_s cn56xxp1;
struct cvmx_led_prt_fmt_s cn58xx;
struct cvmx_led_prt_fmt_s cn58xxp1;
} cvmx_led_prt_fmt_t;
/**
* cvmx_led_prt_status#
*
* LED_PRT_STATUS = LED Port Status information
*
*/
typedef union
{
uint64_t u64;
struct cvmx_led_prt_statusx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t status : 6; /**< Bits that software can set to be added to the
LED shift chain - depending on LED_PRT_FMT
LED_PRT_STATUS(3..0) corespond to RGMII ports 3-0
on interface0
LED_PRT_STATUS(7..4) corespond to RGMII ports 7-4
on interface1
Only applies when interface is in RGMII mode */
#else
uint64_t status : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_led_prt_statusx_s cn38xx;
struct cvmx_led_prt_statusx_s cn38xxp2;
struct cvmx_led_prt_statusx_s cn56xx;
struct cvmx_led_prt_statusx_s cn56xxp1;
struct cvmx_led_prt_statusx_s cn58xx;
struct cvmx_led_prt_statusx_s cn58xxp1;
} cvmx_led_prt_statusx_t;
/**
* cvmx_led_udd_cnt#
*
* LED_UDD_CNT = LED UDD Counts
*
*/
typedef union
{
uint64_t u64;
struct cvmx_led_udd_cntx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t cnt : 6; /**< Number of bits of user-defined data to include in
the LED shift chain. Legal values: 0-32. */
#else
uint64_t cnt : 6;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_led_udd_cntx_s cn38xx;
struct cvmx_led_udd_cntx_s cn38xxp2;
struct cvmx_led_udd_cntx_s cn56xx;
struct cvmx_led_udd_cntx_s cn56xxp1;
struct cvmx_led_udd_cntx_s cn58xx;
struct cvmx_led_udd_cntx_s cn58xxp1;
} cvmx_led_udd_cntx_t;
/**
* cvmx_led_udd_dat#
*
* LED_UDD_DAT = User defined data (header or trailer)
*
*
* Notes:
* Bits come out LSB to MSB on the shift chain. If LED_UDD_CNT is set to 4
* then the bits comes out LED_UDD_DAT[0], LED_UDD_DAT[1], LED_UDD_DAT[2],
* LED_UDD_DAT[3].
*/
typedef union
{
uint64_t u64;
struct cvmx_led_udd_datx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t dat : 32; /**< Header or trailer UDD data to be displayed on
the LED shift chain. Number of bits to include
is controled by LED_UDD_CNT */
#else
uint64_t dat : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_led_udd_datx_s cn38xx;
struct cvmx_led_udd_datx_s cn38xxp2;
struct cvmx_led_udd_datx_s cn56xx;
struct cvmx_led_udd_datx_s cn56xxp1;
struct cvmx_led_udd_datx_s cn58xx;
struct cvmx_led_udd_datx_s cn58xxp1;
} cvmx_led_udd_datx_t;
/**
* cvmx_led_udd_dat_clr#
*
* LED_UDD_DAT_CLR = User defined data (header or trailer)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_led_udd_dat_clrx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t clr : 32; /**< Bitwise clear for the Header or trailer UDD data to
be displayed on the LED shift chain. */
#else
uint64_t clr : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_led_udd_dat_clrx_s cn38xx;
struct cvmx_led_udd_dat_clrx_s cn38xxp2;
struct cvmx_led_udd_dat_clrx_s cn56xx;
struct cvmx_led_udd_dat_clrx_s cn56xxp1;
struct cvmx_led_udd_dat_clrx_s cn58xx;
struct cvmx_led_udd_dat_clrx_s cn58xxp1;
} cvmx_led_udd_dat_clrx_t;
/**
* cvmx_led_udd_dat_set#
*
* LED_UDD_DAT_SET = User defined data (header or trailer)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_led_udd_dat_setx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t set : 32; /**< Bitwise set for the Header or trailer UDD data to
be displayed on the LED shift chain. */
#else
uint64_t set : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_led_udd_dat_setx_s cn38xx;
struct cvmx_led_udd_dat_setx_s cn38xxp2;
struct cvmx_led_udd_dat_setx_s cn56xx;
struct cvmx_led_udd_dat_setx_s cn56xxp1;
struct cvmx_led_udd_dat_setx_s cn58xx;
struct cvmx_led_udd_dat_setx_s cn58xxp1;
} cvmx_led_udd_dat_setx_t;
/**
* cvmx_lmc#_bist_ctl
*
* Notes:
* This controls BiST only for the memories that operate on DCLK. The normal, chip-wide BiST flow
* controls BiST for the memories that operate on ECLK.
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_bist_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t start : 1; /**< A 0->1 transition causes BiST to run. */
#else
uint64_t start : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_lmcx_bist_ctl_s cn50xx;
struct cvmx_lmcx_bist_ctl_s cn52xx;
struct cvmx_lmcx_bist_ctl_s cn52xxp1;
struct cvmx_lmcx_bist_ctl_s cn56xx;
struct cvmx_lmcx_bist_ctl_s cn56xxp1;
} cvmx_lmcx_bist_ctl_t;
/**
* cvmx_lmc#_bist_result
*
* Notes:
* Access to the internal BiST results
* Each bit is the BiST result of an individual memory (per bit, 0=pass and 1=fail).
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_bist_result_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t csrd2e : 1; /**< BiST result of CSRD2E memory (0=pass, !0=fail) */
uint64_t csre2d : 1; /**< BiST result of CSRE2D memory (0=pass, !0=fail) */
uint64_t mwf : 1; /**< BiST result of MWF memories (0=pass, !0=fail) */
uint64_t mwd : 3; /**< BiST result of MWD memories (0=pass, !0=fail) */
uint64_t mwc : 1; /**< BiST result of MWC memories (0=pass, !0=fail) */
uint64_t mrf : 1; /**< BiST result of MRF memories (0=pass, !0=fail) */
uint64_t mrd : 3; /**< BiST result of MRD memories (0=pass, !0=fail) */
#else
uint64_t mrd : 3;
uint64_t mrf : 1;
uint64_t mwc : 1;
uint64_t mwd : 3;
uint64_t mwf : 1;
uint64_t csre2d : 1;
uint64_t csrd2e : 1;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_lmcx_bist_result_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t mwf : 1; /**< BiST result of MWF memories (0=pass, !0=fail) */
uint64_t mwd : 3; /**< BiST result of MWD memories (0=pass, !0=fail) */
uint64_t mwc : 1; /**< BiST result of MWC memories (0=pass, !0=fail) */
uint64_t mrf : 1; /**< BiST result of MRF memories (0=pass, !0=fail) */
uint64_t mrd : 3; /**< BiST result of MRD memories (0=pass, !0=fail) */
#else
uint64_t mrd : 3;
uint64_t mrf : 1;
uint64_t mwc : 1;
uint64_t mwd : 3;
uint64_t mwf : 1;
uint64_t reserved_9_63 : 55;
#endif
} cn50xx;
struct cvmx_lmcx_bist_result_s cn52xx;
struct cvmx_lmcx_bist_result_s cn52xxp1;
struct cvmx_lmcx_bist_result_s cn56xx;
struct cvmx_lmcx_bist_result_s cn56xxp1;
} cvmx_lmcx_bist_result_t;
/**
* cvmx_lmc#_comp_ctl
*
* LMC_COMP_CTL = LMC Compensation control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_comp_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t nctl_csr : 4; /**< Compensation control bits */
uint64_t nctl_clk : 4; /**< Compensation control bits */
uint64_t nctl_cmd : 4; /**< Compensation control bits */
uint64_t nctl_dat : 4; /**< Compensation control bits */
uint64_t pctl_csr : 4; /**< Compensation control bits */
uint64_t pctl_clk : 4; /**< Compensation control bits */
uint64_t reserved_0_7 : 8;
#else
uint64_t reserved_0_7 : 8;
uint64_t pctl_clk : 4;
uint64_t pctl_csr : 4;
uint64_t nctl_dat : 4;
uint64_t nctl_cmd : 4;
uint64_t nctl_clk : 4;
uint64_t nctl_csr : 4;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_comp_ctl_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t nctl_csr : 4; /**< Compensation control bits */
uint64_t nctl_clk : 4; /**< Compensation control bits */
uint64_t nctl_cmd : 4; /**< Compensation control bits */
uint64_t nctl_dat : 4; /**< Compensation control bits */
uint64_t pctl_csr : 4; /**< Compensation control bits */
uint64_t pctl_clk : 4; /**< Compensation control bits */
uint64_t pctl_cmd : 4; /**< Compensation control bits */
uint64_t pctl_dat : 4; /**< Compensation control bits */
#else
uint64_t pctl_dat : 4;
uint64_t pctl_cmd : 4;
uint64_t pctl_clk : 4;
uint64_t pctl_csr : 4;
uint64_t nctl_dat : 4;
uint64_t nctl_cmd : 4;
uint64_t nctl_clk : 4;
uint64_t nctl_csr : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn30xx;
struct cvmx_lmcx_comp_ctl_cn30xx cn31xx;
struct cvmx_lmcx_comp_ctl_cn30xx cn38xx;
struct cvmx_lmcx_comp_ctl_cn30xx cn38xxp2;
struct cvmx_lmcx_comp_ctl_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t nctl_csr : 4; /**< Compensation control bits */
uint64_t reserved_20_27 : 8;
uint64_t nctl_dat : 4; /**< Compensation control bits */
uint64_t pctl_csr : 4; /**< Compensation control bits */
uint64_t reserved_5_11 : 7;
uint64_t pctl_dat : 5; /**< Compensation control bits */
#else
uint64_t pctl_dat : 5;
uint64_t reserved_5_11 : 7;
uint64_t pctl_csr : 4;
uint64_t nctl_dat : 4;
uint64_t reserved_20_27 : 8;
uint64_t nctl_csr : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn50xx;
struct cvmx_lmcx_comp_ctl_cn50xx cn52xx;
struct cvmx_lmcx_comp_ctl_cn50xx cn52xxp1;
struct cvmx_lmcx_comp_ctl_cn50xx cn56xx;
struct cvmx_lmcx_comp_ctl_cn50xx cn56xxp1;
struct cvmx_lmcx_comp_ctl_cn50xx cn58xx;
struct cvmx_lmcx_comp_ctl_cn58xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t nctl_csr : 4; /**< Compensation control bits */
uint64_t reserved_20_27 : 8;
uint64_t nctl_dat : 4; /**< Compensation control bits */
uint64_t pctl_csr : 4; /**< Compensation control bits */
uint64_t reserved_4_11 : 8;
uint64_t pctl_dat : 4; /**< Compensation control bits */
#else
uint64_t pctl_dat : 4;
uint64_t reserved_4_11 : 8;
uint64_t pctl_csr : 4;
uint64_t nctl_dat : 4;
uint64_t reserved_20_27 : 8;
uint64_t nctl_csr : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn58xxp1;
} cvmx_lmcx_comp_ctl_t;
/**
* cvmx_lmc#_ctl
*
* LMC_CTL = LMC Control
* This register is an assortment of various control fields needed by the memory controller
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ddr__nctl : 4; /**< DDR nctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pulldns. */
uint64_t ddr__pctl : 4; /**< DDR pctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pullup. */
uint64_t slow_scf : 1; /**< Should be cleared to zero */
uint64_t xor_bank : 1; /**< If (XOR_BANK == 1), then
bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]
else
bank[n:0]=address[n+7:7]
where n=1 for a 4 bank part and n=2 for an 8 bank part */
uint64_t max_write_batch : 4; /**< Maximum number of consecutive writes to service before
allowing reads to interrupt. */
uint64_t pll_div2 : 1; /**< PLL Div2. */
uint64_t pll_bypass : 1; /**< PLL Bypass. */
uint64_t rdimm_ena : 1; /**< Registered DIMM Enable - When set allows the use
of JEDEC Registered DIMMs which require Write
data to be registered in the controller. */
uint64_t r2r_slot : 1; /**< R2R Slot Enable: When set, all read-to-read trans
will slot an additional 1 cycle data bus bubble to
avoid DQ/DQS bus contention. This is only a CYA bit,
in case the "built-in" DIMM and RANK crossing logic
which should auto-detect and perfectly slot
read-to-reads to the same DIMM/RANK. */
uint64_t inorder_mwf : 1; /**< Reads as zero */
uint64_t inorder_mrf : 1; /**< Always clear to zero */
uint64_t reserved_10_11 : 2;
uint64_t fprch2 : 1; /**< Front Porch Enable: When set, the turn-off
time for the DDR_DQ/DQS drivers is 1 dclk earlier.
This bit should typically be set. */
uint64_t bprch : 1; /**< Back Porch Enable: When set, the turn-on time for
the DDR_DQ/DQS drivers is delayed an additional DCLK
cycle. This should be set to one whenever both SILO_HC
and SILO_QC are set. */
uint64_t sil_lat : 2; /**< SILO Latency: On reads, determines how many additional
dclks to wait (on top of TCL+1+TSKW) before pulling
data out of the pad silos.
- 00: illegal
- 01: 1 dclks
- 10: 2 dclks
- 11: illegal
This should always be set to 1. */
uint64_t tskw : 2; /**< This component is a representation of total BOARD
DELAY on DQ (used in the controller to determine the
R->W spacing to avoid DQS/DQ bus conflicts). Enter
the largest of the per byte Board delay
- 00: 0 dclk
- 01: 1 dclks
- 10: 2 dclks
- 11: 3 dclks */
uint64_t qs_dic : 2; /**< DDR2 Termination Resistor Setting
A non Zero value in this register
enables the On Die Termination (ODT) in DDR parts.
These two bits are loaded into the RTT
portion of the EMRS register bits A6 & A2. If DDR2's
termination (for the memory's DQ/DQS/DM pads) is not
desired, set it to 00. If it is, chose between
01 for 75 ohm and 10 for 150 ohm termination.
00 = ODT Disabled
01 = 75 ohm Termination
10 = 150 ohm Termination
11 = 50 ohm Termination
Octeon, on writes, by default, drives the 4/8 ODT
pins (64/128b mode) based on what the masks
(LMC_WODT_CTL) are programmed to.
LMC_DDR2_CTL->ODT_ENA enables Octeon to drive ODT pins
for READS. LMC_RODT_CTL needs to be programmed based
on the system's needs for ODT. */
uint64_t dic : 2; /**< Drive Strength Control:
DIC[0] is
loaded into the Extended Mode Register (EMRS) A1 bit
during initialization.
0 = Normal
1 = Reduced
DIC[1] is used to load into EMRS
bit 10 - DQSN Enable/Disable field. By default, we
program the DDR's to drive the DQSN also. Set it to
1 if DQSN should be Hi-Z.
0 - DQSN Enable
1 - DQSN Disable */
#else
uint64_t dic : 2;
uint64_t qs_dic : 2;
uint64_t tskw : 2;
uint64_t sil_lat : 2;
uint64_t bprch : 1;
uint64_t fprch2 : 1;
uint64_t reserved_10_11 : 2;
uint64_t inorder_mrf : 1;
uint64_t inorder_mwf : 1;
uint64_t r2r_slot : 1;
uint64_t rdimm_ena : 1;
uint64_t pll_bypass : 1;
uint64_t pll_div2 : 1;
uint64_t max_write_batch : 4;
uint64_t xor_bank : 1;
uint64_t slow_scf : 1;
uint64_t ddr__pctl : 4;
uint64_t ddr__nctl : 4;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_ctl_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ddr__nctl : 4; /**< DDR nctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pulldns. */
uint64_t ddr__pctl : 4; /**< DDR pctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pullup. */
uint64_t slow_scf : 1; /**< 1=SCF has pass1 latency, 0=SCF has 1 cycle lower latency
when compared to pass1 */
uint64_t xor_bank : 1; /**< If (XOR_BANK == 1), then
bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]
else
bank[n:0]=address[n+7:7]
where n=1 for a 4 bank part and n=2 for an 8 bank part */
uint64_t max_write_batch : 4; /**< Maximum number of consecutive writes to service before
allowing reads to interrupt. */
uint64_t pll_div2 : 1; /**< PLL Div2. */
uint64_t pll_bypass : 1; /**< PLL Bypass. */
uint64_t rdimm_ena : 1; /**< Registered DIMM Enable - When set allows the use
of JEDEC Registered DIMMs which require Write
data to be registered in the controller. */
uint64_t r2r_slot : 1; /**< R2R Slot Enable: When set, all read-to-read trans
will slot an additional 1 cycle data bus bubble to
avoid DQ/DQS bus contention. This is only a CYA bit,
in case the "built-in" DIMM and RANK crossing logic
which should auto-detect and perfectly slot
read-to-reads to the same DIMM/RANK. */
uint64_t inorder_mwf : 1; /**< Reads as zero */
uint64_t inorder_mrf : 1; /**< Always set to zero */
uint64_t dreset : 1; /**< Dclk domain reset. The reset signal that is used by the
Dclk domain is (DRESET || ECLK_RESET). */
uint64_t mode32b : 1; /**< 32b data Path Mode
Set to 1 if we use only 32 DQ pins
0 for 16b DQ mode. */
uint64_t fprch2 : 1; /**< Front Porch Enable: When set, the turn-off
time for the DDR_DQ/DQS drivers is 1 dclk earlier.
This bit should typically be set. */
uint64_t bprch : 1; /**< Back Porch Enable: When set, the turn-on time for
the DDR_DQ/DQS drivers is delayed an additional DCLK
cycle. This should be set to one whenever both SILO_HC
and SILO_QC are set. */
uint64_t sil_lat : 2; /**< SILO Latency: On reads, determines how many additional
dclks to wait (on top of TCL+1+TSKW) before pulling
data out of the pad silos.
- 00: illegal
- 01: 1 dclks
- 10: 2 dclks
- 11: illegal
This should always be set to 1. */
uint64_t tskw : 2; /**< This component is a representation of total BOARD
DELAY on DQ (used in the controller to determine the
R->W spacing to avoid DQS/DQ bus conflicts). Enter
the largest of the per byte Board delay
- 00: 0 dclk
- 01: 1 dclks
- 10: 2 dclks
- 11: 3 dclks */
uint64_t qs_dic : 2; /**< QS Drive Strength Control (DDR1):
& DDR2 Termination Resistor Setting
When in DDR2, a non Zero value in this register
enables the On Die Termination (ODT) in DDR parts.
These two bits are loaded into the RTT
portion of the EMRS register bits A6 & A2. If DDR2's
termination (for the memory's DQ/DQS/DM pads) is not
desired, set it to 00. If it is, chose between
01 for 75 ohm and 10 for 150 ohm termination.
00 = ODT Disabled
01 = 75 ohm Termination
10 = 150 ohm Termination
11 = 50 ohm Termination
Octeon, on writes, by default, drives the 8 ODT
pins based on what the masks (LMC_WODT_CTL1 & 2)
are programmed to. LMC_DDR2_CTL->ODT_ENA
enables Octeon to drive ODT pins for READS.
LMC_RODT_CTL needs to be programmed based on
the system's needs for ODT. */
uint64_t dic : 2; /**< Drive Strength Control:
For DDR-I/II Mode, DIC[0] is
loaded into the Extended Mode Register (EMRS) A1 bit
during initialization. (see DDR-I data sheet EMRS
description)
0 = Normal
1 = Reduced
For DDR-II Mode, DIC[1] is used to load into EMRS
bit 10 - DQSN Enable/Disable field. By default, we
program the DDR's to drive the DQSN also. Set it to
1 if DQSN should be Hi-Z.
0 - DQSN Enable
1 - DQSN Disable */
#else
uint64_t dic : 2;
uint64_t qs_dic : 2;
uint64_t tskw : 2;
uint64_t sil_lat : 2;
uint64_t bprch : 1;
uint64_t fprch2 : 1;
uint64_t mode32b : 1;
uint64_t dreset : 1;
uint64_t inorder_mrf : 1;
uint64_t inorder_mwf : 1;
uint64_t r2r_slot : 1;
uint64_t rdimm_ena : 1;
uint64_t pll_bypass : 1;
uint64_t pll_div2 : 1;
uint64_t max_write_batch : 4;
uint64_t xor_bank : 1;
uint64_t slow_scf : 1;
uint64_t ddr__pctl : 4;
uint64_t ddr__nctl : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn30xx;
struct cvmx_lmcx_ctl_cn30xx cn31xx;
struct cvmx_lmcx_ctl_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ddr__nctl : 4; /**< DDR nctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pulldns. */
uint64_t ddr__pctl : 4; /**< DDR pctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pullup. */
uint64_t slow_scf : 1; /**< 1=SCF has pass1 latency, 0=SCF has 1 cycle lower latency
when compared to pass1
NOTE - This bit has NO effect in PASS1 */
uint64_t xor_bank : 1; /**< If (XOR_BANK == 1), then
bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]
else
bank[n:0]=address[n+7:7]
where n=1 for a 4 bank part and n=2 for an 8 bank part */
uint64_t max_write_batch : 4; /**< Maximum number of consecutive writes to service before
allowing reads to interrupt. */
uint64_t reserved_16_17 : 2;
uint64_t rdimm_ena : 1; /**< Registered DIMM Enable - When set allows the use
of JEDEC Registered DIMMs which require Write
data to be registered in the controller. */
uint64_t r2r_slot : 1; /**< R2R Slot Enable: When set, all read-to-read trans
will slot an additional 1 cycle data bus bubble to
avoid DQ/DQS bus contention. This is only a CYA bit,
in case the "built-in" DIMM and RANK crossing logic
which should auto-detect and perfectly slot
read-to-reads to the same DIMM/RANK. */
uint64_t inorder_mwf : 1; /**< When set, forces LMC_MWF (writes) into strict, in-order
mode. When clear, writes may be serviced out of order
(optimized to keep multiple banks active).
This bit is ONLY to be set at power-on and
should not be set for normal use.
NOTE: For PASS1, set as follows:
DDR-I -> 1
DDR-II -> 0
For Pass2, this bit is RA0, write ignore (this feature
is permanently disabled) */
uint64_t inorder_mrf : 1; /**< When set, forces LMC_MRF (reads) into strict, in-order
mode. When clear, reads may be serviced out of order
(optimized to keep multiple banks active).
This bit is ONLY to be set at power-on and
should not be set for normal use.
NOTE: For PASS1, set as follows:
DDR-I -> 1
DDR-II -> 0
For Pass2, this bit should be written ZERO for
DDR I & II */
uint64_t set_zero : 1; /**< Reserved. Always Set this Bit to Zero */
uint64_t mode128b : 1; /**< 128b data Path Mode
Set to 1 if we use all 128 DQ pins
0 for 64b DQ mode. */
uint64_t fprch2 : 1; /**< Front Porch Enable: When set, the turn-off
time for the DDR_DQ/DQS drivers is 1 dclk earlier.
This bit should typically be set. */
uint64_t bprch : 1; /**< Back Porch Enable: When set, the turn-on time for
the DDR_DQ/DQS drivers is delayed an additional DCLK
cycle. This should be set to one whenever both SILO_HC
and SILO_QC are set. */
uint64_t sil_lat : 2; /**< SILO Latency: On reads, determines how many additional
dclks to wait (on top of TCL+1+TSKW) before pulling
data out of the pad silos.
- 00: illegal
- 01: 1 dclks
- 10: 2 dclks
- 11: illegal
This should always be set to 1. */
uint64_t tskw : 2; /**< This component is a representation of total BOARD
DELAY on DQ (used in the controller to determine the
R->W spacing to avoid DQS/DQ bus conflicts). Enter
the largest of the per byte Board delay
- 00: 0 dclk
- 01: 1 dclks
- 10: 2 dclks
- 11: 3 dclks */
uint64_t qs_dic : 2; /**< QS Drive Strength Control (DDR1):
& DDR2 Termination Resistor Setting
When in DDR2, a non Zero value in this register
enables the On Die Termination (ODT) in DDR parts.
These two bits are loaded into the RTT
portion of the EMRS register bits A6 & A2. If DDR2's
termination (for the memory's DQ/DQS/DM pads) is not
desired, set it to 00. If it is, chose between
01 for 75 ohm and 10 for 150 ohm termination.
00 = ODT Disabled
01 = 75 ohm Termination
10 = 150 ohm Termination
11 = 50 ohm Termination
Octeon, on writes, by default, drives the 4/8 ODT
pins (64/128b mode) based on what the masks
(LMC_WODT_CTL) are programmed to.
LMC_DDR2_CTL->ODT_ENA enables Octeon to drive ODT pins
for READS. LMC_RODT_CTL needs to be programmed based
on the system's needs for ODT. */
uint64_t dic : 2; /**< Drive Strength Control:
For DDR-I/II Mode, DIC[0] is
loaded into the Extended Mode Register (EMRS) A1 bit
during initialization. (see DDR-I data sheet EMRS
description)
0 = Normal
1 = Reduced
For DDR-II Mode, DIC[1] is used to load into EMRS
bit 10 - DQSN Enable/Disable field. By default, we
program the DDR's to drive the DQSN also. Set it to
1 if DQSN should be Hi-Z.
0 - DQSN Enable
1 - DQSN Disable */
#else
uint64_t dic : 2;
uint64_t qs_dic : 2;
uint64_t tskw : 2;
uint64_t sil_lat : 2;
uint64_t bprch : 1;
uint64_t fprch2 : 1;
uint64_t mode128b : 1;
uint64_t set_zero : 1;
uint64_t inorder_mrf : 1;
uint64_t inorder_mwf : 1;
uint64_t r2r_slot : 1;
uint64_t rdimm_ena : 1;
uint64_t reserved_16_17 : 2;
uint64_t max_write_batch : 4;
uint64_t xor_bank : 1;
uint64_t slow_scf : 1;
uint64_t ddr__pctl : 4;
uint64_t ddr__nctl : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn38xx;
struct cvmx_lmcx_ctl_cn38xx cn38xxp2;
struct cvmx_lmcx_ctl_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ddr__nctl : 4; /**< DDR nctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pulldns. */
uint64_t ddr__pctl : 4; /**< DDR pctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pullup. */
uint64_t slow_scf : 1; /**< Should be cleared to zero */
uint64_t xor_bank : 1; /**< If (XOR_BANK == 1), then
bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]
else
bank[n:0]=address[n+7:7]
where n=1 for a 4 bank part and n=2 for an 8 bank part */
uint64_t max_write_batch : 4; /**< Maximum number of consecutive writes to service before
allowing reads to interrupt. */
uint64_t reserved_17_17 : 1;
uint64_t pll_bypass : 1; /**< PLL Bypass. */
uint64_t rdimm_ena : 1; /**< Registered DIMM Enable - When set allows the use
of JEDEC Registered DIMMs which require Write
data to be registered in the controller. */
uint64_t r2r_slot : 1; /**< R2R Slot Enable: When set, all read-to-read trans
will slot an additional 1 cycle data bus bubble to
avoid DQ/DQS bus contention. This is only a CYA bit,
in case the "built-in" DIMM and RANK crossing logic
which should auto-detect and perfectly slot
read-to-reads to the same DIMM/RANK. */
uint64_t inorder_mwf : 1; /**< Reads as zero */
uint64_t inorder_mrf : 1; /**< Always clear to zero */
uint64_t dreset : 1; /**< Dclk domain reset. The reset signal that is used by the
Dclk domain is (DRESET || ECLK_RESET). */
uint64_t mode32b : 1; /**< 32b data Path Mode
Set to 1 if we use 32 DQ pins
0 for 16b DQ mode. */
uint64_t fprch2 : 1; /**< Front Porch Enable: When set, the turn-off
time for the DDR_DQ/DQS drivers is 1 dclk earlier.
This bit should typically be set. */
uint64_t bprch : 1; /**< Back Porch Enable: When set, the turn-on time for
the DDR_DQ/DQS drivers is delayed an additional DCLK
cycle. This should be set to one whenever both SILO_HC
and SILO_QC are set. */
uint64_t sil_lat : 2; /**< SILO Latency: On reads, determines how many additional
dclks to wait (on top of TCL+1+TSKW) before pulling
data out of the pad silos.
- 00: illegal
- 01: 1 dclks
- 10: 2 dclks
- 11: illegal
This should always be set to 1. */
uint64_t tskw : 2; /**< This component is a representation of total BOARD
DELAY on DQ (used in the controller to determine the
R->W spacing to avoid DQS/DQ bus conflicts). Enter
the largest of the per byte Board delay
- 00: 0 dclk
- 01: 1 dclks
- 10: 2 dclks
- 11: 3 dclks */
uint64_t qs_dic : 2; /**< DDR2 Termination Resistor Setting
When in DDR2, a non Zero value in this register
enables the On Die Termination (ODT) in DDR parts.
These two bits are loaded into the RTT
portion of the EMRS register bits A6 & A2. If DDR2's
termination (for the memory's DQ/DQS/DM pads) is not
desired, set it to 00. If it is, chose between
01 for 75 ohm and 10 for 150 ohm termination.
00 = ODT Disabled
01 = 75 ohm Termination
10 = 150 ohm Termination
11 = 50 ohm Termination
Octeon, on writes, by default, drives the ODT
pins based on what the masks
(LMC_WODT_CTL) are programmed to.
LMC_DDR2_CTL->ODT_ENA enables Octeon to drive ODT pins
for READS. LMC_RODT_CTL needs to be programmed based
on the system's needs for ODT. */
uint64_t dic : 2; /**< Drive Strength Control:
DIC[0] is
loaded into the Extended Mode Register (EMRS) A1 bit
during initialization.
0 = Normal
1 = Reduced
DIC[1] is used to load into EMRS
bit 10 - DQSN Enable/Disable field. By default, we
program the DDR's to drive the DQSN also. Set it to
1 if DQSN should be Hi-Z.
0 - DQSN Enable
1 - DQSN Disable */
#else
uint64_t dic : 2;
uint64_t qs_dic : 2;
uint64_t tskw : 2;
uint64_t sil_lat : 2;
uint64_t bprch : 1;
uint64_t fprch2 : 1;
uint64_t mode32b : 1;
uint64_t dreset : 1;
uint64_t inorder_mrf : 1;
uint64_t inorder_mwf : 1;
uint64_t r2r_slot : 1;
uint64_t rdimm_ena : 1;
uint64_t pll_bypass : 1;
uint64_t reserved_17_17 : 1;
uint64_t max_write_batch : 4;
uint64_t xor_bank : 1;
uint64_t slow_scf : 1;
uint64_t ddr__pctl : 4;
uint64_t ddr__nctl : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn50xx;
struct cvmx_lmcx_ctl_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ddr__nctl : 4; /**< DDR nctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pulldns. */
uint64_t ddr__pctl : 4; /**< DDR pctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pullup. */
uint64_t slow_scf : 1; /**< Always clear to zero */
uint64_t xor_bank : 1; /**< If (XOR_BANK == 1), then
bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]
else
bank[n:0]=address[n+7:7]
where n=1 for a 4 bank part and n=2 for an 8 bank part */
uint64_t max_write_batch : 4; /**< Maximum number of consecutive writes to service before
allowing reads to interrupt. */
uint64_t reserved_16_17 : 2;
uint64_t rdimm_ena : 1; /**< Registered DIMM Enable - When set allows the use
of JEDEC Registered DIMMs which require Write
data to be registered in the controller. */
uint64_t r2r_slot : 1; /**< R2R Slot Enable: When set, all read-to-read trans
will slot an additional 1 cycle data bus bubble to
avoid DQ/DQS bus contention. This is only a CYA bit,
in case the "built-in" DIMM and RANK crossing logic
which should auto-detect and perfectly slot
read-to-reads to the same DIMM/RANK. */
uint64_t inorder_mwf : 1; /**< Reads as zero */
uint64_t inorder_mrf : 1; /**< Always set to zero */
uint64_t dreset : 1; /**< MBZ
THIS IS OBSOLETE. Use LMC_DLL_CTL[DRESET] instead. */
uint64_t mode32b : 1; /**< 32b data Path Mode
Set to 1 if we use only 32 DQ pins
0 for 64b DQ mode. */
uint64_t fprch2 : 1; /**< Front Porch Enable: When set, the turn-off
time for the DDR_DQ/DQS drivers is 1 dclk earlier.
This bit should typically be set. */
uint64_t bprch : 1; /**< Back Porch Enable: When set, the turn-on time for
the DDR_DQ/DQS drivers is delayed an additional DCLK
cycle. This should be set to one whenever both SILO_HC
and SILO_QC are set. */
uint64_t sil_lat : 2; /**< SILO Latency: On reads, determines how many additional
dclks to wait (on top of TCL+1+TSKW) before pulling
data out of the pad silos.
- 00: illegal
- 01: 1 dclks
- 10: 2 dclks
- 11: illegal
This should always be set to 1.
THIS IS OBSOLETE. Use READ_LEVEL_RANK instead. */
uint64_t tskw : 2; /**< This component is a representation of total BOARD
DELAY on DQ (used in the controller to determine the
R->W spacing to avoid DQS/DQ bus conflicts). Enter
the largest of the per byte Board delay
- 00: 0 dclk
- 01: 1 dclks
- 10: 2 dclks
- 11: 3 dclks
THIS IS OBSOLETE. Use READ_LEVEL_RANK instead. */
uint64_t qs_dic : 2; /**< DDR2 Termination Resistor Setting
When in DDR2, a non Zero value in this register
enables the On Die Termination (ODT) in DDR parts.
These two bits are loaded into the RTT
portion of the EMRS register bits A6 & A2. If DDR2's
termination (for the memory's DQ/DQS/DM pads) is not
desired, set it to 00. If it is, chose between
01 for 75 ohm and 10 for 150 ohm termination.
00 = ODT Disabled
01 = 75 ohm Termination
10 = 150 ohm Termination
11 = 50 ohm Termination
Octeon, on writes, by default, drives the 4/8 ODT
pins (64/128b mode) based on what the masks
(LMC_WODT_CTL0 & 1) are programmed to.
LMC_DDR2_CTL->ODT_ENA enables Octeon to drive ODT pins
for READS. LMC_RODT_CTL needs to be programmed based
on the system's needs for ODT. */
uint64_t dic : 2; /**< Drive Strength Control:
DIC[0] is
loaded into the Extended Mode Register (EMRS) A1 bit
during initialization.
0 = Normal
1 = Reduced
DIC[1] is used to load into EMRS
bit 10 - DQSN Enable/Disable field. By default, we
program the DDR's to drive the DQSN also. Set it to
1 if DQSN should be Hi-Z.
0 - DQSN Enable
1 - DQSN Disable */
#else
uint64_t dic : 2;
uint64_t qs_dic : 2;
uint64_t tskw : 2;
uint64_t sil_lat : 2;
uint64_t bprch : 1;
uint64_t fprch2 : 1;
uint64_t mode32b : 1;
uint64_t dreset : 1;
uint64_t inorder_mrf : 1;
uint64_t inorder_mwf : 1;
uint64_t r2r_slot : 1;
uint64_t rdimm_ena : 1;
uint64_t reserved_16_17 : 2;
uint64_t max_write_batch : 4;
uint64_t xor_bank : 1;
uint64_t slow_scf : 1;
uint64_t ddr__pctl : 4;
uint64_t ddr__nctl : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn52xx;
struct cvmx_lmcx_ctl_cn52xx cn52xxp1;
struct cvmx_lmcx_ctl_cn52xx cn56xx;
struct cvmx_lmcx_ctl_cn52xx cn56xxp1;
struct cvmx_lmcx_ctl_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ddr__nctl : 4; /**< DDR nctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pulldns. */
uint64_t ddr__pctl : 4; /**< DDR pctl from compensation circuit
The encoded value on this will adjust the drive strength
of the DDR DQ pullup. */
uint64_t slow_scf : 1; /**< Should be cleared to zero */
uint64_t xor_bank : 1; /**< If (XOR_BANK == 1), then
bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]
else
bank[n:0]=address[n+7:7]
where n=1 for a 4 bank part and n=2 for an 8 bank part */
uint64_t max_write_batch : 4; /**< Maximum number of consecutive writes to service before
allowing reads to interrupt. */
uint64_t reserved_16_17 : 2;
uint64_t rdimm_ena : 1; /**< Registered DIMM Enable - When set allows the use
of JEDEC Registered DIMMs which require Write
data to be registered in the controller. */
uint64_t r2r_slot : 1; /**< R2R Slot Enable: When set, all read-to-read trans
will slot an additional 1 cycle data bus bubble to
avoid DQ/DQS bus contention. This is only a CYA bit,
in case the "built-in" DIMM and RANK crossing logic
which should auto-detect and perfectly slot
read-to-reads to the same DIMM/RANK. */
uint64_t inorder_mwf : 1; /**< Reads as zero */
uint64_t inorder_mrf : 1; /**< Always clear to zero */
uint64_t dreset : 1; /**< Dclk domain reset. The reset signal that is used by the
Dclk domain is (DRESET || ECLK_RESET). */
uint64_t mode128b : 1; /**< 128b data Path Mode
Set to 1 if we use all 128 DQ pins
0 for 64b DQ mode. */
uint64_t fprch2 : 1; /**< Front Porch Enable: When set, the turn-off
time for the DDR_DQ/DQS drivers is 1 dclk earlier.
This bit should typically be set. */
uint64_t bprch : 1; /**< Back Porch Enable: When set, the turn-on time for
the DDR_DQ/DQS drivers is delayed an additional DCLK
cycle. This should be set to one whenever both SILO_HC
and SILO_QC are set. */
uint64_t sil_lat : 2; /**< SILO Latency: On reads, determines how many additional
dclks to wait (on top of TCL+1+TSKW) before pulling
data out of the pad silos.
- 00: illegal
- 01: 1 dclks
- 10: 2 dclks
- 11: illegal
This should always be set to 1. */
uint64_t tskw : 2; /**< This component is a representation of total BOARD
DELAY on DQ (used in the controller to determine the
R->W spacing to avoid DQS/DQ bus conflicts). Enter
the largest of the per byte Board delay
- 00: 0 dclk
- 01: 1 dclks
- 10: 2 dclks
- 11: 3 dclks */
uint64_t qs_dic : 2; /**< DDR2 Termination Resistor Setting
A non Zero value in this register
enables the On Die Termination (ODT) in DDR parts.
These two bits are loaded into the RTT
portion of the EMRS register bits A6 & A2. If DDR2's
termination (for the memory's DQ/DQS/DM pads) is not
desired, set it to 00. If it is, chose between
01 for 75 ohm and 10 for 150 ohm termination.
00 = ODT Disabled
01 = 75 ohm Termination
10 = 150 ohm Termination
11 = 50 ohm Termination
Octeon, on writes, by default, drives the 4/8 ODT
pins (64/128b mode) based on what the masks
(LMC_WODT_CTL) are programmed to.
LMC_DDR2_CTL->ODT_ENA enables Octeon to drive ODT pins
for READS. LMC_RODT_CTL needs to be programmed based
on the system's needs for ODT. */
uint64_t dic : 2; /**< Drive Strength Control:
DIC[0] is
loaded into the Extended Mode Register (EMRS) A1 bit
during initialization.
0 = Normal
1 = Reduced
DIC[1] is used to load into EMRS
bit 10 - DQSN Enable/Disable field. By default, we
program the DDR's to drive the DQSN also. Set it to
1 if DQSN should be Hi-Z.
0 - DQSN Enable
1 - DQSN Disable */
#else
uint64_t dic : 2;
uint64_t qs_dic : 2;
uint64_t tskw : 2;
uint64_t sil_lat : 2;
uint64_t bprch : 1;
uint64_t fprch2 : 1;
uint64_t mode128b : 1;
uint64_t dreset : 1;
uint64_t inorder_mrf : 1;
uint64_t inorder_mwf : 1;
uint64_t r2r_slot : 1;
uint64_t rdimm_ena : 1;
uint64_t reserved_16_17 : 2;
uint64_t max_write_batch : 4;
uint64_t xor_bank : 1;
uint64_t slow_scf : 1;
uint64_t ddr__pctl : 4;
uint64_t ddr__nctl : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn58xx;
struct cvmx_lmcx_ctl_cn58xx cn58xxp1;
} cvmx_lmcx_ctl_t;
/**
* cvmx_lmc#_ctl1
*
* LMC_CTL1 = LMC Control1
* This register is an assortment of various control fields needed by the memory controller
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_ctl1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_21_63 : 43;
uint64_t ecc_adr : 1; /**< Include memory reference address in the ECC calculation
0=disabled, 1=enabled */
uint64_t forcewrite : 4; /**< Force the oldest outstanding write to complete after
having waited for 2^FORCEWRITE cycles. 0=disabled. */
uint64_t idlepower : 3; /**< Enter power-down mode after the memory controller has
been idle for 2^(2+IDLEPOWER) cycles. 0=disabled. */
uint64_t sequence : 3; /**< Instruction sequence that is run after a 0->1 transition
on LMC_MEM_CFG0[INIT_START].
0=DDR2 power-up/init, 1=read-leveling
2=self-refresh entry, 3=self-refresh exit,
4=power-down entry, 5=power-down exit, 6=7=illegal */
uint64_t sil_mode : 1; /**< Read Silo mode. 0=envelope, 1=self-timed. */
uint64_t dcc_enable : 1; /**< Duty Cycle Corrector Enable.
0=disable, 1=enable
If the memory part does not support DCC, then this bit
must be set to 0. */
uint64_t reserved_2_7 : 6;
uint64_t data_layout : 2; /**< Logical data layout per DQ byte lane:
In 32b mode, this setting has no effect and the data
layout DQ[35:0] is the following:
[E[3:0], D[31:24], D[23:16], D[15:8], D[7:0]]
In 16b mode, the DQ[35:0] layouts are the following:
0 - [0[3:0], 0[7:0], [0[7:2], E[1:0]], D[15:8], D[7:0]]
1 - [0[3:0], [0[7:2], E[1:0]], D[15:8], D[7:0], 0[7:0]]
2 - [[0[1:0], E[1:0]], D[15:8], D[7:0], 0[7:0], 0[7:0]]
where E means ecc, D means data, and 0 means unused
(ignored on reads and written as 0 on writes) */
#else
uint64_t data_layout : 2;
uint64_t reserved_2_7 : 6;
uint64_t dcc_enable : 1;
uint64_t sil_mode : 1;
uint64_t sequence : 3;
uint64_t idlepower : 3;
uint64_t forcewrite : 4;
uint64_t ecc_adr : 1;
uint64_t reserved_21_63 : 43;
#endif
} s;
struct cvmx_lmcx_ctl1_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t data_layout : 2; /**< Logical data layout per DQ byte lane:
In 32b mode, this setting has no effect and the data
layout DQ[35:0] is the following:
[E[3:0], D[31:24], D[23:16], D[15:8], D[7:0]]
In 16b mode, the DQ[35:0] layouts are the following:
0 - [0[3:0], 0[7:0], [0[7:2], E[1:0]], D[15:8], D[7:0]]
1 - [0[3:0], [0[7:2], E[1:0]], D[15:8], D[7:0], 0[7:0]]
2 - [[0[1:0], E[1:0]], D[15:8], D[7:0], 0[7:0], 0[7:0]]
where E means ecc, D means data, and 0 means unused
(ignored on reads and written as 0 on writes) */
#else
uint64_t data_layout : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn30xx;
struct cvmx_lmcx_ctl1_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t sil_mode : 1; /**< Read Silo mode. 0=envelope, 1=self-timed. */
uint64_t dcc_enable : 1; /**< Duty Cycle Corrector Enable.
0=disable, 1=enable
If the memory part does not support DCC, then this bit
must be set to 0. */
uint64_t reserved_2_7 : 6;
uint64_t data_layout : 2; /**< Logical data layout per DQ byte lane:
In 32b mode, this setting has no effect and the data
layout DQ[35:0] is the following:
[E[3:0], D[31:24], D[23:16], D[15:8], D[7:0]]
In 16b mode, the DQ[35:0] layouts are the following:
0 - [0[3:0], 0[7:0], [0[7:2], E[1:0]], D[15:8], D[7:0]]
1 - [0[3:0], [0[7:2], E[1:0]], D[15:8], D[7:0], 0[7:0]]
2 - [[0[1:0], E[1:0]], D[15:8], D[7:0], 0[7:0], 0[7:0]]
where E means ecc, D means data, and 0 means unused
(ignored on reads and written as 0 on writes) */
#else
uint64_t data_layout : 2;
uint64_t reserved_2_7 : 6;
uint64_t dcc_enable : 1;
uint64_t sil_mode : 1;
uint64_t reserved_10_63 : 54;
#endif
} cn50xx;
struct cvmx_lmcx_ctl1_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_21_63 : 43;
uint64_t ecc_adr : 1; /**< Include memory reference address in the ECC calculation
0=disabled, 1=enabled */
uint64_t forcewrite : 4; /**< Force the oldest outstanding write to complete after
having waited for 2^FORCEWRITE cycles. 0=disabled. */
uint64_t idlepower : 3; /**< Enter power-down mode after the memory controller has
been idle for 2^(2+IDLEPOWER) cycles. 0=disabled. */
uint64_t sequence : 3; /**< Instruction sequence that is run after a 0->1 transition
on LMC_MEM_CFG0[INIT_START].
0=DDR2 power-up/init, 1=read-leveling
2=self-refresh entry, 3=self-refresh exit,
4=power-down entry, 5=power-down exit, 6=7=illegal */
uint64_t sil_mode : 1; /**< Read Silo mode. 0=envelope, 1=self-timed. */
uint64_t dcc_enable : 1; /**< Duty Cycle Corrector Enable.
0=disable, 1=enable
If the memory part does not support DCC, then this bit
must be set to 0. */
uint64_t reserved_0_7 : 8;
#else
uint64_t reserved_0_7 : 8;
uint64_t dcc_enable : 1;
uint64_t sil_mode : 1;
uint64_t sequence : 3;
uint64_t idlepower : 3;
uint64_t forcewrite : 4;
uint64_t ecc_adr : 1;
uint64_t reserved_21_63 : 43;
#endif
} cn52xx;
struct cvmx_lmcx_ctl1_cn52xx cn52xxp1;
struct cvmx_lmcx_ctl1_cn52xx cn56xx;
struct cvmx_lmcx_ctl1_cn52xx cn56xxp1;
struct cvmx_lmcx_ctl1_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t sil_mode : 1; /**< Read Silo mode. 0=envelope, 1=self-timed. */
uint64_t dcc_enable : 1; /**< Duty Cycle Corrector Enable.
0=disable, 1=enable
If the memory part does not support DCC, then this bit
must be set to 0. */
uint64_t reserved_0_7 : 8;
#else
uint64_t reserved_0_7 : 8;
uint64_t dcc_enable : 1;
uint64_t sil_mode : 1;
uint64_t reserved_10_63 : 54;
#endif
} cn58xx;
struct cvmx_lmcx_ctl1_cn58xx cn58xxp1;
} cvmx_lmcx_ctl1_t;
/**
* cvmx_lmc#_dclk_cnt_hi
*
* LMC_DCLK_CNT_HI = Performance Counters
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_dclk_cnt_hi_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t dclkcnt_hi : 32; /**< Performance Counter that counts dclks
Upper 32-bits of a 64-bit counter. */
#else
uint64_t dclkcnt_hi : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_dclk_cnt_hi_s cn30xx;
struct cvmx_lmcx_dclk_cnt_hi_s cn31xx;
struct cvmx_lmcx_dclk_cnt_hi_s cn38xx;
struct cvmx_lmcx_dclk_cnt_hi_s cn38xxp2;
struct cvmx_lmcx_dclk_cnt_hi_s cn50xx;
struct cvmx_lmcx_dclk_cnt_hi_s cn52xx;
struct cvmx_lmcx_dclk_cnt_hi_s cn52xxp1;
struct cvmx_lmcx_dclk_cnt_hi_s cn56xx;
struct cvmx_lmcx_dclk_cnt_hi_s cn56xxp1;
struct cvmx_lmcx_dclk_cnt_hi_s cn58xx;
struct cvmx_lmcx_dclk_cnt_hi_s cn58xxp1;
} cvmx_lmcx_dclk_cnt_hi_t;
/**
* cvmx_lmc#_dclk_cnt_lo
*
* LMC_DCLK_CNT_LO = Performance Counters
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_dclk_cnt_lo_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t dclkcnt_lo : 32; /**< Performance Counter that counts dclks
Lower 32-bits of a 64-bit counter. */
#else
uint64_t dclkcnt_lo : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_dclk_cnt_lo_s cn30xx;
struct cvmx_lmcx_dclk_cnt_lo_s cn31xx;
struct cvmx_lmcx_dclk_cnt_lo_s cn38xx;
struct cvmx_lmcx_dclk_cnt_lo_s cn38xxp2;
struct cvmx_lmcx_dclk_cnt_lo_s cn50xx;
struct cvmx_lmcx_dclk_cnt_lo_s cn52xx;
struct cvmx_lmcx_dclk_cnt_lo_s cn52xxp1;
struct cvmx_lmcx_dclk_cnt_lo_s cn56xx;
struct cvmx_lmcx_dclk_cnt_lo_s cn56xxp1;
struct cvmx_lmcx_dclk_cnt_lo_s cn58xx;
struct cvmx_lmcx_dclk_cnt_lo_s cn58xxp1;
} cvmx_lmcx_dclk_cnt_lo_t;
/**
* cvmx_lmc#_dclk_ctl
*
* LMC_DCLK_CTL = LMC DCLK generation control
*
*
* Notes:
* This CSR is only relevant for LMC1. LMC0_DCLK_CTL is not used.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_dclk_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t off90_ena : 1; /**< 0=use global DCLK (i.e. the PLL) directly for LMC1
1=use the 90 degree DCLK DLL to offset LMC1 DCLK */
uint64_t dclk90_byp : 1; /**< 0=90 degree DCLK DLL uses sampled delay from LMC0
1=90 degree DCLK DLL uses DCLK90_VLU
See DCLK90_VLU. */
uint64_t dclk90_ld : 1; /**< The 90 degree DCLK DLL samples the delay setting
from LMC0's DLL when this field transitions 0->1 */
uint64_t dclk90_vlu : 5; /**< Manual open-loop delay setting.
The LMC1 90 degree DCLK DLL uses DCLK90_VLU rather
than the delay setting sampled from LMC0 when
DCLK90_BYP=1. */
#else
uint64_t dclk90_vlu : 5;
uint64_t dclk90_ld : 1;
uint64_t dclk90_byp : 1;
uint64_t off90_ena : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_lmcx_dclk_ctl_s cn56xx;
struct cvmx_lmcx_dclk_ctl_s cn56xxp1;
} cvmx_lmcx_dclk_ctl_t;
/**
* cvmx_lmc#_ddr2_ctl
*
* LMC_DDR2_CTL = LMC DDR2 & DLL Control Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_ddr2_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t bank8 : 1; /**< For 8 bank DDR2 parts
1 - DDR2 parts have 8 internal banks (BA is 3 bits
wide).
0 - DDR2 parts have 4 internal banks (BA is 2 bits
wide). */
uint64_t burst8 : 1; /**< 8-burst mode.
1 - DDR data transfer happens in burst of 8
0 - DDR data transfer happens in burst of 4
BURST8 should be set when DDR2T is set
to minimize the command bandwidth loss. */
uint64_t addlat : 3; /**< Additional Latency for posted CAS
When Posted CAS is on, this configures the additional
latency. This should be set to
1 .. LMC_MEM_CFG1[TRCD]-2
(Note the implication that posted CAS should not
be used when tRCD is two.) */
uint64_t pocas : 1; /**< Enable the Posted CAS feature of DDR2. */
uint64_t bwcnt : 1; /**< Bus utilization counter Clear.
Clears the LMC_OPS_CNT_*, LMC_IFB_CNT_*, and
LMC_DCLK_CNT_* registers. SW should first write this
field to a one, then write this field to a zero to
clear the CSR's. */
uint64_t twr : 3; /**< DDR Write Recovery time (tWR). Last Wr Brst to Pre delay
This is not a direct encoding of the value. Its
programmed as below per DDR2 spec. The decimal number
on the right is RNDUP(tWR(ns) / tCYC(ns))
TYP=15ns
- 000: RESERVED
- 001: 2
- 010: 3
- 011: 4
- 100: 5
- 101: 6
- 110: 7
- 111: 8 */
uint64_t silo_hc : 1; /**< Delays the read sample window by a Half Cycle. */
uint64_t ddr_eof : 4; /**< Early Fill Counter Init.
L2 needs to know a few cycle before a fill completes so
it can get its Control pipe started (for better overall
performance). This counter contains an init value which
is a function of Eclk/Dclk ratio to account for the
asynchronous boundary between L2 cache and the DRAM
controller. This init value will
determine when to safely let the L2 know that a fill
termination is coming up.
Set DDR_EOF according to the following rule:
eclkFreq/dclkFreq = dclkPeriod/eclkPeriod = RATIO
RATIO < 6/6 -> illegal
6/6 <= RATIO < 6/5 -> DDR_EOF=3
6/5 <= RATIO < 6/4 -> DDR_EOF=3
6/4 <= RATIO < 6/3 -> DDR_EOF=2
6/3 <= RATIO < 6/2 -> DDR_EOF=1
6/2 <= RATIO < 6/1 -> DDR_EOF=0
6/1 <= RATIO -> DDR_EOF=0 */
uint64_t tfaw : 5; /**< tFAW - Cycles = RNDUP[tFAW(ns)/tcyc(ns)] - 1
Four Access Window time. Relevant only in DDR2 AND in
8-bank parts.
tFAW = 5'b0 in DDR2-4bank
tFAW = RNDUP[tFAW(ns)/tcyc(ns)] - 1
in DDR2-8bank */
uint64_t crip_mode : 1; /**< Cripple Mode - When set, the LMC allows only
1 inflight transaction (.vs. 8 in normal mode).
This bit is ONLY to be set at power-on and
should not be set for normal use. */
uint64_t ddr2t : 1; /**< Turn on the DDR 2T mode. 2 cycle window for CMD and
address. This mode helps relieve setup time pressure
on the Address and command bus which nominally have
a very large fanout. Please refer to Micron's tech
note tn_47_01 titled "DDR2-533 Memory Design Guide
for Two Dimm Unbuffered Systems" for physical details.
BURST8 should be set when DDR2T is set to minimize
add/cmd loss. */
uint64_t odt_ena : 1; /**< Enable Obsolete ODT on Reads
Obsolete Read ODT wiggles DDR_ODT_* pins on reads.
Should normally be cleared to zero.
When this is on, the following fields must also be
programmed:
LMC_CTL->QS_DIC - programs the termination value
LMC_RODT_CTL - programs the ODT I/O mask for Reads */
uint64_t qdll_ena : 1; /**< DDR Quad DLL Enable: A 0->1 transition on this bit after
DCLK init sequence will reset the DDR 90 DLL. Should
happen at startup before any activity in DDR.
DRESET should be asserted before and for 10 usec
following the 0->1 transition on QDLL_ENA. */
uint64_t dll90_vlu : 5; /**< Contains the open loop setting value for the DDR90 delay
line. */
uint64_t dll90_byp : 1; /**< DDR DLL90 Bypass: When set, the DDR90 DLL is to be
bypassed and the setting is defined by DLL90_VLU */
uint64_t rdqs : 1; /**< DDR2 RDQS mode. When set, configures memory subsystem to
use unidirectional DQS pins. RDQS/DM - Rcv & DQS - Xmit */
uint64_t ddr2 : 1; /**< Should be set */
#else
uint64_t ddr2 : 1;
uint64_t rdqs : 1;
uint64_t dll90_byp : 1;
uint64_t dll90_vlu : 5;
uint64_t qdll_ena : 1;
uint64_t odt_ena : 1;
uint64_t ddr2t : 1;
uint64_t crip_mode : 1;
uint64_t tfaw : 5;
uint64_t ddr_eof : 4;
uint64_t silo_hc : 1;
uint64_t twr : 3;
uint64_t bwcnt : 1;
uint64_t pocas : 1;
uint64_t addlat : 3;
uint64_t burst8 : 1;
uint64_t bank8 : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_ddr2_ctl_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t bank8 : 1; /**< For 8 bank DDR2 parts
1 - DDR2 parts have 8 internal banks (BA is 3 bits
wide).
0 - DDR2 parts have 4 internal banks (BA is 2 bits
wide). */
uint64_t burst8 : 1; /**< 8-burst mode.
1 - DDR data transfer happens in burst of 8
0 - DDR data transfer happens in burst of 4
BURST8 should be set when DDR2T is set to minimize
add/cmd bandwidth loss. */
uint64_t addlat : 3; /**< Additional Latency for posted CAS
When Posted CAS is on, this configures the additional
latency. This should be set to
1 .. LMC_MEM_CFG1[TRCD]-2
(Note the implication that posted CAS should not
be used when tRCD is two.) */
uint64_t pocas : 1; /**< Enable the Posted CAS feature of DDR2. */
uint64_t bwcnt : 1; /**< Bus utilization counter Clear.
Clears the LMC_OPS_CNT_*, LMC_IFB_CNT_*, and
LMC_DCLK_CNT_* registers. SW should first write this
field to a one, then write this field to a zero to
clear the CSR's. */
uint64_t twr : 3; /**< DDR Write Recovery time (tWR). Last Wr Brst to Pre delay
This is not a direct encoding of the value. Its
programmed as below per DDR2 spec. The decimal number
on the right is RNDUP(tWR(ns) / tCYC(ns))
TYP=15ns
- 000: RESERVED
- 001: 2
- 010: 3
- 011: 4
- 100: 5
- 101: 6
- 110-111: RESERVED */
uint64_t silo_hc : 1; /**< Delays the read sample window by a Half Cycle. */
uint64_t ddr_eof : 4; /**< Early Fill Counter Init.
L2 needs to know a few cycle before a fill completes so
it can get its Control pipe started (for better overall
performance). This counter contains an init value which
is a function of Eclk/Dclk ratio to account for the
asynchronous boundary between L2 cache and the DRAM
controller. This init value will
determine when to safely let the L2 know that a fill
termination is coming up.
DDR_EOF = RNDUP (DCLK period/Eclk Period). If the ratio
is above 3, set DDR_EOF to 3.
DCLK/ECLK period DDR_EOF
Less than 1 1
Less than 2 2
More than 2 3 */
uint64_t tfaw : 5; /**< tFAW - Cycles = RNDUP[tFAW(ns)/tcyc(ns)] - 1
Four Access Window time. Relevant only in
8-bank parts.
TFAW = 5'b0 for DDR2-4bank
TFAW = RNDUP[tFAW(ns)/tcyc(ns)] - 1 in DDR2-8bank */
uint64_t crip_mode : 1; /**< Cripple Mode - When set, the LMC allows only
1 inflight transaction (.vs. 8 in normal mode).
This bit is ONLY to be set at power-on and
should not be set for normal use. */
uint64_t ddr2t : 1; /**< Turn on the DDR 2T mode. 2 cycle window for CMD and
address. This mode helps relieve setup time pressure
on the Address and command bus which nominally have
a very large fanout. Please refer to Micron's tech
note tn_47_01 titled "DDR2-533 Memory Design Guide
for Two Dimm Unbuffered Systems" for physical details.
BURST8 should be used when DDR2T is set to minimize
add/cmd bandwidth loss. */
uint64_t odt_ena : 1; /**< Enable ODT for DDR2 on Reads
When this is on, the following fields must also be
programmed:
LMC_CTL->QS_DIC - programs the termination value
LMC_RODT_CTL - programs the ODT I/O mask for writes
Program as 0 for DDR1 mode and ODT needs to be off
on Octeon Reads */
uint64_t qdll_ena : 1; /**< DDR Quad DLL Enable: A 0->1 transition on this bit after
erst deassertion will reset the DDR 90 DLL. Should
happen at startup before any activity in DDR. */
uint64_t dll90_vlu : 5; /**< Contains the open loop setting value for the DDR90 delay
line. */
uint64_t dll90_byp : 1; /**< DDR DLL90 Bypass: When set, the DDR90 DLL is to be
bypassed and the setting is defined by DLL90_VLU */
uint64_t reserved_1_1 : 1;
uint64_t ddr2 : 1; /**< DDR2 Enable: When set, configures memory subsystem for
DDR-II SDRAMs. */
#else
uint64_t ddr2 : 1;
uint64_t reserved_1_1 : 1;
uint64_t dll90_byp : 1;
uint64_t dll90_vlu : 5;
uint64_t qdll_ena : 1;
uint64_t odt_ena : 1;
uint64_t ddr2t : 1;
uint64_t crip_mode : 1;
uint64_t tfaw : 5;
uint64_t ddr_eof : 4;
uint64_t silo_hc : 1;
uint64_t twr : 3;
uint64_t bwcnt : 1;
uint64_t pocas : 1;
uint64_t addlat : 3;
uint64_t burst8 : 1;
uint64_t bank8 : 1;
uint64_t reserved_32_63 : 32;
#endif
} cn30xx;
struct cvmx_lmcx_ddr2_ctl_cn30xx cn31xx;
struct cvmx_lmcx_ddr2_ctl_s cn38xx;
struct cvmx_lmcx_ddr2_ctl_s cn38xxp2;
struct cvmx_lmcx_ddr2_ctl_s cn50xx;
struct cvmx_lmcx_ddr2_ctl_s cn52xx;
struct cvmx_lmcx_ddr2_ctl_s cn52xxp1;
struct cvmx_lmcx_ddr2_ctl_s cn56xx;
struct cvmx_lmcx_ddr2_ctl_s cn56xxp1;
struct cvmx_lmcx_ddr2_ctl_s cn58xx;
struct cvmx_lmcx_ddr2_ctl_s cn58xxp1;
} cvmx_lmcx_ddr2_ctl_t;
/**
* cvmx_lmc#_delay_cfg
*
* LMC_DELAY_CFG = Open-loop delay line settings
*
*
* Notes:
* The DQ bits add OUTGOING delay only to dq, dqs_[p,n], cb, cbs_[p,n], dqm. Delay is approximately
* 50-80ps per setting depending on process/voltage. There is no need to add incoming delay since by
* default all strobe bits are delayed internally by 90 degrees (as was always the case in previous
* passes and past chips.
*
* The CMD add delay to all command bits DDR_RAS, DDR_CAS, DDR_A<15:0>, DDR_BA<2:0>, DDR_n_CS<1:0>_L,
* DDR_WE, DDR_CKE and DDR_ODT_<7:0>. Again, delay is 50-80ps per tap.
*
* The CLK bits add delay to all clock signals DDR_CK_<5:0>_P and DDR_CK_<5:0>_N. Again, delay is
* 50-80ps per tap.
*
* The usage scenario is the following: There is too much delay on command signals and setup on command
* is not met. The user can then delay the clock until setup is met.
*
* At the same time though, dq/dqs should be delayed because there is also a DDR spec tying dqs with
* clock. If clock is too much delayed with respect to dqs, writes will start to fail.
*
* This scheme should eliminate the board need of adding routing delay to clock signals to make high
* frequencies work.
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_delay_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t dq : 5; /**< Setting for DQ delay line */
uint64_t cmd : 5; /**< Setting for CMD delay line */
uint64_t clk : 5; /**< Setting for CLK delay line */
#else
uint64_t clk : 5;
uint64_t cmd : 5;
uint64_t dq : 5;
uint64_t reserved_15_63 : 49;
#endif
} s;
struct cvmx_lmcx_delay_cfg_s cn30xx;
struct cvmx_lmcx_delay_cfg_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t dq : 4; /**< Setting for DQ delay line */
uint64_t reserved_9_9 : 1;
uint64_t cmd : 4; /**< Setting for CMD delay line */
uint64_t reserved_4_4 : 1;
uint64_t clk : 4; /**< Setting for CLK delay line */
#else
uint64_t clk : 4;
uint64_t reserved_4_4 : 1;
uint64_t cmd : 4;
uint64_t reserved_9_9 : 1;
uint64_t dq : 4;
uint64_t reserved_14_63 : 50;
#endif
} cn38xx;
struct cvmx_lmcx_delay_cfg_cn38xx cn50xx;
struct cvmx_lmcx_delay_cfg_cn38xx cn52xx;
struct cvmx_lmcx_delay_cfg_cn38xx cn52xxp1;
struct cvmx_lmcx_delay_cfg_cn38xx cn56xx;
struct cvmx_lmcx_delay_cfg_cn38xx cn56xxp1;
struct cvmx_lmcx_delay_cfg_cn38xx cn58xx;
struct cvmx_lmcx_delay_cfg_cn38xx cn58xxp1;
} cvmx_lmcx_delay_cfg_t;
/**
* cvmx_lmc#_dll_ctl
*
* LMC_DLL_CTL = LMC DLL control and DCLK reset
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_dll_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dreset : 1; /**< Dclk domain reset. The reset signal that is used by the
Dclk domain is (DRESET || ECLK_RESET). */
uint64_t dll90_byp : 1; /**< DDR DLL90 Bypass: When set, the DDR90 DLL is to be
bypassed and the setting is defined by DLL90_VLU */
uint64_t dll90_ena : 1; /**< DDR Quad DLL Enable: A 0->1 transition on this bit after
DCLK init sequence resets the DDR 90 DLL. Should
happen at startup before any activity in DDR. QDLL_ENA
must not transition 1->0 outside of a DRESET sequence
(i.e. it must remain 1 until the next DRESET).
DRESET should be asserted before and for 10 usec
following the 0->1 transition on QDLL_ENA. */
uint64_t dll90_vlu : 5; /**< Contains the open loop setting value for the DDR90 delay
line. */
#else
uint64_t dll90_vlu : 5;
uint64_t dll90_ena : 1;
uint64_t dll90_byp : 1;
uint64_t dreset : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_lmcx_dll_ctl_s cn52xx;
struct cvmx_lmcx_dll_ctl_s cn52xxp1;
struct cvmx_lmcx_dll_ctl_s cn56xx;
struct cvmx_lmcx_dll_ctl_s cn56xxp1;
} cvmx_lmcx_dll_ctl_t;
/**
* cvmx_lmc#_dual_memcfg
*
* LMC_DUAL_MEMCFG = LMC Dual Memory Configuration Register
*
* This register controls certain parameters of Dual Memory Configuration
*
* Notes:
* This register enables the design to have two, separate memory configurations, selected dynamically
* by the reference address. Note however, that both configurations share LMC_CTL[MODE128b],
* LMC_CTL[XOR_BANK], LMC_MEM_CFG0[PBANK_LSB], LMC_MEM_CFG0[BUNK_ENA], and all timing parameters.
* In this description, "config0" refers to the normal memory configuration that is defined by the
* LMC_MEM_CFG0[ROW_LSB] andLMC_DDR2_CTL[BANK8] parameters and "config1" refers to the dual (or second)
* memory configuration that is defined by this register.
*
* Memory config0 must be programmed for the part with the most strict timing requirements. If a mix of
* 4 bank and 8 bank parts is used, then config0 must be used for the 8 bank part (because the timing
* requirements of tFAW and tRP are more strict for 8 bank parts than they are for 4 bank parts).
*
* Enable mask to chip select mapping is shown below:
* CS_MASK[7] -> DDR_3_CS_<1>
* CS_MASK[6] -> DDR_3_CS_<0>
*
* CS_MASK[5] -> DDR_2_CS_<1>
* CS_MASK[4] -> DDR_2_CS_<0>
*
* CS_MASK[3] -> DDR_1_CS_<1>
* CS_MASK[2] -> DDR_1_CS_<0>
*
* CS_MASK[1] -> DDR_0_CS_<1>
* CS_MASK[0] -> DDR_0_CS_<0>
*
* the DIMMS are arranged in one of the following arrangements:
* LMC_CTL[MODE128b] == 1 LMC_CTL[MODE128b] == 0
*
* DIMM3_RANK1 | DIMM1_RANK1 highest address DIMM3_RANK1 highest addres
* DIMM3_RANK0 | DIMM1_RANK0 DIMM3_RANK0
*
* DIMM2_RANK1 | DIMM0_RANK1 DIMM2_RANK1
* DIMM2_RANK0 | DIMM0_RANK0 lowest address DIMM2_RANK0
*
* data[127:64] | data_[63:0] DIMM1_RANK1
* DIMM1_RANK0
*
* DIMM0_RANK1
* DIMM0_RANK0 lowest address
*
* data_[63:0]
*
* DIMM n uses the pair of chip selects DDR_n_CS_<1:0>. When LMC_CTL[BUNK_ENA] == 1, each
* chip select in the pair asserts independently. When LMC_CTL[BUNK_ENA] == 0, both chip
* selects in the pair assert together.
*
* Programming restrictions for CS_MASK:
* when LMC_CTL[BUNK_ENA] == 0, CS_MASK[2n + 1] = CS_MASK[2n], where 0 <= n <= 3
* when LMC_CTL[MODE128b] == 1, CS_MASK[ n + 4] = CS_MASK[ n], where 0 <= n <= 3
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_dual_memcfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t bank8 : 1; /**< See LMC_DDR2_CTL[BANK8] */
uint64_t row_lsb : 3; /**< See LMC_MEM_CFG0[ROW_LSB] */
uint64_t reserved_8_15 : 8;
uint64_t cs_mask : 8; /**< Chip select mask.
This mask corresponds to the 8 chip selects for a memory
configuration. Each reference address will assert one of
the chip selects. If that chip select has its
corresponding CS_MASK bit set, then the "config1"
parameters are used, otherwise the "config0" parameters
are used. See additional notes below. */
#else
uint64_t cs_mask : 8;
uint64_t reserved_8_15 : 8;
uint64_t row_lsb : 3;
uint64_t bank8 : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_lmcx_dual_memcfg_s cn50xx;
struct cvmx_lmcx_dual_memcfg_s cn52xx;
struct cvmx_lmcx_dual_memcfg_s cn52xxp1;
struct cvmx_lmcx_dual_memcfg_s cn56xx;
struct cvmx_lmcx_dual_memcfg_s cn56xxp1;
struct cvmx_lmcx_dual_memcfg_s cn58xx;
struct cvmx_lmcx_dual_memcfg_s cn58xxp1;
} cvmx_lmcx_dual_memcfg_t;
/**
* cvmx_lmc#_ecc_synd
*
* LMC_ECC_SYND = MRD ECC Syndromes
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_ecc_synd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t mrdsyn3 : 8; /**< MRD ECC Syndrome Quad3
128b mode - corresponds to DQ[127:64], Phase1
64b mode - corresponds to DQ[127:64], Phase1, cycle1 */
uint64_t mrdsyn2 : 8; /**< MRD ECC Syndrome Quad2
128b mode - corresponds to DQ[63:0], Phase1
64b mode - corresponds to DQ[63:0], Phase1, cycle0 */
uint64_t mrdsyn1 : 8; /**< MRD ECC Syndrome Quad1
128b mode - corresponds to DQ[127:64], Phase0
64b mode - corresponds to DQ[127:64], Phase0, cycle1 */
uint64_t mrdsyn0 : 8; /**< MRD ECC Syndrome Quad0
In 128b mode, ecc is calulated on 1 cycle worth of data
SYND0 corresponds to DQ[63:0], Phase0
In 64b mode, ecc is calculated on 2 cycle worth of data
SYND0 corresponds to DQ[63:0], Phase0, cycle0 */
#else
uint64_t mrdsyn0 : 8;
uint64_t mrdsyn1 : 8;
uint64_t mrdsyn2 : 8;
uint64_t mrdsyn3 : 8;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_ecc_synd_s cn30xx;
struct cvmx_lmcx_ecc_synd_s cn31xx;
struct cvmx_lmcx_ecc_synd_s cn38xx;
struct cvmx_lmcx_ecc_synd_s cn38xxp2;
struct cvmx_lmcx_ecc_synd_s cn50xx;
struct cvmx_lmcx_ecc_synd_s cn52xx;
struct cvmx_lmcx_ecc_synd_s cn52xxp1;
struct cvmx_lmcx_ecc_synd_s cn56xx;
struct cvmx_lmcx_ecc_synd_s cn56xxp1;
struct cvmx_lmcx_ecc_synd_s cn58xx;
struct cvmx_lmcx_ecc_synd_s cn58xxp1;
} cvmx_lmcx_ecc_synd_t;
/**
* cvmx_lmc#_fadr
*
* LMC_FADR = LMC Failing Address Register (SEC/DED)
*
* This register only captures the first transaction with ecc errors. A DBE error can
* over-write this register with its failing addresses. If you write
* LMC_MEM_CFG0->SEC_ERR/DED_ERR then it will clear the error bits and capture the
* next failing address.
* The phy mapping is a function of the num Col bits & \# row bits
*
* If failing dimm is 2 that means the error is in the higher bits dimm.
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_fadr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t fdimm : 2; /**< Failing DIMM# */
uint64_t fbunk : 1; /**< Failing Rank */
uint64_t fbank : 3; /**< Failing Bank[2:0] */
uint64_t frow : 14; /**< Failing Row Address[13:0] */
uint64_t fcol : 12; /**< Failing Column Start Address[11:0]
Represents the Failing read's starting column address
(and not the exact column address in which the SEC/DED
was detected) */
#else
uint64_t fcol : 12;
uint64_t frow : 14;
uint64_t fbank : 3;
uint64_t fbunk : 1;
uint64_t fdimm : 2;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_fadr_s cn30xx;
struct cvmx_lmcx_fadr_s cn31xx;
struct cvmx_lmcx_fadr_s cn38xx;
struct cvmx_lmcx_fadr_s cn38xxp2;
struct cvmx_lmcx_fadr_s cn50xx;
struct cvmx_lmcx_fadr_s cn52xx;
struct cvmx_lmcx_fadr_s cn52xxp1;
struct cvmx_lmcx_fadr_s cn56xx;
struct cvmx_lmcx_fadr_s cn56xxp1;
struct cvmx_lmcx_fadr_s cn58xx;
struct cvmx_lmcx_fadr_s cn58xxp1;
} cvmx_lmcx_fadr_t;
/**
* cvmx_lmc#_ifb_cnt_hi
*
* LMC_IFB_CNT_HI = Performance Counters
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_ifb_cnt_hi_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ifbcnt_hi : 32; /**< Performance Counter to measure Bus Utilization
Upper 32-bits of 64-bit counter that increments every
cycle there is something in the in-flight buffer. */
#else
uint64_t ifbcnt_hi : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_ifb_cnt_hi_s cn30xx;
struct cvmx_lmcx_ifb_cnt_hi_s cn31xx;
struct cvmx_lmcx_ifb_cnt_hi_s cn38xx;
struct cvmx_lmcx_ifb_cnt_hi_s cn38xxp2;
struct cvmx_lmcx_ifb_cnt_hi_s cn50xx;
struct cvmx_lmcx_ifb_cnt_hi_s cn52xx;
struct cvmx_lmcx_ifb_cnt_hi_s cn52xxp1;
struct cvmx_lmcx_ifb_cnt_hi_s cn56xx;
struct cvmx_lmcx_ifb_cnt_hi_s cn56xxp1;
struct cvmx_lmcx_ifb_cnt_hi_s cn58xx;
struct cvmx_lmcx_ifb_cnt_hi_s cn58xxp1;
} cvmx_lmcx_ifb_cnt_hi_t;
/**
* cvmx_lmc#_ifb_cnt_lo
*
* LMC_IFB_CNT_LO = Performance Counters
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_ifb_cnt_lo_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ifbcnt_lo : 32; /**< Performance Counter
Low 32-bits of 64-bit counter that increments every
cycle there is something in the in-flight buffer. */
#else
uint64_t ifbcnt_lo : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_ifb_cnt_lo_s cn30xx;
struct cvmx_lmcx_ifb_cnt_lo_s cn31xx;
struct cvmx_lmcx_ifb_cnt_lo_s cn38xx;
struct cvmx_lmcx_ifb_cnt_lo_s cn38xxp2;
struct cvmx_lmcx_ifb_cnt_lo_s cn50xx;
struct cvmx_lmcx_ifb_cnt_lo_s cn52xx;
struct cvmx_lmcx_ifb_cnt_lo_s cn52xxp1;
struct cvmx_lmcx_ifb_cnt_lo_s cn56xx;
struct cvmx_lmcx_ifb_cnt_lo_s cn56xxp1;
struct cvmx_lmcx_ifb_cnt_lo_s cn58xx;
struct cvmx_lmcx_ifb_cnt_lo_s cn58xxp1;
} cvmx_lmcx_ifb_cnt_lo_t;
/**
* cvmx_lmc#_mem_cfg0
*
* Specify the RSL base addresses for the block
*
* LMC_MEM_CFG0 = LMC Memory Configuration Register0
*
* This register controls certain parameters of Memory Configuration
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_mem_cfg0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t reset : 1; /**< Reset oneshot pulse for refresh counter,
and LMC_OPS_CNT_*, LMC_IFB_CNT_*, and LMC_DCLK_CNT_*
CSR's. SW should write this to a one, then re-write
it to a zero to cause the reset. */
uint64_t silo_qc : 1; /**< Adds a Quarter Cycle granularity to generate
dqs pulse generation for silo.
Combination of Silo_HC and Silo_QC gives the
ability to position the read enable with quarter
cycle resolution. This is applied on all the bytes
uniformly. */
uint64_t bunk_ena : 1; /**< Bunk Enable aka RANK ena (for use with dual-rank DIMMs)
For dual-rank DIMMs, the bunk_ena bit will enable
the drive of the CS_N[1:0] pins based on the
(pbank_lsb-1) address bit.
Write 0 for SINGLE ranked DIMM's. */
uint64_t ded_err : 4; /**< Double Error detected (DED) of Rd Data
In 128b mode, ecc is calulated on 1 cycle worth of data
[25] corresponds to DQ[63:0], Phase0
[26] corresponds to DQ[127:64], Phase0
[27] corresponds to DQ[63:0], Phase1
[28] corresponds to DQ[127:64], Phase1
In 64b mode, ecc is calculated on 2 cycle worth of data
[25] corresponds to DQ[63:0], Phase0, cycle0
[26] corresponds to DQ[63:0], Phase0, cycle1
[27] corresponds to DQ[63:0], Phase1, cycle0
[28] corresponds to DQ[63:0], Phase1, cycle1
Write of 1 will clear the corresponding error bit */
uint64_t sec_err : 4; /**< Single Error (corrected) of Rd Data
In 128b mode, ecc is calulated on 1 cycle worth of data
[21] corresponds to DQ[63:0], Phase0
[22] corresponds to DQ[127:64], Phase0
[23] corresponds to DQ[63:0], Phase1
[24] corresponds to DQ[127:64], Phase1
In 64b mode, ecc is calculated on 2 cycle worth of data
[21] corresponds to DQ[63:0], Phase0, cycle0
[22] corresponds to DQ[63:0], Phase0, cycle1
[23] corresponds to DQ[63:0], Phase1, cycle0
[24] corresponds to DQ[63:0], Phase1, cycle1
Write of 1 will clear the corresponding error bit */
uint64_t intr_ded_ena : 1; /**< ECC Double Error Detect(DED) Interrupt Enable bit
When set, the memory controller raises a processor
interrupt on detecting an uncorrectable Dbl Bit ECC
error. */
uint64_t intr_sec_ena : 1; /**< ECC Single Error Correct(SEC) Interrupt Enable bit
When set, the memory controller raises a processor
interrupt on detecting a correctable Single Bit ECC
error. */
uint64_t tcl : 4; /**< This register is not used */
uint64_t ref_int : 6; /**< Refresh interval represented in \#of 512 dclk increments.
Program this to RND-DN(tREFI/clkPeriod/512)
- 000000: RESERVED
- 000001: 1 * 512 = 512 dclks
- ...
- 111111: 63 * 512 = 32256 dclks */
uint64_t pbank_lsb : 4; /**< Physical Bank address select
Reverting to the explanation for ROW_LSB,
PBank_LSB would be Row_LSB bit + \#rowbits
+ \#rankbits
In the 512MB DIMM Example, assuming no rank bits:
pbank_lsb=mem_addr[15+13] for 64 b mode
=mem_addr[16+13] for 128b mode
Hence the parameter
0000:pbank[1:0] = mem_adr[28:27] / rank = mem_adr[26] (if bunk_ena)
0001:pbank[1:0] = mem_adr[29:28] / rank = mem_adr[27] "
0010:pbank[1:0] = mem_adr[30:29] / rank = mem_adr[28] "
0011:pbank[1:0] = mem_adr[31:30] / rank = mem_adr[29] "
0100:pbank[1:0] = mem_adr[32:31] / rank = mem_adr[30] "
0101:pbank[1:0] = mem_adr[33:32] / rank = mem_adr[31] "
0110:pbank[1:0] =[1'b0,mem_adr[33]] / rank = mem_adr[32] "
0111:pbank[1:0] =[2'b0] / rank = mem_adr[33] "
1000-1111: RESERVED */
uint64_t row_lsb : 3; /**< Encoding used to determine which memory address
bit position represents the low order DDR ROW address.
The processor's memory address[33:7] needs to be
translated to DRAM addresses (bnk,row,col,rank and dimm)
and that is a function of the following:
1. \# Banks (4 or 8) - spec'd by BANK8
2. Datapath Width(64 or 128) - MODE128b
3. \# Ranks in a DIMM - spec'd by BUNK_ENA
4. \# DIMM's in the system
5. \# Column Bits of the memory part - spec'd indirectly
by this register.
6. \# Row Bits of the memory part - spec'd indirectly
by the register below (PBANK_LSB).
Illustration: For Micron's MT18HTF6472A,512MB DDR2
Unbuffered DIMM which uses 256Mb parts (8M x 8 x 4),
\# Banks = 4 -> 2 bits of BA
\# Columns = 1K -> 10 bits of Col
\# Rows = 8K -> 13 bits of Row
Assuming that the total Data width is 128, this is how
we arrive at row_lsb:
Col Address starts from mem_addr[4] for 128b (16Bytes)
dq width or from mem_addr[3] for 64b (8Bytes) dq width
\# col + \# bank = 12. Hence row_lsb is mem_adr[15] for
64bmode or mem_adr[16] for 128b mode. Hence row_lsb
parameter should be set to 001 (64b) or 010 (128b).
- 000: row_lsb = mem_adr[14]
- 001: row_lsb = mem_adr[15]
- 010: row_lsb = mem_adr[16]
- 011: row_lsb = mem_adr[17]
- 100: row_lsb = mem_adr[18]
- 101-111:row_lsb = RESERVED */
uint64_t ecc_ena : 1; /**< ECC Enable: When set will enable the 8b ECC
check/correct logic. Should be 1 when used with DIMMs
with ECC. 0, otherwise.
When this mode is turned on, DQ[71:64] and DQ[143:137]
on writes, will contain the ECC code generated for
the lower 64 and upper 64 bits of data which will
written in the memory and then later on reads, used
to check for Single bit error (which will be auto-
corrected) and Double Bit error (which will be
reported). When not turned on, DQ[71:64] and DQ[143:137]
are driven to 0. Please refer to SEC_ERR, DED_ERR,
LMC_FADR, and LMC_ECC_SYND registers
for diagnostics information when there is an error. */
uint64_t init_start : 1; /**< A 0->1 transition starts the DDR memory initialization
sequence. */
#else
uint64_t init_start : 1;
uint64_t ecc_ena : 1;
uint64_t row_lsb : 3;
uint64_t pbank_lsb : 4;
uint64_t ref_int : 6;
uint64_t tcl : 4;
uint64_t intr_sec_ena : 1;
uint64_t intr_ded_ena : 1;
uint64_t sec_err : 4;
uint64_t ded_err : 4;
uint64_t bunk_ena : 1;
uint64_t silo_qc : 1;
uint64_t reset : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_mem_cfg0_s cn30xx;
struct cvmx_lmcx_mem_cfg0_s cn31xx;
struct cvmx_lmcx_mem_cfg0_s cn38xx;
struct cvmx_lmcx_mem_cfg0_s cn38xxp2;
struct cvmx_lmcx_mem_cfg0_s cn50xx;
struct cvmx_lmcx_mem_cfg0_s cn52xx;
struct cvmx_lmcx_mem_cfg0_s cn52xxp1;
struct cvmx_lmcx_mem_cfg0_s cn56xx;
struct cvmx_lmcx_mem_cfg0_s cn56xxp1;
struct cvmx_lmcx_mem_cfg0_s cn58xx;
struct cvmx_lmcx_mem_cfg0_s cn58xxp1;
} cvmx_lmcx_mem_cfg0_t;
/**
* cvmx_lmc#_mem_cfg1
*
* LMC_MEM_CFG1 = LMC Memory Configuration Register1
*
* This register controls the External Memory Configuration Timing Parameters. Please refer to the
* appropriate DDR part spec from your memory vendor for the various values in this CSR.
* The details of each of these timing parameters can be found in the JEDEC spec or the vendor
* spec of the memory parts.
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_mem_cfg1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t comp_bypass : 1; /**< Compensation bypass. */
uint64_t trrd : 3; /**< tRRD cycles: ACT-ACT timing parameter for different
banks. (Represented in tCYC cycles == 1dclks)
TYP=15ns (66MHz=1,167MHz=3,200MHz=3)
For DDR2, TYP=7.5ns
- 000: RESERVED
- 001: 1 tCYC
- 010: 2 tCYC
- 011: 3 tCYC
- 100: 4 tCYC
- 101: 5 tCYC
- 110: 6 tCYC
- 111: 7 tCYC */
uint64_t caslat : 3; /**< CAS Latency Encoding which is loaded into each DDR
SDRAM device (MRS[6:4]) upon power-up (INIT_START=1).
(Represented in tCYC cycles == 1 dclks)
000 RESERVED
001 RESERVED
010 2.0 tCYC
011 3.0 tCYC
100 4.0 tCYC
101 5.0 tCYC
110 6.0 tCYC
111 RESERVED
eg). The parameters TSKW, SILO_HC, and SILO_QC can
account for 1/4 cycle granularity in board/etch delays. */
uint64_t tmrd : 3; /**< tMRD Cycles
(Represented in dclk tCYC)
For DDR2, its TYP 2*tCYC)
- 000: RESERVED
- 001: 1
- 010: 2
- 011: 3
- 100: 4
- 101-111: RESERVED */
uint64_t trfc : 5; /**< 1/4 tRFC Cycles = RNDUP[tRFC(ns)/4*tcyc(ns)]
(Represented in tCYC cycles == 1dclks)
For 2Gb, DDR2-667 parts, typ=195ns
(TRFC = 195/3/4 = 5'd17 = 0x11)
- 00000-00001: RESERVED
- 00010: 8
- 00011: 12
- 00100: 16
- ...
- 11110: 120
- 11111: 124 */
uint64_t trp : 4; /**< tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)]
(Represented in tCYC cycles == 1dclk)
TYP=15ns (66MHz=1,167MHz=3,400MHz=6 for TYP)
- 0000: RESERVED
- 0001: 1
- ...
- 1001: 9
- 1010-1111: RESERVED
When using parts with 8 banks (LMC_DDR2_CTL->BANK8
is 1), load tRP cycles + 1 into this register. */
uint64_t twtr : 4; /**< tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)]
Last Wr Data to Rd Command time.
(Represented in tCYC cycles == 1dclks)
TYP=15ns (66MHz=1,167MHz=3,400MHz=6, for TYP)
- 0000: RESERVED
- 0001: 1
- ...
- 0111: 7
- 1000-1111: RESERVED */
uint64_t trcd : 4; /**< tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)]
(Represented in tCYC cycles == 1dclk)
TYP=15ns (66MHz=1,167MHz=3,400MHz=6 for TYP)
- 0000: RESERVED
- 0001: 2 (2 is the smallest value allowed)
- 0002: 2
- ...
- 1001: 9
- 1010-1111: RESERVED
In 2T mode, make this register TRCD-1, not going
below 2. */
uint64_t tras : 5; /**< tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)]
(Represented in tCYC cycles == 1 dclk)
- 00000-0001: RESERVED
- 00010: 2
- ...
- 11111: 31 */
#else
uint64_t tras : 5;
uint64_t trcd : 4;
uint64_t twtr : 4;
uint64_t trp : 4;
uint64_t trfc : 5;
uint64_t tmrd : 3;
uint64_t caslat : 3;
uint64_t trrd : 3;
uint64_t comp_bypass : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_mem_cfg1_s cn30xx;
struct cvmx_lmcx_mem_cfg1_s cn31xx;
struct cvmx_lmcx_mem_cfg1_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t trrd : 3; /**< tRRD cycles: ACT-ACT timing parameter for different
banks. (Represented in tCYC cycles == 1dclks)
TYP=15ns (66MHz=1,167MHz=3,200MHz=3)
For DDR2, TYP=7.5ns
- 000: RESERVED
- 001: 1 tCYC
- 010: 2 tCYC
- 011: 3 tCYC
- 100: 4 tCYC
- 101: 5 tCYC
- 110-111: RESERVED */
uint64_t caslat : 3; /**< CAS Latency Encoding which is loaded into each DDR
SDRAM device (MRS[6:4]) upon power-up (INIT_START=1).
(Represented in tCYC cycles == 1 dclks)
000 RESERVED
001 RESERVED
010 2.0 tCYC
011 3.0 tCYC
100 4.0 tCYC
101 5.0 tCYC
110 6.0 tCYC (DDR2)
2.5 tCYC (DDR1)
111 RESERVED
eg). The parameters TSKW, SILO_HC, and SILO_QC can
account for 1/4 cycle granularity in board/etch delays. */
uint64_t tmrd : 3; /**< tMRD Cycles
(Represented in dclk tCYC)
For DDR2, its TYP 2*tCYC)
- 000: RESERVED
- 001: 1
- 010: 2
- 011: 3
- 100: 4
- 101-111: RESERVED */
uint64_t trfc : 5; /**< 1/4 tRFC Cycles = RNDUP[tRFC(ns)/4*tcyc(ns)]
(Represented in tCYC cycles == 1dclks)
For DDR-I, the following encodings are used
TYP=70ns (133MHz - 3; 333MHz - 6)
For 2Gb, DDR2-667 parts, typ=195ns
(TRFC = 195/3/4 = 5'd17 = 0x11)
- 00000-00001: RESERVED
- 00010: 8
- 00011: 12
- 00100: 16
- ...
- 11110: 120
- 11111: 124 */
uint64_t trp : 4; /**< tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)]
(Represented in tCYC cycles == 1dclk)
TYP=15ns (66MHz=1,167MHz=3,400MHz=6 for TYP)
- 0000: RESERVED
- 0001: 1
- ...
- 0111: 7
- 1000-1111: RESERVED
When using parts with 8 banks (LMC_DDR2_CTL->BANK8
is 1), load tRP cycles + 1 into this register. */
uint64_t twtr : 4; /**< tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)]
Last Wr Data to Rd Command time.
(Represented in tCYC cycles == 1dclks)
TYP=15ns (66MHz=1,167MHz=3,400MHz=6, for TYP)
- 0000: RESERVED
- 0001: 1
- ...
- 0111: 7
- 1000-1111: RESERVED */
uint64_t trcd : 4; /**< tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)]
(Represented in tCYC cycles == 1dclk)
TYP=15ns (66MHz=1,167MHz=3,400MHz=6 for TYP)
- 0000: RESERVED
- 0001: 2 (2 is the smallest value allowed)
- 0002: 2
- ...
- 0111: 7
- 1110-1111: RESERVED
In 2T mode, make this register TRCD-1, not going
below 2. */
uint64_t tras : 5; /**< tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)]
(Represented in tCYC cycles == 1 dclk)
For DDR-I mode:
TYP=45ns (66MHz=3,167MHz=8,400MHz=18
- 00000-0001: RESERVED
- 00010: 2
- ...
- 10100: 20
- 10101-11111: RESERVED */
#else
uint64_t tras : 5;
uint64_t trcd : 4;
uint64_t twtr : 4;
uint64_t trp : 4;
uint64_t trfc : 5;
uint64_t tmrd : 3;
uint64_t caslat : 3;
uint64_t trrd : 3;
uint64_t reserved_31_63 : 33;
#endif
} cn38xx;
struct cvmx_lmcx_mem_cfg1_cn38xx cn38xxp2;
struct cvmx_lmcx_mem_cfg1_s cn50xx;
struct cvmx_lmcx_mem_cfg1_cn38xx cn52xx;
struct cvmx_lmcx_mem_cfg1_cn38xx cn52xxp1;
struct cvmx_lmcx_mem_cfg1_cn38xx cn56xx;
struct cvmx_lmcx_mem_cfg1_cn38xx cn56xxp1;
struct cvmx_lmcx_mem_cfg1_cn38xx cn58xx;
struct cvmx_lmcx_mem_cfg1_cn38xx cn58xxp1;
} cvmx_lmcx_mem_cfg1_t;
/**
* cvmx_lmc#_nxm
*
* LMC_NXM = LMC non-existent memory
*
*
* Notes:
* This CSR was introduced in pass2.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_nxm_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t cs_mask : 8; /**< Chip select mask.
This mask corresponds to the 8 chip selects for a memory
configuration. If LMC_MEM_CFG0[BUNK_ENA]==0 then this
mask must be set in pairs because each reference address
will assert a pair of chip selects. If the chip
select(s) have a corresponding CS_MASK bit set, then the
reference is to non-existent memory. LMC will alias the
reference to use the lowest, legal chip select(s) in
that case. */
#else
uint64_t cs_mask : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_lmcx_nxm_s cn52xx;
struct cvmx_lmcx_nxm_s cn56xx;
struct cvmx_lmcx_nxm_s cn58xx;
} cvmx_lmcx_nxm_t;
/**
* cvmx_lmc#_ops_cnt_hi
*
* LMC_OPS_CNT_HI = Performance Counters
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_ops_cnt_hi_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t opscnt_hi : 32; /**< Performance Counter to measure Bus Utilization
Upper 32-bits of 64-bit counter
DRAM bus utilization = LMC_OPS_CNT_* /LMC_DCLK_CNT_* */
#else
uint64_t opscnt_hi : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_ops_cnt_hi_s cn30xx;
struct cvmx_lmcx_ops_cnt_hi_s cn31xx;
struct cvmx_lmcx_ops_cnt_hi_s cn38xx;
struct cvmx_lmcx_ops_cnt_hi_s cn38xxp2;
struct cvmx_lmcx_ops_cnt_hi_s cn50xx;
struct cvmx_lmcx_ops_cnt_hi_s cn52xx;
struct cvmx_lmcx_ops_cnt_hi_s cn52xxp1;
struct cvmx_lmcx_ops_cnt_hi_s cn56xx;
struct cvmx_lmcx_ops_cnt_hi_s cn56xxp1;
struct cvmx_lmcx_ops_cnt_hi_s cn58xx;
struct cvmx_lmcx_ops_cnt_hi_s cn58xxp1;
} cvmx_lmcx_ops_cnt_hi_t;
/**
* cvmx_lmc#_ops_cnt_lo
*
* LMC_OPS_CNT_LO = Performance Counters
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_ops_cnt_lo_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t opscnt_lo : 32; /**< Performance Counter
Low 32-bits of 64-bit counter
DRAM bus utilization = LMC_OPS_CNT_* /LMC_DCLK_CNT_* */
#else
uint64_t opscnt_lo : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_ops_cnt_lo_s cn30xx;
struct cvmx_lmcx_ops_cnt_lo_s cn31xx;
struct cvmx_lmcx_ops_cnt_lo_s cn38xx;
struct cvmx_lmcx_ops_cnt_lo_s cn38xxp2;
struct cvmx_lmcx_ops_cnt_lo_s cn50xx;
struct cvmx_lmcx_ops_cnt_lo_s cn52xx;
struct cvmx_lmcx_ops_cnt_lo_s cn52xxp1;
struct cvmx_lmcx_ops_cnt_lo_s cn56xx;
struct cvmx_lmcx_ops_cnt_lo_s cn56xxp1;
struct cvmx_lmcx_ops_cnt_lo_s cn58xx;
struct cvmx_lmcx_ops_cnt_lo_s cn58xxp1;
} cvmx_lmcx_ops_cnt_lo_t;
/**
* cvmx_lmc#_pll_bwctl
*
* LMC_PLL_BWCTL = DDR PLL Bandwidth Control Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_pll_bwctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t bwupd : 1; /**< Load this Bandwidth Register value into the PLL */
uint64_t bwctl : 4; /**< Bandwidth Control Register for DDR PLL */
#else
uint64_t bwctl : 4;
uint64_t bwupd : 1;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_lmcx_pll_bwctl_s cn30xx;
struct cvmx_lmcx_pll_bwctl_s cn31xx;
struct cvmx_lmcx_pll_bwctl_s cn38xx;
struct cvmx_lmcx_pll_bwctl_s cn38xxp2;
} cvmx_lmcx_pll_bwctl_t;
/**
* cvmx_lmc#_pll_ctl
*
* LMC_PLL_CTL = LMC pll control
*
*
* Notes:
* This CSR is only relevant for LMC0. LMC1_PLL_CTL is not used.
*
* Exactly one of EN2, EN4, EN6, EN8, EN12, EN16 must be set.
*
* The resultant DDR_CK frequency is the DDR2_REF_CLK
* frequency multiplied by:
*
* (CLKF + 1) / ((CLKR + 1) * EN(2,4,6,8,12,16))
*
* The PLL frequency, which is:
*
* (DDR2_REF_CLK freq) * ((CLKF + 1) / (CLKR + 1))
*
* must reside between 1.2 and 2.5 GHz. A faster PLL frequency is desirable if there is a choice.
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_pll_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_30_63 : 34;
uint64_t bypass : 1; /**< PLL Bypass */
uint64_t fasten_n : 1; /**< Should be set, especially when CLKF > ~80 */
uint64_t div_reset : 1; /**< Analog pll divider reset
De-assert at least 500*(CLKR+1) reference clock
cycles following RESET_N de-assertion. */
uint64_t reset_n : 1; /**< Analog pll reset
De-assert at least 5 usec after CLKF, CLKR,
and EN* are set up. */
uint64_t clkf : 12; /**< Multiply reference by CLKF + 1
CLKF must be <= 128 */
uint64_t clkr : 6; /**< Divide reference by CLKR + 1 */
uint64_t reserved_6_7 : 2;
uint64_t en16 : 1; /**< Divide output by 16 */
uint64_t en12 : 1; /**< Divide output by 12 */
uint64_t en8 : 1; /**< Divide output by 8 */
uint64_t en6 : 1; /**< Divide output by 6 */
uint64_t en4 : 1; /**< Divide output by 4 */
uint64_t en2 : 1; /**< Divide output by 2 */
#else
uint64_t en2 : 1;
uint64_t en4 : 1;
uint64_t en6 : 1;
uint64_t en8 : 1;
uint64_t en12 : 1;
uint64_t en16 : 1;
uint64_t reserved_6_7 : 2;
uint64_t clkr : 6;
uint64_t clkf : 12;
uint64_t reset_n : 1;
uint64_t div_reset : 1;
uint64_t fasten_n : 1;
uint64_t bypass : 1;
uint64_t reserved_30_63 : 34;
#endif
} s;
struct cvmx_lmcx_pll_ctl_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t fasten_n : 1; /**< Should be set, especially when CLKF > ~80 */
uint64_t div_reset : 1; /**< Analog pll divider reset
De-assert at least 500*(CLKR+1) reference clock
cycles following RESET_N de-assertion. */
uint64_t reset_n : 1; /**< Analog pll reset
De-assert at least 5 usec after CLKF, CLKR,
and EN* are set up. */
uint64_t clkf : 12; /**< Multiply reference by CLKF + 1
CLKF must be <= 256 */
uint64_t clkr : 6; /**< Divide reference by CLKR + 1 */
uint64_t reserved_6_7 : 2;
uint64_t en16 : 1; /**< Divide output by 16 */
uint64_t en12 : 1; /**< Divide output by 12 */
uint64_t en8 : 1; /**< Divide output by 8 */
uint64_t en6 : 1; /**< Divide output by 6 */
uint64_t en4 : 1; /**< Divide output by 4 */
uint64_t en2 : 1; /**< Divide output by 2 */
#else
uint64_t en2 : 1;
uint64_t en4 : 1;
uint64_t en6 : 1;
uint64_t en8 : 1;
uint64_t en12 : 1;
uint64_t en16 : 1;
uint64_t reserved_6_7 : 2;
uint64_t clkr : 6;
uint64_t clkf : 12;
uint64_t reset_n : 1;
uint64_t div_reset : 1;
uint64_t fasten_n : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn50xx;
struct cvmx_lmcx_pll_ctl_s cn52xx;
struct cvmx_lmcx_pll_ctl_s cn52xxp1;
struct cvmx_lmcx_pll_ctl_cn50xx cn56xx;
struct cvmx_lmcx_pll_ctl_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t div_reset : 1; /**< Analog pll divider reset
De-assert at least 500*(CLKR+1) reference clock
cycles following RESET_N de-assertion. */
uint64_t reset_n : 1; /**< Analog pll reset
De-assert at least 5 usec after CLKF, CLKR,
and EN* are set up. */
uint64_t clkf : 12; /**< Multiply reference by CLKF + 1
CLKF must be <= 128 */
uint64_t clkr : 6; /**< Divide reference by CLKR + 1 */
uint64_t reserved_6_7 : 2;
uint64_t en16 : 1; /**< Divide output by 16 */
uint64_t en12 : 1; /**< Divide output by 12 */
uint64_t en8 : 1; /**< Divide output by 8 */
uint64_t en6 : 1; /**< Divide output by 6 */
uint64_t en4 : 1; /**< Divide output by 4 */
uint64_t en2 : 1; /**< Divide output by 2 */
#else
uint64_t en2 : 1;
uint64_t en4 : 1;
uint64_t en6 : 1;
uint64_t en8 : 1;
uint64_t en12 : 1;
uint64_t en16 : 1;
uint64_t reserved_6_7 : 2;
uint64_t clkr : 6;
uint64_t clkf : 12;
uint64_t reset_n : 1;
uint64_t div_reset : 1;
uint64_t reserved_28_63 : 36;
#endif
} cn56xxp1;
struct cvmx_lmcx_pll_ctl_cn56xxp1 cn58xx;
struct cvmx_lmcx_pll_ctl_cn56xxp1 cn58xxp1;
} cvmx_lmcx_pll_ctl_t;
/**
* cvmx_lmc#_pll_status
*
* LMC_PLL_STATUS = LMC pll status
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_pll_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ddr__nctl : 5; /**< DDR nctl from compensation circuit */
uint64_t ddr__pctl : 5; /**< DDR pctl from compensation circuit */
uint64_t reserved_2_21 : 20;
uint64_t rfslip : 1; /**< Reference clock slip */
uint64_t fbslip : 1; /**< Feedback clock slip */
#else
uint64_t fbslip : 1;
uint64_t rfslip : 1;
uint64_t reserved_2_21 : 20;
uint64_t ddr__pctl : 5;
uint64_t ddr__nctl : 5;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_pll_status_s cn50xx;
struct cvmx_lmcx_pll_status_s cn52xx;
struct cvmx_lmcx_pll_status_s cn52xxp1;
struct cvmx_lmcx_pll_status_s cn56xx;
struct cvmx_lmcx_pll_status_s cn56xxp1;
struct cvmx_lmcx_pll_status_s cn58xx;
struct cvmx_lmcx_pll_status_cn58xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t rfslip : 1; /**< Reference clock slip */
uint64_t fbslip : 1; /**< Feedback clock slip */
#else
uint64_t fbslip : 1;
uint64_t rfslip : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn58xxp1;
} cvmx_lmcx_pll_status_t;
/**
* cvmx_lmc#_read_level_ctl
*
* Notes:
* The HW writes and reads the cache block selected by ROW, COL, BNK and the rank as part of a read-leveling sequence for a rank.
* A cache block write is 16 72-bit words. PATTERN selects the write value. For the first 8
* words, the write value is the bit PATTERN<i> duplicated into a 72-bit vector. The write value of
* the last 8 words is the inverse of the write value of the first 8 words.
* See LMC*_READ_LEVEL_RANK*.
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_read_level_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t rankmask : 4; /**< Selects ranks to be leveled
to read-level rank i, set RANKMASK<i> */
uint64_t pattern : 8; /**< All DQ driven to PATTERN[burst], 0 <= burst <= 7
All DQ driven to ~PATTERN[burst-8], 8 <= burst <= 15 */
uint64_t row : 16; /**< Row address used to write/read data pattern */
uint64_t col : 12; /**< Column address used to write/read data pattern */
uint64_t reserved_3_3 : 1;
uint64_t bnk : 3; /**< Bank address used to write/read data pattern */
#else
uint64_t bnk : 3;
uint64_t reserved_3_3 : 1;
uint64_t col : 12;
uint64_t row : 16;
uint64_t pattern : 8;
uint64_t rankmask : 4;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_lmcx_read_level_ctl_s cn52xx;
struct cvmx_lmcx_read_level_ctl_s cn52xxp1;
struct cvmx_lmcx_read_level_ctl_s cn56xx;
struct cvmx_lmcx_read_level_ctl_s cn56xxp1;
} cvmx_lmcx_read_level_ctl_t;
/**
* cvmx_lmc#_read_level_dbg
*
* Notes:
* A given read of LMC*_READ_LEVEL_DBG returns the read-leveling pass/fail results for all possible
* delay settings (i.e. the BITMASK) for only one byte in the last rank that the HW read-leveled.
* LMC*_READ_LEVEL_DBG[BYTE] selects the particular byte.
* To get these pass/fail results for another different rank, you must run the hardware read-leveling
* again. For example, it is possible to get the BITMASK results for every byte of every rank
* if you run read-leveling separately for each rank, probing LMC*_READ_LEVEL_DBG between each
* read-leveling.
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_read_level_dbg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t bitmask : 16; /**< Bitmask generated during deskew settings sweep
BITMASK[n]=0 means deskew setting n failed
BITMASK[n]=1 means deskew setting n passed
for 0 <= n <= 15 */
uint64_t reserved_4_15 : 12;
uint64_t byte : 4; /**< 0 <= BYTE <= 8 */
#else
uint64_t byte : 4;
uint64_t reserved_4_15 : 12;
uint64_t bitmask : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_read_level_dbg_s cn52xx;
struct cvmx_lmcx_read_level_dbg_s cn52xxp1;
struct cvmx_lmcx_read_level_dbg_s cn56xx;
struct cvmx_lmcx_read_level_dbg_s cn56xxp1;
} cvmx_lmcx_read_level_dbg_t;
/**
* cvmx_lmc#_read_level_rank#
*
* Notes:
* This is four CSRs per LMC, one per each rank.
* Each CSR is written by HW during a read-leveling sequence for the rank. (HW sets STATUS==3 after HW read-leveling completes for the rank.)
* Each CSR may also be written by SW, but not while a read-leveling sequence is in progress. (HW sets STATUS==1 after a CSR write.)
* Deskew setting is measured in units of 1/4 DCLK, so the above BYTE* values can range over 4 DCLKs.
* SW initiates a HW read-leveling sequence by programming LMC*_READ_LEVEL_CTL and writing INIT_START=1 with SEQUENCE=1.
* See LMC*_READ_LEVEL_CTL.
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_read_level_rankx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t status : 2; /**< Indicates status of the read-levelling and where
the BYTE* programmings in <35:0> came from:
0 = BYTE* values are their reset value
1 = BYTE* values were set via a CSR write to this register
2 = read-leveling sequence currently in progress (BYTE* values are unpredictable)
3 = BYTE* values came from a complete read-leveling sequence */
uint64_t byte8 : 4; /**< Deskew setting */
uint64_t byte7 : 4; /**< Deskew setting */
uint64_t byte6 : 4; /**< Deskew setting */
uint64_t byte5 : 4; /**< Deskew setting */
uint64_t byte4 : 4; /**< Deskew setting */
uint64_t byte3 : 4; /**< Deskew setting */
uint64_t byte2 : 4; /**< Deskew setting */
uint64_t byte1 : 4; /**< Deskew setting */
uint64_t byte0 : 4; /**< Deskew setting */
#else
uint64_t byte0 : 4;
uint64_t byte1 : 4;
uint64_t byte2 : 4;
uint64_t byte3 : 4;
uint64_t byte4 : 4;
uint64_t byte5 : 4;
uint64_t byte6 : 4;
uint64_t byte7 : 4;
uint64_t byte8 : 4;
uint64_t status : 2;
uint64_t reserved_38_63 : 26;
#endif
} s;
struct cvmx_lmcx_read_level_rankx_s cn52xx;
struct cvmx_lmcx_read_level_rankx_s cn52xxp1;
struct cvmx_lmcx_read_level_rankx_s cn56xx;
struct cvmx_lmcx_read_level_rankx_s cn56xxp1;
} cvmx_lmcx_read_level_rankx_t;
/**
* cvmx_lmc#_rodt_comp_ctl
*
* LMC_RODT_COMP_CTL = LMC Compensation control
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_rodt_comp_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t enable : 1; /**< 0=not enabled, 1=enable */
uint64_t reserved_12_15 : 4;
uint64_t nctl : 4; /**< Compensation control bits */
uint64_t reserved_5_7 : 3;
uint64_t pctl : 5; /**< Compensation control bits */
#else
uint64_t pctl : 5;
uint64_t reserved_5_7 : 3;
uint64_t nctl : 4;
uint64_t reserved_12_15 : 4;
uint64_t enable : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_lmcx_rodt_comp_ctl_s cn50xx;
struct cvmx_lmcx_rodt_comp_ctl_s cn52xx;
struct cvmx_lmcx_rodt_comp_ctl_s cn52xxp1;
struct cvmx_lmcx_rodt_comp_ctl_s cn56xx;
struct cvmx_lmcx_rodt_comp_ctl_s cn56xxp1;
struct cvmx_lmcx_rodt_comp_ctl_s cn58xx;
struct cvmx_lmcx_rodt_comp_ctl_s cn58xxp1;
} cvmx_lmcx_rodt_comp_ctl_t;
/**
* cvmx_lmc#_rodt_ctl
*
* LMC_RODT_CTL = Obsolete LMC Read OnDieTermination control
* See the description in LMC_WODT_CTL1. On Reads, Octeon only supports turning on ODT's in
* the lower 2 DIMM's with the masks as below.
*
* Notes:
* When a given RANK in position N is selected, the RODT _HI and _LO masks for that position are used.
* Mask[3:0] is used for RODT control of the RANKs in positions 3, 2, 1, and 0, respectively.
* In 64b mode, DIMMs are assumed to be ordered in the following order:
* position 3: [unused , DIMM1_RANK1_LO]
* position 2: [unused , DIMM1_RANK0_LO]
* position 1: [unused , DIMM0_RANK1_LO]
* position 0: [unused , DIMM0_RANK0_LO]
* In 128b mode, DIMMs are assumed to be ordered in the following order:
* position 3: [DIMM3_RANK1_HI, DIMM1_RANK1_LO]
* position 2: [DIMM3_RANK0_HI, DIMM1_RANK0_LO]
* position 1: [DIMM2_RANK1_HI, DIMM0_RANK1_LO]
* position 0: [DIMM2_RANK0_HI, DIMM0_RANK0_LO]
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_rodt_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rodt_hi3 : 4; /**< Read ODT mask for position 3, data[127:64] */
uint64_t rodt_hi2 : 4; /**< Read ODT mask for position 2, data[127:64] */
uint64_t rodt_hi1 : 4; /**< Read ODT mask for position 1, data[127:64] */
uint64_t rodt_hi0 : 4; /**< Read ODT mask for position 0, data[127:64] */
uint64_t rodt_lo3 : 4; /**< Read ODT mask for position 3, data[ 63: 0] */
uint64_t rodt_lo2 : 4; /**< Read ODT mask for position 2, data[ 63: 0] */
uint64_t rodt_lo1 : 4; /**< Read ODT mask for position 1, data[ 63: 0] */
uint64_t rodt_lo0 : 4; /**< Read ODT mask for position 0, data[ 63: 0] */
#else
uint64_t rodt_lo0 : 4;
uint64_t rodt_lo1 : 4;
uint64_t rodt_lo2 : 4;
uint64_t rodt_lo3 : 4;
uint64_t rodt_hi0 : 4;
uint64_t rodt_hi1 : 4;
uint64_t rodt_hi2 : 4;
uint64_t rodt_hi3 : 4;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_rodt_ctl_s cn30xx;
struct cvmx_lmcx_rodt_ctl_s cn31xx;
struct cvmx_lmcx_rodt_ctl_s cn38xx;
struct cvmx_lmcx_rodt_ctl_s cn38xxp2;
struct cvmx_lmcx_rodt_ctl_s cn50xx;
struct cvmx_lmcx_rodt_ctl_s cn52xx;
struct cvmx_lmcx_rodt_ctl_s cn52xxp1;
struct cvmx_lmcx_rodt_ctl_s cn56xx;
struct cvmx_lmcx_rodt_ctl_s cn56xxp1;
struct cvmx_lmcx_rodt_ctl_s cn58xx;
struct cvmx_lmcx_rodt_ctl_s cn58xxp1;
} cvmx_lmcx_rodt_ctl_t;
/**
* cvmx_lmc#_wodt_ctl0
*
* LMC_WODT_CTL0 = LMC Write OnDieTermination control
* See the description in LMC_WODT_CTL1.
*
* Notes:
* Together, the LMC_WODT_CTL1 and LMC_WODT_CTL0 CSRs control the write ODT mask. See LMC_WODT_CTL1.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_wodt_ctl0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_lmcx_wodt_ctl0_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t wodt_d1_r1 : 8; /**< Write ODT mask DIMM1, RANK1 */
uint64_t wodt_d1_r0 : 8; /**< Write ODT mask DIMM1, RANK0 */
uint64_t wodt_d0_r1 : 8; /**< Write ODT mask DIMM0, RANK1 */
uint64_t wodt_d0_r0 : 8; /**< Write ODT mask DIMM0, RANK0 */
#else
uint64_t wodt_d0_r0 : 8;
uint64_t wodt_d0_r1 : 8;
uint64_t wodt_d1_r0 : 8;
uint64_t wodt_d1_r1 : 8;
uint64_t reserved_32_63 : 32;
#endif
} cn30xx;
struct cvmx_lmcx_wodt_ctl0_cn30xx cn31xx;
struct cvmx_lmcx_wodt_ctl0_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t wodt_hi3 : 4; /**< Write ODT mask for position 3, data[127:64] */
uint64_t wodt_hi2 : 4; /**< Write ODT mask for position 2, data[127:64] */
uint64_t wodt_hi1 : 4; /**< Write ODT mask for position 1, data[127:64] */
uint64_t wodt_hi0 : 4; /**< Write ODT mask for position 0, data[127:64] */
uint64_t wodt_lo3 : 4; /**< Write ODT mask for position 3, data[ 63: 0] */
uint64_t wodt_lo2 : 4; /**< Write ODT mask for position 2, data[ 63: 0] */
uint64_t wodt_lo1 : 4; /**< Write ODT mask for position 1, data[ 63: 0] */
uint64_t wodt_lo0 : 4; /**< Write ODT mask for position 0, data[ 63: 0] */
#else
uint64_t wodt_lo0 : 4;
uint64_t wodt_lo1 : 4;
uint64_t wodt_lo2 : 4;
uint64_t wodt_lo3 : 4;
uint64_t wodt_hi0 : 4;
uint64_t wodt_hi1 : 4;
uint64_t wodt_hi2 : 4;
uint64_t wodt_hi3 : 4;
uint64_t reserved_32_63 : 32;
#endif
} cn38xx;
struct cvmx_lmcx_wodt_ctl0_cn38xx cn38xxp2;
struct cvmx_lmcx_wodt_ctl0_cn38xx cn50xx;
struct cvmx_lmcx_wodt_ctl0_cn30xx cn52xx;
struct cvmx_lmcx_wodt_ctl0_cn30xx cn52xxp1;
struct cvmx_lmcx_wodt_ctl0_cn30xx cn56xx;
struct cvmx_lmcx_wodt_ctl0_cn30xx cn56xxp1;
struct cvmx_lmcx_wodt_ctl0_cn38xx cn58xx;
struct cvmx_lmcx_wodt_ctl0_cn38xx cn58xxp1;
} cvmx_lmcx_wodt_ctl0_t;
/**
* cvmx_lmc#_wodt_ctl1
*
* LMC_WODT_CTL1 = LMC Write OnDieTermination control
* System designers may desire to terminate DQ/DQS/DM lines for higher frequency DDR operations
* (667MHz and faster), especially on a multi-rank system. DDR2 DQ/DM/DQS I/O's have built in
* Termination resistor that can be turned on or off by the controller, after meeting tAOND and tAOF
* timing requirements. Each Rank has its own ODT pin that fans out to all the memory parts
* in that DIMM. System designers may prefer different combinations of ODT ON's for read and write
* into different ranks. Octeon supports full programmability by way of the mask register below.
* Each Rank position has its own 8-bit programmable field.
* When the controller does a write to that rank, it sets the 8 ODT pins to the MASK pins below.
* For eg., When doing a write into Rank0, a system designer may desire to terminate the lines
* with the resistor on Dimm0/Rank1. The mask WODT_D0_R0 would then be [00000010].
* If ODT feature is not desired, the DDR parts can be programmed to not look at these pins by
* writing 0 in QS_DIC. Octeon drives the appropriate mask values on the ODT pins by default.
* If this feature is not required, write 0 in this register.
*
* Notes:
* Together, the LMC_WODT_CTL1 and LMC_WODT_CTL0 CSRs control the write ODT mask.
* When a given RANK is selected, the WODT mask for that RANK is used. The resulting WODT mask is
* driven to the DIMMs in the following manner:
* BUNK_ENA=1 BUNK_ENA=0
* Mask[7] -> DIMM3, RANK1 DIMM3
* Mask[6] -> DIMM3, RANK0
* Mask[5] -> DIMM2, RANK1 DIMM2
* Mask[4] -> DIMM2, RANK0
* Mask[3] -> DIMM1, RANK1 DIMM1
* Mask[2] -> DIMM1, RANK0
* Mask[1] -> DIMM0, RANK1 DIMM0
* Mask[0] -> DIMM0, RANK0
*/
typedef union
{
uint64_t u64;
struct cvmx_lmcx_wodt_ctl1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t wodt_d3_r1 : 8; /**< Write ODT mask DIMM3, RANK1/DIMM3 in SingleRanked */
uint64_t wodt_d3_r0 : 8; /**< Write ODT mask DIMM3, RANK0 */
uint64_t wodt_d2_r1 : 8; /**< Write ODT mask DIMM2, RANK1/DIMM2 in SingleRanked */
uint64_t wodt_d2_r0 : 8; /**< Write ODT mask DIMM2, RANK0 */
#else
uint64_t wodt_d2_r0 : 8;
uint64_t wodt_d2_r1 : 8;
uint64_t wodt_d3_r0 : 8;
uint64_t wodt_d3_r1 : 8;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_lmcx_wodt_ctl1_s cn30xx;
struct cvmx_lmcx_wodt_ctl1_s cn31xx;
struct cvmx_lmcx_wodt_ctl1_s cn52xx;
struct cvmx_lmcx_wodt_ctl1_s cn52xxp1;
struct cvmx_lmcx_wodt_ctl1_s cn56xx;
struct cvmx_lmcx_wodt_ctl1_s cn56xxp1;
} cvmx_lmcx_wodt_ctl1_t;
/**
* cvmx_mio_boot_bist_stat
*
* MIO_BOOT_BIST_STAT = MIO Boot BIST Status Register
*
* Contains the BIST status for the MIO boot memories. '0' = pass, '1' = fail.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_bist_stat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t loc : 1; /**< Local memory BIST status */
uint64_t ncbi : 1; /**< NCB input FIFO BIST status */
#else
uint64_t ncbi : 1;
uint64_t loc : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_boot_bist_stat_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t ncbo_1 : 1; /**< NCB output FIFO 1 BIST status */
uint64_t ncbo_0 : 1; /**< NCB output FIFO 0 BIST status */
uint64_t loc : 1; /**< Local memory BIST status */
uint64_t ncbi : 1; /**< NCB input FIFO BIST status */
#else
uint64_t ncbi : 1;
uint64_t loc : 1;
uint64_t ncbo_0 : 1;
uint64_t ncbo_1 : 1;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_mio_boot_bist_stat_cn30xx cn31xx;
struct cvmx_mio_boot_bist_stat_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t ncbo_0 : 1; /**< NCB output FIFO BIST status */
uint64_t loc : 1; /**< Local memory BIST status */
uint64_t ncbi : 1; /**< NCB input FIFO BIST status */
#else
uint64_t ncbi : 1;
uint64_t loc : 1;
uint64_t ncbo_0 : 1;
uint64_t reserved_3_63 : 61;
#endif
} cn38xx;
struct cvmx_mio_boot_bist_stat_cn38xx cn38xxp2;
struct cvmx_mio_boot_bist_stat_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t pcm_1 : 1; /**< PCM memory 1 BIST status */
uint64_t pcm_0 : 1; /**< PCM memory 0 BIST status */
uint64_t ncbo_1 : 1; /**< NCB output FIFO 1 BIST status */
uint64_t ncbo_0 : 1; /**< NCB output FIFO 0 BIST status */
uint64_t loc : 1; /**< Local memory BIST status */
uint64_t ncbi : 1; /**< NCB input FIFO BIST status */
#else
uint64_t ncbi : 1;
uint64_t loc : 1;
uint64_t ncbo_0 : 1;
uint64_t ncbo_1 : 1;
uint64_t pcm_0 : 1;
uint64_t pcm_1 : 1;
uint64_t reserved_6_63 : 58;
#endif
} cn50xx;
struct cvmx_mio_boot_bist_stat_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t ndf : 2; /**< NAND flash BIST status */
uint64_t ncbo_0 : 1; /**< NCB output FIFO BIST status */
uint64_t dma : 1; /**< DMA memory BIST status */
uint64_t loc : 1; /**< Local memory BIST status */
uint64_t ncbi : 1; /**< NCB input FIFO BIST status */
#else
uint64_t ncbi : 1;
uint64_t loc : 1;
uint64_t dma : 1;
uint64_t ncbo_0 : 1;
uint64_t ndf : 2;
uint64_t reserved_6_63 : 58;
#endif
} cn52xx;
struct cvmx_mio_boot_bist_stat_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t ncbo_0 : 1; /**< NCB output FIFO BIST status */
uint64_t dma : 1; /**< DMA memory BIST status */
uint64_t loc : 1; /**< Local memory BIST status */
uint64_t ncbi : 1; /**< NCB input FIFO BIST status */
#else
uint64_t ncbi : 1;
uint64_t loc : 1;
uint64_t dma : 1;
uint64_t ncbo_0 : 1;
uint64_t reserved_4_63 : 60;
#endif
} cn52xxp1;
struct cvmx_mio_boot_bist_stat_cn52xxp1 cn56xx;
struct cvmx_mio_boot_bist_stat_cn52xxp1 cn56xxp1;
struct cvmx_mio_boot_bist_stat_cn38xx cn58xx;
struct cvmx_mio_boot_bist_stat_cn38xx cn58xxp1;
} cvmx_mio_boot_bist_stat_t;
/**
* cvmx_mio_boot_comp
*
* MIO_BOOT_COMP = MIO Boot Compensation Register
*
* Reset value is as follows:
*
* no pullups, PCTL=0x1f, NCTL=0x1f
* pullup on boot_ad[9], PCTL=0x1b, NCTL=0x1b (20 ohm termination)
* pullup on boot_ad[10], PCTL=0x07, NCTL=0x08 (50 ohm termination)
* pullups on boot_ad[10:9], PCTL=0x06, NCTL=0x04 (60 ohm termination)
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_comp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t pctl : 5; /**< Boot bus PCTL */
uint64_t nctl : 5; /**< Boot bus NCTL */
#else
uint64_t nctl : 5;
uint64_t pctl : 5;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_mio_boot_comp_s cn50xx;
struct cvmx_mio_boot_comp_s cn52xx;
struct cvmx_mio_boot_comp_s cn52xxp1;
struct cvmx_mio_boot_comp_s cn56xx;
struct cvmx_mio_boot_comp_s cn56xxp1;
} cvmx_mio_boot_comp_t;
/**
* cvmx_mio_boot_dma_cfg#
*
* MIO_BOOT_DMA_CFG = MIO Boot DMA Config Register (1 per engine * 2 engines)
*
* SIZE is specified in number of bus transfers, where one transfer is equal to the following number
* of bytes dependent on MIO_BOOT_DMA_TIMn[WIDTH] and MIO_BOOT_DMA_TIMn[DDR]:
*
* WIDTH DDR Transfer Size (bytes)
* ----------------------------------------
* 0 0 2
* 0 1 4
* 1 0 4
* 1 1 8
*
* Note: ADR must be aligned to the bus width (i.e. 16 bit aligned if WIDTH=0, 32 bit aligned if WIDTH=1).
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_dma_cfgx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t en : 1; /**< DMA Engine X enable */
uint64_t rw : 1; /**< DMA Engine X R/W bit (0 = read, 1 = write) */
uint64_t clr : 1; /**< DMA Engine X clear EN on device terminated burst */
uint64_t reserved_60_60 : 1;
uint64_t swap32 : 1; /**< DMA Engine X 32 bit swap */
uint64_t swap16 : 1; /**< DMA Engine X 16 bit swap */
uint64_t swap8 : 1; /**< DMA Engine X 8 bit swap */
uint64_t endian : 1; /**< DMA Engine X NCB endian mode (0 = big, 1 = little) */
uint64_t size : 20; /**< DMA Engine X size */
uint64_t adr : 36; /**< DMA Engine X address */
#else
uint64_t adr : 36;
uint64_t size : 20;
uint64_t endian : 1;
uint64_t swap8 : 1;
uint64_t swap16 : 1;
uint64_t swap32 : 1;
uint64_t reserved_60_60 : 1;
uint64_t clr : 1;
uint64_t rw : 1;
uint64_t en : 1;
#endif
} s;
struct cvmx_mio_boot_dma_cfgx_s cn52xx;
struct cvmx_mio_boot_dma_cfgx_s cn52xxp1;
struct cvmx_mio_boot_dma_cfgx_s cn56xx;
struct cvmx_mio_boot_dma_cfgx_s cn56xxp1;
} cvmx_mio_boot_dma_cfgx_t;
/**
* cvmx_mio_boot_dma_int#
*
* MIO_BOOT_DMA_INT = MIO Boot DMA Interrupt Register (1 per engine * 2 engines)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_dma_intx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t dmarq : 1; /**< DMA Engine X DMARQ asserted interrupt */
uint64_t done : 1; /**< DMA Engine X request completion interrupt */
#else
uint64_t done : 1;
uint64_t dmarq : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_boot_dma_intx_s cn52xx;
struct cvmx_mio_boot_dma_intx_s cn52xxp1;
struct cvmx_mio_boot_dma_intx_s cn56xx;
struct cvmx_mio_boot_dma_intx_s cn56xxp1;
} cvmx_mio_boot_dma_intx_t;
/**
* cvmx_mio_boot_dma_int_en#
*
* MIO_BOOT_DMA_INT_EN = MIO Boot DMA Interrupt Enable Register (1 per engine * 2 engines)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_dma_int_enx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t dmarq : 1; /**< DMA Engine X DMARQ asserted interrupt enable */
uint64_t done : 1; /**< DMA Engine X request completion interrupt enable */
#else
uint64_t done : 1;
uint64_t dmarq : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_boot_dma_int_enx_s cn52xx;
struct cvmx_mio_boot_dma_int_enx_s cn52xxp1;
struct cvmx_mio_boot_dma_int_enx_s cn56xx;
struct cvmx_mio_boot_dma_int_enx_s cn56xxp1;
} cvmx_mio_boot_dma_int_enx_t;
/**
* cvmx_mio_boot_dma_tim#
*
* MIO_BOOT_DMA_TIM = MIO Boot DMA Timing Register (1 per engine * 2 engines)
*
* DMACK_PI inverts the assertion level of boot_dmack[n]. The default polarity of boot_dmack[1:0] is
* selected on the first de-assertion of reset by the values on boot_ad[12:11], where 0 is active high
* and 1 is active low (see MIO_BOOT_PIN_DEFS for a read-only copy of the default polarity).
* boot_ad[12:11] have internal pulldowns, so place a pullup on boot_ad[n+11] for active low default
* polarity on engine n. To interface with CF cards in True IDE Mode, either a pullup should be placed
* on boot_ad[n+11] OR the corresponding DMACK_PI[n] should be set.
*
* DMARQ_PI inverts the assertion level of boot_dmarq[n]. The default polarity of boot_dmarq[1:0] is
* active high, thus setting the polarity inversion bits changes the polarity to active low. To
* interface with CF cards in True IDE Mode, the corresponding DMARQ_PI[n] should be clear.
*
* TIM_MULT specifies the timing multiplier for an engine. The timing multiplier applies to all timing
* parameters, except for DMARQ and RD_DLY, which simply count eclks. TIM_MULT is encoded as follows:
* 0 = 4x, 1 = 1x, 2 = 2x, 3 = 8x.
*
* RD_DLY specifies the read sample delay in eclk cycles for an engine. For reads, the data bus is
* normally sampled on the same eclk edge that drives boot_oe_n high (and also low in DDR mode).
* This parameter can delay that sampling edge by up to 7 eclks. Note: the number of eclk cycles
* counted by the OE_A and DMACK_H + PAUSE timing parameters must be greater than RD_DLY.
*
* If DDR is set, then WE_N must be less than WE_A.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_dma_timx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t dmack_pi : 1; /**< DMA Engine X DMA ack polarity inversion */
uint64_t dmarq_pi : 1; /**< DMA Engine X DMA request polarity inversion */
uint64_t tim_mult : 2; /**< DMA Engine X timing multiplier */
uint64_t rd_dly : 3; /**< DMA Engine X read sample delay */
uint64_t ddr : 1; /**< DMA Engine X DDR mode */
uint64_t width : 1; /**< DMA Engine X bus width (0 = 16 bits, 1 = 32 bits) */
uint64_t reserved_48_54 : 7;
uint64_t pause : 6; /**< DMA Engine X pause count */
uint64_t dmack_h : 6; /**< DMA Engine X DMA ack hold count */
uint64_t we_n : 6; /**< DMA Engine X write enable negated count */
uint64_t we_a : 6; /**< DMA Engine X write enable asserted count */
uint64_t oe_n : 6; /**< DMA Engine X output enable negated count */
uint64_t oe_a : 6; /**< DMA Engine X output enable asserted count */
uint64_t dmack_s : 6; /**< DMA Engine X DMA ack setup count */
uint64_t dmarq : 6; /**< DMA Engine X DMA request count (must be non-zero) */
#else
uint64_t dmarq : 6;
uint64_t dmack_s : 6;
uint64_t oe_a : 6;
uint64_t oe_n : 6;
uint64_t we_a : 6;
uint64_t we_n : 6;
uint64_t dmack_h : 6;
uint64_t pause : 6;
uint64_t reserved_48_54 : 7;
uint64_t width : 1;
uint64_t ddr : 1;
uint64_t rd_dly : 3;
uint64_t tim_mult : 2;
uint64_t dmarq_pi : 1;
uint64_t dmack_pi : 1;
#endif
} s;
struct cvmx_mio_boot_dma_timx_s cn52xx;
struct cvmx_mio_boot_dma_timx_s cn52xxp1;
struct cvmx_mio_boot_dma_timx_s cn56xx;
struct cvmx_mio_boot_dma_timx_s cn56xxp1;
} cvmx_mio_boot_dma_timx_t;
/**
* cvmx_mio_boot_err
*
* MIO_BOOT_ERR = MIO Boot Error Register
*
* Contains the address decode error and wait mode error bits. Address decode error is set when a
* boot bus access does not hit in any of the 8 remote regions or 2 local regions. Wait mode error is
* set when wait mode is enabled and the external wait signal is not de-asserted after 32k eclk cycles.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_err_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t wait_err : 1; /**< Wait mode error */
uint64_t adr_err : 1; /**< Address decode error */
#else
uint64_t adr_err : 1;
uint64_t wait_err : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_boot_err_s cn30xx;
struct cvmx_mio_boot_err_s cn31xx;
struct cvmx_mio_boot_err_s cn38xx;
struct cvmx_mio_boot_err_s cn38xxp2;
struct cvmx_mio_boot_err_s cn50xx;
struct cvmx_mio_boot_err_s cn52xx;
struct cvmx_mio_boot_err_s cn52xxp1;
struct cvmx_mio_boot_err_s cn56xx;
struct cvmx_mio_boot_err_s cn56xxp1;
struct cvmx_mio_boot_err_s cn58xx;
struct cvmx_mio_boot_err_s cn58xxp1;
} cvmx_mio_boot_err_t;
/**
* cvmx_mio_boot_int
*
* MIO_BOOT_INT = MIO Boot Interrupt Register
*
* Contains the interrupt enable bits for address decode error and wait mode error.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_int_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t wait_int : 1; /**< Wait mode error interrupt enable */
uint64_t adr_int : 1; /**< Address decode error interrupt enable */
#else
uint64_t adr_int : 1;
uint64_t wait_int : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_boot_int_s cn30xx;
struct cvmx_mio_boot_int_s cn31xx;
struct cvmx_mio_boot_int_s cn38xx;
struct cvmx_mio_boot_int_s cn38xxp2;
struct cvmx_mio_boot_int_s cn50xx;
struct cvmx_mio_boot_int_s cn52xx;
struct cvmx_mio_boot_int_s cn52xxp1;
struct cvmx_mio_boot_int_s cn56xx;
struct cvmx_mio_boot_int_s cn56xxp1;
struct cvmx_mio_boot_int_s cn58xx;
struct cvmx_mio_boot_int_s cn58xxp1;
} cvmx_mio_boot_int_t;
/**
* cvmx_mio_boot_loc_adr
*
* MIO_BOOT_LOC_ADR = MIO Boot Local Memory Address Register
*
* Specifies the address for reading or writing the local memory. This address will post-increment
* following an access to the MIO Boot Local Memory Data Register (MIO_BOOT_LOC_DAT).
*
* Local memory region 0 exists from addresses 0x00 - 0x78.
* Local memory region 1 exists from addresses 0x80 - 0xf8.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_loc_adr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t adr : 5; /**< Local memory address */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t adr : 5;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_boot_loc_adr_s cn30xx;
struct cvmx_mio_boot_loc_adr_s cn31xx;
struct cvmx_mio_boot_loc_adr_s cn38xx;
struct cvmx_mio_boot_loc_adr_s cn38xxp2;
struct cvmx_mio_boot_loc_adr_s cn50xx;
struct cvmx_mio_boot_loc_adr_s cn52xx;
struct cvmx_mio_boot_loc_adr_s cn52xxp1;
struct cvmx_mio_boot_loc_adr_s cn56xx;
struct cvmx_mio_boot_loc_adr_s cn56xxp1;
struct cvmx_mio_boot_loc_adr_s cn58xx;
struct cvmx_mio_boot_loc_adr_s cn58xxp1;
} cvmx_mio_boot_loc_adr_t;
/**
* cvmx_mio_boot_loc_cfg#
*
* MIO_BOOT_LOC_CFG = MIO Boot Local Region Config Register (1 per region * 2 regions)
*
* Contains local region enable and local region base address parameters. Each local region is 128
* bytes organized as 16 entries x 8 bytes.
*
* Base address specifies address bits [31:7] of the region.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_loc_cfgx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t en : 1; /**< Local region X enable */
uint64_t reserved_28_30 : 3;
uint64_t base : 25; /**< Local region X base address */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t base : 25;
uint64_t reserved_28_30 : 3;
uint64_t en : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_mio_boot_loc_cfgx_s cn30xx;
struct cvmx_mio_boot_loc_cfgx_s cn31xx;
struct cvmx_mio_boot_loc_cfgx_s cn38xx;
struct cvmx_mio_boot_loc_cfgx_s cn38xxp2;
struct cvmx_mio_boot_loc_cfgx_s cn50xx;
struct cvmx_mio_boot_loc_cfgx_s cn52xx;
struct cvmx_mio_boot_loc_cfgx_s cn52xxp1;
struct cvmx_mio_boot_loc_cfgx_s cn56xx;
struct cvmx_mio_boot_loc_cfgx_s cn56xxp1;
struct cvmx_mio_boot_loc_cfgx_s cn58xx;
struct cvmx_mio_boot_loc_cfgx_s cn58xxp1;
} cvmx_mio_boot_loc_cfgx_t;
/**
* cvmx_mio_boot_loc_dat
*
* MIO_BOOT_LOC_DAT = MIO Boot Local Memory Data Register
*
* This is a pseudo-register that will read/write the local memory at the address specified by the MIO
* Boot Local Address Register (MIO_BOOT_LOC_ADR) when accessed.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_loc_dat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Local memory data */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_mio_boot_loc_dat_s cn30xx;
struct cvmx_mio_boot_loc_dat_s cn31xx;
struct cvmx_mio_boot_loc_dat_s cn38xx;
struct cvmx_mio_boot_loc_dat_s cn38xxp2;
struct cvmx_mio_boot_loc_dat_s cn50xx;
struct cvmx_mio_boot_loc_dat_s cn52xx;
struct cvmx_mio_boot_loc_dat_s cn52xxp1;
struct cvmx_mio_boot_loc_dat_s cn56xx;
struct cvmx_mio_boot_loc_dat_s cn56xxp1;
struct cvmx_mio_boot_loc_dat_s cn58xx;
struct cvmx_mio_boot_loc_dat_s cn58xxp1;
} cvmx_mio_boot_loc_dat_t;
/**
* cvmx_mio_boot_pin_defs
*
* MIO_BOOT_PIN_DEFS = MIO Boot Pin Defaults Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_pin_defs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t ale : 1; /**< Region 0 default ALE mode */
uint64_t width : 1; /**< Region 0 default bus width */
uint64_t dmack_p2 : 1; /**< boot_dmack[2] default polarity */
uint64_t dmack_p1 : 1; /**< boot_dmack[1] default polarity */
uint64_t dmack_p0 : 1; /**< boot_dmack[0] default polarity */
uint64_t term : 2; /**< Selects default driver termination */
uint64_t nand : 1; /**< Region 0 is NAND flash */
uint64_t reserved_0_7 : 8;
#else
uint64_t reserved_0_7 : 8;
uint64_t nand : 1;
uint64_t term : 2;
uint64_t dmack_p0 : 1;
uint64_t dmack_p1 : 1;
uint64_t dmack_p2 : 1;
uint64_t width : 1;
uint64_t ale : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_mio_boot_pin_defs_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t ale : 1; /**< Region 0 default ALE mode */
uint64_t width : 1; /**< Region 0 default bus width */
uint64_t reserved_13_13 : 1;
uint64_t dmack_p1 : 1; /**< boot_dmack[1] default polarity */
uint64_t dmack_p0 : 1; /**< boot_dmack[0] default polarity */
uint64_t term : 2; /**< Selects default driver termination */
uint64_t nand : 1; /**< Region 0 is NAND flash */
uint64_t reserved_0_7 : 8;
#else
uint64_t reserved_0_7 : 8;
uint64_t nand : 1;
uint64_t term : 2;
uint64_t dmack_p0 : 1;
uint64_t dmack_p1 : 1;
uint64_t reserved_13_13 : 1;
uint64_t width : 1;
uint64_t ale : 1;
uint64_t reserved_16_63 : 48;
#endif
} cn52xx;
struct cvmx_mio_boot_pin_defs_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t ale : 1; /**< Region 0 default ALE mode */
uint64_t width : 1; /**< Region 0 default bus width */
uint64_t dmack_p2 : 1; /**< boot_dmack[2] default polarity */
uint64_t dmack_p1 : 1; /**< boot_dmack[1] default polarity */
uint64_t dmack_p0 : 1; /**< boot_dmack[0] default polarity */
uint64_t term : 2; /**< Selects default driver termination */
uint64_t reserved_0_8 : 9;
#else
uint64_t reserved_0_8 : 9;
uint64_t term : 2;
uint64_t dmack_p0 : 1;
uint64_t dmack_p1 : 1;
uint64_t dmack_p2 : 1;
uint64_t width : 1;
uint64_t ale : 1;
uint64_t reserved_16_63 : 48;
#endif
} cn56xx;
} cvmx_mio_boot_pin_defs_t;
/**
* cvmx_mio_boot_reg_cfg#
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_reg_cfgx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t dmack : 2; /**< Region X DMACK */
uint64_t tim_mult : 2; /**< Region X timing multiplier */
uint64_t rd_dly : 3; /**< Region X read sample delay */
uint64_t sam : 1; /**< Region X SAM mode */
uint64_t we_ext : 2; /**< Region X write enable count extension */
uint64_t oe_ext : 2; /**< Region X output enable count extension */
uint64_t en : 1; /**< Region X enable */
uint64_t orbit : 1; /**< Region X or bit */
uint64_t ale : 1; /**< Region X ALE mode */
uint64_t width : 1; /**< Region X bus width */
uint64_t size : 12; /**< Region X size */
uint64_t base : 16; /**< Region X base address */
#else
uint64_t base : 16;
uint64_t size : 12;
uint64_t width : 1;
uint64_t ale : 1;
uint64_t orbit : 1;
uint64_t en : 1;
uint64_t oe_ext : 2;
uint64_t we_ext : 2;
uint64_t sam : 1;
uint64_t rd_dly : 3;
uint64_t tim_mult : 2;
uint64_t dmack : 2;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_mio_boot_reg_cfgx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t sam : 1; /**< Region X SAM mode */
uint64_t we_ext : 2; /**< Region X write enable count extension */
uint64_t oe_ext : 2; /**< Region X output enable count extension */
uint64_t en : 1; /**< Region X enable */
uint64_t orbit : 1; /**< Region X or bit */
uint64_t ale : 1; /**< Region X ALE mode */
uint64_t width : 1; /**< Region X bus width */
uint64_t size : 12; /**< Region X size */
uint64_t base : 16; /**< Region X base address */
#else
uint64_t base : 16;
uint64_t size : 12;
uint64_t width : 1;
uint64_t ale : 1;
uint64_t orbit : 1;
uint64_t en : 1;
uint64_t oe_ext : 2;
uint64_t we_ext : 2;
uint64_t sam : 1;
uint64_t reserved_37_63 : 27;
#endif
} cn30xx;
struct cvmx_mio_boot_reg_cfgx_cn30xx cn31xx;
struct cvmx_mio_boot_reg_cfgx_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t en : 1; /**< Region X enable */
uint64_t orbit : 1; /**< Region X or bit */
uint64_t reserved_28_29 : 2;
uint64_t size : 12; /**< Region X size */
uint64_t base : 16; /**< Region X base address */
#else
uint64_t base : 16;
uint64_t size : 12;
uint64_t reserved_28_29 : 2;
uint64_t orbit : 1;
uint64_t en : 1;
uint64_t reserved_32_63 : 32;
#endif
} cn38xx;
struct cvmx_mio_boot_reg_cfgx_cn38xx cn38xxp2;
struct cvmx_mio_boot_reg_cfgx_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_42_63 : 22;
uint64_t tim_mult : 2; /**< Region X timing multiplier */
uint64_t rd_dly : 3; /**< Region X read sample delay */
uint64_t sam : 1; /**< Region X SAM mode */
uint64_t we_ext : 2; /**< Region X write enable count extension */
uint64_t oe_ext : 2; /**< Region X output enable count extension */
uint64_t en : 1; /**< Region X enable */
uint64_t orbit : 1; /**< Region X or bit */
uint64_t ale : 1; /**< Region X ALE mode */
uint64_t width : 1; /**< Region X bus width */
uint64_t size : 12; /**< Region X size */
uint64_t base : 16; /**< Region X base address */
#else
uint64_t base : 16;
uint64_t size : 12;
uint64_t width : 1;
uint64_t ale : 1;
uint64_t orbit : 1;
uint64_t en : 1;
uint64_t oe_ext : 2;
uint64_t we_ext : 2;
uint64_t sam : 1;
uint64_t rd_dly : 3;
uint64_t tim_mult : 2;
uint64_t reserved_42_63 : 22;
#endif
} cn50xx;
struct cvmx_mio_boot_reg_cfgx_s cn52xx;
struct cvmx_mio_boot_reg_cfgx_s cn52xxp1;
struct cvmx_mio_boot_reg_cfgx_s cn56xx;
struct cvmx_mio_boot_reg_cfgx_s cn56xxp1;
struct cvmx_mio_boot_reg_cfgx_cn30xx cn58xx;
struct cvmx_mio_boot_reg_cfgx_cn30xx cn58xxp1;
} cvmx_mio_boot_reg_cfgx_t;
/**
* cvmx_mio_boot_reg_tim#
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_reg_timx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pagem : 1; /**< Region X page mode */
uint64_t waitm : 1; /**< Region X wait mode */
uint64_t pages : 2; /**< Region X page size */
uint64_t ale : 6; /**< Region X ALE count */
uint64_t page : 6; /**< Region X page count */
uint64_t wait : 6; /**< Region X wait count */
uint64_t pause : 6; /**< Region X pause count */
uint64_t wr_hld : 6; /**< Region X write hold count */
uint64_t rd_hld : 6; /**< Region X read hold count */
uint64_t we : 6; /**< Region X write enable count */
uint64_t oe : 6; /**< Region X output enable count */
uint64_t ce : 6; /**< Region X chip enable count */
uint64_t adr : 6; /**< Region X address count */
#else
uint64_t adr : 6;
uint64_t ce : 6;
uint64_t oe : 6;
uint64_t we : 6;
uint64_t rd_hld : 6;
uint64_t wr_hld : 6;
uint64_t pause : 6;
uint64_t wait : 6;
uint64_t page : 6;
uint64_t ale : 6;
uint64_t pages : 2;
uint64_t waitm : 1;
uint64_t pagem : 1;
#endif
} s;
struct cvmx_mio_boot_reg_timx_s cn30xx;
struct cvmx_mio_boot_reg_timx_s cn31xx;
struct cvmx_mio_boot_reg_timx_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pagem : 1; /**< Region X page mode */
uint64_t waitm : 1; /**< Region X wait mode */
uint64_t pages : 2; /**< Region X page size (NOT IN PASS 1) */
uint64_t reserved_54_59 : 6;
uint64_t page : 6; /**< Region X page count */
uint64_t wait : 6; /**< Region X wait count */
uint64_t pause : 6; /**< Region X pause count */
uint64_t wr_hld : 6; /**< Region X write hold count */
uint64_t rd_hld : 6; /**< Region X read hold count */
uint64_t we : 6; /**< Region X write enable count */
uint64_t oe : 6; /**< Region X output enable count */
uint64_t ce : 6; /**< Region X chip enable count */
uint64_t adr : 6; /**< Region X address count */
#else
uint64_t adr : 6;
uint64_t ce : 6;
uint64_t oe : 6;
uint64_t we : 6;
uint64_t rd_hld : 6;
uint64_t wr_hld : 6;
uint64_t pause : 6;
uint64_t wait : 6;
uint64_t page : 6;
uint64_t reserved_54_59 : 6;
uint64_t pages : 2;
uint64_t waitm : 1;
uint64_t pagem : 1;
#endif
} cn38xx;
struct cvmx_mio_boot_reg_timx_cn38xx cn38xxp2;
struct cvmx_mio_boot_reg_timx_s cn50xx;
struct cvmx_mio_boot_reg_timx_s cn52xx;
struct cvmx_mio_boot_reg_timx_s cn52xxp1;
struct cvmx_mio_boot_reg_timx_s cn56xx;
struct cvmx_mio_boot_reg_timx_s cn56xxp1;
struct cvmx_mio_boot_reg_timx_s cn58xx;
struct cvmx_mio_boot_reg_timx_s cn58xxp1;
} cvmx_mio_boot_reg_timx_t;
/**
* cvmx_mio_boot_thr
*
* MIO_BOOT_THR = MIO Boot Threshold Register
*
* Contains MIO Boot threshold values:
*
* FIF_THR = Assert ncb__busy when the Boot NCB input FIFO reaches this level (not typically for
* customer use).
*
* DMA_THR = When non-DMA accesses are pending, perform a DMA access after this value of non-DMA
* accesses have completed. If set to zero, only perform a DMA access when non-DMA
* accesses are not pending.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_boot_thr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_22_63 : 42;
uint64_t dma_thr : 6; /**< DMA threshold */
uint64_t reserved_14_15 : 2;
uint64_t fif_cnt : 6; /**< Current NCB FIFO count */
uint64_t reserved_6_7 : 2;
uint64_t fif_thr : 6; /**< NCB busy threshold */
#else
uint64_t fif_thr : 6;
uint64_t reserved_6_7 : 2;
uint64_t fif_cnt : 6;
uint64_t reserved_14_15 : 2;
uint64_t dma_thr : 6;
uint64_t reserved_22_63 : 42;
#endif
} s;
struct cvmx_mio_boot_thr_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t fif_cnt : 6; /**< Current NCB FIFO count */
uint64_t reserved_6_7 : 2;
uint64_t fif_thr : 6; /**< NCB busy threshold */
#else
uint64_t fif_thr : 6;
uint64_t reserved_6_7 : 2;
uint64_t fif_cnt : 6;
uint64_t reserved_14_63 : 50;
#endif
} cn30xx;
struct cvmx_mio_boot_thr_cn30xx cn31xx;
struct cvmx_mio_boot_thr_cn30xx cn38xx;
struct cvmx_mio_boot_thr_cn30xx cn38xxp2;
struct cvmx_mio_boot_thr_cn30xx cn50xx;
struct cvmx_mio_boot_thr_s cn52xx;
struct cvmx_mio_boot_thr_s cn52xxp1;
struct cvmx_mio_boot_thr_s cn56xx;
struct cvmx_mio_boot_thr_s cn56xxp1;
struct cvmx_mio_boot_thr_cn30xx cn58xx;
struct cvmx_mio_boot_thr_cn30xx cn58xxp1;
} cvmx_mio_boot_thr_t;
/**
* cvmx_mio_fus_bnk_dat#
*
* Notes:
* The intial state of MIO_FUS_BNK_DAT* is as if bank1 was just read i.e. DAT* = fus[511:256]
*
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_bnk_datx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t dat : 64; /**< Efuse bank store
For reads, the DAT gets the fus bank last read
For write, the DAT determines which fuses to blow */
#else
uint64_t dat : 64;
#endif
} s;
struct cvmx_mio_fus_bnk_datx_s cn50xx;
struct cvmx_mio_fus_bnk_datx_s cn52xx;
struct cvmx_mio_fus_bnk_datx_s cn52xxp1;
struct cvmx_mio_fus_bnk_datx_s cn56xx;
struct cvmx_mio_fus_bnk_datx_s cn56xxp1;
struct cvmx_mio_fus_bnk_datx_s cn58xx;
struct cvmx_mio_fus_bnk_datx_s cn58xxp1;
} cvmx_mio_fus_bnk_datx_t;
/**
* cvmx_mio_fus_dat0
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_dat0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t man_info : 32; /**< Fuse information - manufacturing info [31:0] */
#else
uint64_t man_info : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_mio_fus_dat0_s cn30xx;
struct cvmx_mio_fus_dat0_s cn31xx;
struct cvmx_mio_fus_dat0_s cn38xx;
struct cvmx_mio_fus_dat0_s cn38xxp2;
struct cvmx_mio_fus_dat0_s cn50xx;
struct cvmx_mio_fus_dat0_s cn52xx;
struct cvmx_mio_fus_dat0_s cn52xxp1;
struct cvmx_mio_fus_dat0_s cn56xx;
struct cvmx_mio_fus_dat0_s cn56xxp1;
struct cvmx_mio_fus_dat0_s cn58xx;
struct cvmx_mio_fus_dat0_s cn58xxp1;
} cvmx_mio_fus_dat0_t;
/**
* cvmx_mio_fus_dat1
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_dat1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t man_info : 32; /**< Fuse information - manufacturing info [63:32] */
#else
uint64_t man_info : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_mio_fus_dat1_s cn30xx;
struct cvmx_mio_fus_dat1_s cn31xx;
struct cvmx_mio_fus_dat1_s cn38xx;
struct cvmx_mio_fus_dat1_s cn38xxp2;
struct cvmx_mio_fus_dat1_s cn50xx;
struct cvmx_mio_fus_dat1_s cn52xx;
struct cvmx_mio_fus_dat1_s cn52xxp1;
struct cvmx_mio_fus_dat1_s cn56xx;
struct cvmx_mio_fus_dat1_s cn56xxp1;
struct cvmx_mio_fus_dat1_s cn58xx;
struct cvmx_mio_fus_dat1_s cn58xxp1;
} cvmx_mio_fus_dat1_t;
/**
* cvmx_mio_fus_dat2
*
* Notes:
* CHIP_ID is consumed in several places within Octeon.
*
* * Core COP0 ProcessorIdentification[Revision]
* * Core EJTAG DeviceIdentification[Version]
* * PCI_CFG02[RID]
* * JTAG controller
*
* Note: The JTAG controller gets CHIP_ID[3:0] solely from the laser fuses.
* Modification to the efuses will not change what the JTAG controller reports
* for CHIP_ID.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_dat2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t fus318 : 1; /**< Fuse information - a copy of fuse318 */
uint64_t raid_en : 1; /**< Fuse information - RAID enabled */
uint64_t reserved_30_31 : 2;
uint64_t nokasu : 1; /**< Fuse information - Disable Kasumi */
uint64_t nodfa_cp2 : 1; /**< Fuse information - DFA Disable (CP2) */
uint64_t nomul : 1; /**< Fuse information - VMUL disable */
uint64_t nocrypto : 1; /**< Fuse information - AES/DES/HASH disable */
uint64_t rst_sht : 1; /**< Fuse information - When set, use short reset count */
uint64_t bist_dis : 1; /**< Fuse information - BIST Disable */
uint64_t chip_id : 8; /**< Fuse information - CHIP_ID */
uint64_t reserved_0_15 : 16;
#else
uint64_t reserved_0_15 : 16;
uint64_t chip_id : 8;
uint64_t bist_dis : 1;
uint64_t rst_sht : 1;
uint64_t nocrypto : 1;
uint64_t nomul : 1;
uint64_t nodfa_cp2 : 1;
uint64_t nokasu : 1;
uint64_t reserved_30_31 : 2;
uint64_t raid_en : 1;
uint64_t fus318 : 1;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_mio_fus_dat2_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t nodfa_cp2 : 1; /**< Fuse information - DFA Disable (CP2) */
uint64_t nomul : 1; /**< Fuse information - VMUL disable */
uint64_t nocrypto : 1; /**< Fuse information - AES/DES/HASH disable */
uint64_t rst_sht : 1; /**< Fuse information - When set, use short reset count */
uint64_t bist_dis : 1; /**< Fuse information - BIST Disable */
uint64_t chip_id : 8; /**< Fuse information - CHIP_ID */
uint64_t pll_off : 4; /**< Fuse information - core pll offset
Used to compute the base offset for the core pll.
the offset will be (PLL_OFF ^ 8)
Note, these fuses can only be set from laser fuse */
uint64_t reserved_1_11 : 11;
uint64_t pp_dis : 1; /**< Fuse information - PP_DISABLES */
#else
uint64_t pp_dis : 1;
uint64_t reserved_1_11 : 11;
uint64_t pll_off : 4;
uint64_t chip_id : 8;
uint64_t bist_dis : 1;
uint64_t rst_sht : 1;
uint64_t nocrypto : 1;
uint64_t nomul : 1;
uint64_t nodfa_cp2 : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn30xx;
struct cvmx_mio_fus_dat2_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t nodfa_cp2 : 1; /**< Fuse information - DFA Disable (CP2) */
uint64_t nomul : 1; /**< Fuse information - VMUL disable */
uint64_t nocrypto : 1; /**< Fuse information - AES/DES/HASH disable */
uint64_t rst_sht : 1; /**< Fuse information - When set, use short reset count */
uint64_t bist_dis : 1; /**< Fuse information - BIST Disable */
uint64_t chip_id : 8; /**< Fuse information - CHIP_ID */
uint64_t pll_off : 4; /**< Fuse information - core pll offset
Used to compute the base offset for the core pll.
the offset will be (PLL_OFF ^ 8)
Note, these fuses can only be set from laser fuse */
uint64_t reserved_2_11 : 10;
uint64_t pp_dis : 2; /**< Fuse information - PP_DISABLES */
#else
uint64_t pp_dis : 2;
uint64_t reserved_2_11 : 10;
uint64_t pll_off : 4;
uint64_t chip_id : 8;
uint64_t bist_dis : 1;
uint64_t rst_sht : 1;
uint64_t nocrypto : 1;
uint64_t nomul : 1;
uint64_t nodfa_cp2 : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn31xx;
struct cvmx_mio_fus_dat2_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t nodfa_cp2 : 1; /**< Fuse information - DFA Disable (CP2)
(PASS2 Only) */
uint64_t nomul : 1; /**< Fuse information - VMUL disable
(PASS2 Only) */
uint64_t nocrypto : 1; /**< Fuse information - AES/DES/HASH disable
(PASS2 Only) */
uint64_t rst_sht : 1; /**< Fuse information - When set, use short reset count */
uint64_t bist_dis : 1; /**< Fuse information - BIST Disable */
uint64_t chip_id : 8; /**< Fuse information - CHIP_ID */
uint64_t pp_dis : 16; /**< Fuse information - PP_DISABLES */
#else
uint64_t pp_dis : 16;
uint64_t chip_id : 8;
uint64_t bist_dis : 1;
uint64_t rst_sht : 1;
uint64_t nocrypto : 1;
uint64_t nomul : 1;
uint64_t nodfa_cp2 : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn38xx;
struct cvmx_mio_fus_dat2_cn38xx cn38xxp2;
struct cvmx_mio_fus_dat2_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t fus318 : 1; /**< Fuse information - a copy of fuse318 */
uint64_t raid_en : 1; /**< Fuse information - RAID enabled
(5020 does not have RAID co-processor) */
uint64_t reserved_30_31 : 2;
uint64_t nokasu : 1; /**< Fuse information - Disable Kasumi */
uint64_t nodfa_cp2 : 1; /**< Fuse information - DFA Disable (CP2)
(5020 does not have DFA co-processor) */
uint64_t nomul : 1; /**< Fuse information - VMUL disable */
uint64_t nocrypto : 1; /**< Fuse information - AES/DES/HASH disable */
uint64_t rst_sht : 1; /**< Fuse information - When set, use short reset count */
uint64_t bist_dis : 1; /**< Fuse information - BIST Disable */
uint64_t chip_id : 8; /**< Fuse information - CHIP_ID */
uint64_t reserved_2_15 : 14;
uint64_t pp_dis : 2; /**< Fuse information - PP_DISABLES */
#else
uint64_t pp_dis : 2;
uint64_t reserved_2_15 : 14;
uint64_t chip_id : 8;
uint64_t bist_dis : 1;
uint64_t rst_sht : 1;
uint64_t nocrypto : 1;
uint64_t nomul : 1;
uint64_t nodfa_cp2 : 1;
uint64_t nokasu : 1;
uint64_t reserved_30_31 : 2;
uint64_t raid_en : 1;
uint64_t fus318 : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn50xx;
struct cvmx_mio_fus_dat2_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t fus318 : 1; /**< Fuse information - a copy of fuse318 */
uint64_t raid_en : 1; /**< Fuse information - RAID enabled */
uint64_t reserved_30_31 : 2;
uint64_t nokasu : 1; /**< Fuse information - Disable Kasumi */
uint64_t nodfa_cp2 : 1; /**< Fuse information - DFA Disable (CP2) */
uint64_t nomul : 1; /**< Fuse information - VMUL disable */
uint64_t nocrypto : 1; /**< Fuse information - AES/DES/HASH disable */
uint64_t rst_sht : 1; /**< Fuse information - When set, use short reset count */
uint64_t bist_dis : 1; /**< Fuse information - BIST Disable */
uint64_t chip_id : 8; /**< Fuse information - CHIP_ID */
uint64_t reserved_4_15 : 12;
uint64_t pp_dis : 4; /**< Fuse information - PP_DISABLES */
#else
uint64_t pp_dis : 4;
uint64_t reserved_4_15 : 12;
uint64_t chip_id : 8;
uint64_t bist_dis : 1;
uint64_t rst_sht : 1;
uint64_t nocrypto : 1;
uint64_t nomul : 1;
uint64_t nodfa_cp2 : 1;
uint64_t nokasu : 1;
uint64_t reserved_30_31 : 2;
uint64_t raid_en : 1;
uint64_t fus318 : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn52xx;
struct cvmx_mio_fus_dat2_cn52xx cn52xxp1;
struct cvmx_mio_fus_dat2_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t fus318 : 1; /**< Fuse information - a copy of fuse318 */
uint64_t raid_en : 1; /**< Fuse information - RAID enabled */
uint64_t reserved_30_31 : 2;
uint64_t nokasu : 1; /**< Fuse information - Disable Kasumi */
uint64_t nodfa_cp2 : 1; /**< Fuse information - DFA Disable (CP2) */
uint64_t nomul : 1; /**< Fuse information - VMUL disable */
uint64_t nocrypto : 1; /**< Fuse information - AES/DES/HASH disable */
uint64_t rst_sht : 1; /**< Fuse information - When set, use short reset count */
uint64_t bist_dis : 1; /**< Fuse information - BIST Disable */
uint64_t chip_id : 8; /**< Fuse information - CHIP_ID */
uint64_t reserved_12_15 : 4;
uint64_t pp_dis : 12; /**< Fuse information - PP_DISABLES */
#else
uint64_t pp_dis : 12;
uint64_t reserved_12_15 : 4;
uint64_t chip_id : 8;
uint64_t bist_dis : 1;
uint64_t rst_sht : 1;
uint64_t nocrypto : 1;
uint64_t nomul : 1;
uint64_t nodfa_cp2 : 1;
uint64_t nokasu : 1;
uint64_t reserved_30_31 : 2;
uint64_t raid_en : 1;
uint64_t fus318 : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn56xx;
struct cvmx_mio_fus_dat2_cn56xx cn56xxp1;
struct cvmx_mio_fus_dat2_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_30_63 : 34;
uint64_t nokasu : 1; /**< Fuse information - Disable Kasumi */
uint64_t nodfa_cp2 : 1; /**< Fuse information - DFA Disable (CP2) */
uint64_t nomul : 1; /**< Fuse information - VMUL disable */
uint64_t nocrypto : 1; /**< Fuse information - AES/DES/HASH disable */
uint64_t rst_sht : 1; /**< Fuse information - When set, use short reset count */
uint64_t bist_dis : 1; /**< Fuse information - BIST Disable */
uint64_t chip_id : 8; /**< Fuse information - CHIP_ID */
uint64_t pp_dis : 16; /**< Fuse information - PP_DISABLES */
#else
uint64_t pp_dis : 16;
uint64_t chip_id : 8;
uint64_t bist_dis : 1;
uint64_t rst_sht : 1;
uint64_t nocrypto : 1;
uint64_t nomul : 1;
uint64_t nodfa_cp2 : 1;
uint64_t nokasu : 1;
uint64_t reserved_30_63 : 34;
#endif
} cn58xx;
struct cvmx_mio_fus_dat2_cn58xx cn58xxp1;
} cvmx_mio_fus_dat2_t;
/**
* cvmx_mio_fus_dat3
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_dat3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t pll_div4 : 1; /**< Fuse information - PLL DIV4 mode
(laser fuse only) */
uint64_t zip_crip : 2; /**< Fuse information - Zip Cripple */
uint64_t bar2_en : 1; /**< Fuse information - BAR2 Enable (when blown '1') */
uint64_t efus_lck : 1; /**< Fuse information - efuse lockdown */
uint64_t efus_ign : 1; /**< Fuse information - efuse ignore
This bit only has side effects when blown in
the laser fuses. It is ignore if only set in
efuse store. */
uint64_t nozip : 1; /**< Fuse information - ZIP disable */
uint64_t nodfa_dte : 1; /**< Fuse information - DFA Disable (DTE) */
uint64_t icache : 24; /**< Fuse information - ICACHE Hard Repair Data */
#else
uint64_t icache : 24;
uint64_t nodfa_dte : 1;
uint64_t nozip : 1;
uint64_t efus_ign : 1;
uint64_t efus_lck : 1;
uint64_t bar2_en : 1;
uint64_t zip_crip : 2;
uint64_t pll_div4 : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_mio_fus_dat3_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t pll_div4 : 1; /**< Fuse information - PLL DIV4 mode
(laser fuse only) */
uint64_t reserved_29_30 : 2;
uint64_t bar2_en : 1; /**< Fuse information - BAR2 Enable (when blown '1') */
uint64_t efus_lck : 1; /**< Fuse information - efuse lockdown */
uint64_t efus_ign : 1; /**< Fuse information - efuse ignore
This bit only has side effects when blown in
the laser fuses. It is ignore if only set in
efuse store. */
uint64_t nozip : 1; /**< Fuse information - ZIP disable */
uint64_t nodfa_dte : 1; /**< Fuse information - DFA Disable (DTE) */
uint64_t icache : 24; /**< Fuse information - ICACHE Hard Repair Data */
#else
uint64_t icache : 24;
uint64_t nodfa_dte : 1;
uint64_t nozip : 1;
uint64_t efus_ign : 1;
uint64_t efus_lck : 1;
uint64_t bar2_en : 1;
uint64_t reserved_29_30 : 2;
uint64_t pll_div4 : 1;
uint64_t reserved_32_63 : 32;
#endif
} cn30xx;
struct cvmx_mio_fus_dat3_s cn31xx;
struct cvmx_mio_fus_dat3_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t zip_crip : 2; /**< Fuse information - Zip Cripple
(PASS3 Only) */
uint64_t bar2_en : 1; /**< Fuse information - BAR2 Enable (when blown '1')
(PASS2 Only) */
uint64_t efus_lck : 1; /**< Fuse information - efuse lockdown
(PASS2 Only) */
uint64_t efus_ign : 1; /**< Fuse information - efuse ignore
This bit only has side effects when blown in
the laser fuses. It is ignore if only set in
efuse store.
(PASS2 Only) */
uint64_t nozip : 1; /**< Fuse information - ZIP disable
(PASS2 Only) */
uint64_t nodfa_dte : 1; /**< Fuse information - DFA Disable (DTE)
(PASS2 Only) */
uint64_t icache : 24; /**< Fuse information - ICACHE Hard Repair Data */
#else
uint64_t icache : 24;
uint64_t nodfa_dte : 1;
uint64_t nozip : 1;
uint64_t efus_ign : 1;
uint64_t efus_lck : 1;
uint64_t bar2_en : 1;
uint64_t zip_crip : 2;
uint64_t reserved_31_63 : 33;
#endif
} cn38xx;
struct cvmx_mio_fus_dat3_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t bar2_en : 1; /**< Fuse information - BAR2 Enable (when blown '1')
(PASS2 Only) */
uint64_t efus_lck : 1; /**< Fuse information - efuse lockdown
(PASS2 Only) */
uint64_t efus_ign : 1; /**< Fuse information - efuse ignore
This bit only has side effects when blown in
the laser fuses. It is ignore if only set in
efuse store.
(PASS2 Only) */
uint64_t nozip : 1; /**< Fuse information - ZIP disable
(PASS2 Only) */
uint64_t nodfa_dte : 1; /**< Fuse information - DFA Disable (DTE)
(PASS2 Only) */
uint64_t icache : 24; /**< Fuse information - ICACHE Hard Repair Data */
#else
uint64_t icache : 24;
uint64_t nodfa_dte : 1;
uint64_t nozip : 1;
uint64_t efus_ign : 1;
uint64_t efus_lck : 1;
uint64_t bar2_en : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn38xxp2;
struct cvmx_mio_fus_dat3_cn38xx cn50xx;
struct cvmx_mio_fus_dat3_cn38xx cn52xx;
struct cvmx_mio_fus_dat3_cn38xx cn52xxp1;
struct cvmx_mio_fus_dat3_cn38xx cn56xx;
struct cvmx_mio_fus_dat3_cn38xx cn56xxp1;
struct cvmx_mio_fus_dat3_cn38xx cn58xx;
struct cvmx_mio_fus_dat3_cn38xx cn58xxp1;
} cvmx_mio_fus_dat3_t;
/**
* cvmx_mio_fus_ema
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_ema_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t eff_ema : 3; /**< Effective EMA value */
uint64_t reserved_3_3 : 1;
uint64_t ema : 3; /**< EMA Settings */
#else
uint64_t ema : 3;
uint64_t reserved_3_3 : 1;
uint64_t eff_ema : 3;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_mio_fus_ema_s cn50xx;
struct cvmx_mio_fus_ema_s cn52xx;
struct cvmx_mio_fus_ema_s cn52xxp1;
struct cvmx_mio_fus_ema_s cn56xx;
struct cvmx_mio_fus_ema_s cn56xxp1;
struct cvmx_mio_fus_ema_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t ema : 2; /**< EMA Settings */
#else
uint64_t ema : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn58xx;
struct cvmx_mio_fus_ema_cn58xx cn58xxp1;
} cvmx_mio_fus_ema_t;
/**
* cvmx_mio_fus_pdf
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_pdf_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pdf : 64; /**< Fuse information - Product Definition Field */
#else
uint64_t pdf : 64;
#endif
} s;
struct cvmx_mio_fus_pdf_s cn50xx;
struct cvmx_mio_fus_pdf_s cn52xx;
struct cvmx_mio_fus_pdf_s cn52xxp1;
struct cvmx_mio_fus_pdf_s cn56xx;
struct cvmx_mio_fus_pdf_s cn56xxp1;
struct cvmx_mio_fus_pdf_s cn58xx;
} cvmx_mio_fus_pdf_t;
/**
* cvmx_mio_fus_pll
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_pll_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t rfslip : 1; /**< PLL reference clock slip */
uint64_t fbslip : 1; /**< PLL feedback clock slip */
#else
uint64_t fbslip : 1;
uint64_t rfslip : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_fus_pll_s cn50xx;
struct cvmx_mio_fus_pll_s cn52xx;
struct cvmx_mio_fus_pll_s cn52xxp1;
struct cvmx_mio_fus_pll_s cn56xx;
struct cvmx_mio_fus_pll_s cn56xxp1;
struct cvmx_mio_fus_pll_s cn58xx;
struct cvmx_mio_fus_pll_s cn58xxp1;
} cvmx_mio_fus_pll_t;
/**
* cvmx_mio_fus_prog
*
* Notes:
* To write a bank of fuses, SW must set MIO_FUS_WADR[ADDR] to the bank to be
* programmed and then set each bit within MIO_FUS_BNK_DATX to indicate which
* fuses to blow. Once ADDR, and DAT are setup, SW can write to
* MIO_FUS_PROG[PROG] to start the bank write and poll on PROG. Once PROG is
* clear, the bank write is complete.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_prog_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t prog : 1; /**< Blow the fuse bank
SW will set PROG, and then the HW will clear
when the PROG bank is complete */
#else
uint64_t prog : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_fus_prog_s cn30xx;
struct cvmx_mio_fus_prog_s cn31xx;
struct cvmx_mio_fus_prog_s cn38xx;
struct cvmx_mio_fus_prog_s cn38xxp2;
struct cvmx_mio_fus_prog_s cn50xx;
struct cvmx_mio_fus_prog_s cn52xx;
struct cvmx_mio_fus_prog_s cn52xxp1;
struct cvmx_mio_fus_prog_s cn56xx;
struct cvmx_mio_fus_prog_s cn56xxp1;
struct cvmx_mio_fus_prog_s cn58xx;
struct cvmx_mio_fus_prog_s cn58xxp1;
} cvmx_mio_fus_prog_t;
/**
* cvmx_mio_fus_prog_times
*
* Notes:
* All values must be > 0 for correct electrical operation.
*
* The reset values are a conservative version for a 50MHz ref_clk.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_prog_times_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_33_63 : 31;
uint64_t prog_pin : 1; /**< efuse program pin */
uint64_t out : 8; /**< efuse timing param (ref_clks to delay 10ns) */
uint64_t sclk_lo : 4; /**< efuse timing param (ref_clks to delay 5ns) */
uint64_t sclk_hi : 12; /**< efuse timing param (ref_clks to delay 1000ns) */
uint64_t setup : 8; /**< efuse timing param (ref_clks to delay 10ns) */
#else
uint64_t setup : 8;
uint64_t sclk_hi : 12;
uint64_t sclk_lo : 4;
uint64_t out : 8;
uint64_t prog_pin : 1;
uint64_t reserved_33_63 : 31;
#endif
} s;
struct cvmx_mio_fus_prog_times_s cn50xx;
struct cvmx_mio_fus_prog_times_s cn52xx;
struct cvmx_mio_fus_prog_times_s cn52xxp1;
struct cvmx_mio_fus_prog_times_s cn56xx;
struct cvmx_mio_fus_prog_times_s cn56xxp1;
struct cvmx_mio_fus_prog_times_s cn58xx;
struct cvmx_mio_fus_prog_times_s cn58xxp1;
} cvmx_mio_fus_prog_times_t;
/**
* cvmx_mio_fus_rcmd
*
* Notes:
* To read an efuse, SW writes MIO_FUS_RCMD[ADDR,PEND] with the byte address of
* the fuse in question, then SW can poll MIO_FUS_RCMD[PEND]. When PEND is
* clear, then MIO_FUS_RCMD[DAT] is valid. In addition, if the efuse read went
* to the efuse banks (e.g. ADDR > (320/8) || EFUSE is set) SW can read
* MIO_FUS_BNK_DATX which contains all 256 fuses in the bank associated in
* ADDR.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_rcmd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t dat : 8; /**< 8bits of fuse data */
uint64_t reserved_13_15 : 3;
uint64_t pend : 1; /**< SW sets this bit on a write to start FUSE read
operation. HW clears when read is complete and
the DAT is valid */
uint64_t reserved_9_11 : 3;
uint64_t efuse : 1; /**< When set, return data from the efuse storage
rather than the local storage for the 320 HW fuses */
uint64_t addr : 8; /**< The byte address of the fuse to read */
#else
uint64_t addr : 8;
uint64_t efuse : 1;
uint64_t reserved_9_11 : 3;
uint64_t pend : 1;
uint64_t reserved_13_15 : 3;
uint64_t dat : 8;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_mio_fus_rcmd_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t dat : 8; /**< 8bits of fuse data */
uint64_t reserved_13_15 : 3;
uint64_t pend : 1; /**< SW sets this bit on a write to start FUSE read
operation. HW clears when read is complete and
the DAT is valid */
uint64_t reserved_9_11 : 3;
uint64_t efuse : 1; /**< When set, return data from the efuse storage
rather than the local storage for the 320 HW fuses */
uint64_t reserved_7_7 : 1;
uint64_t addr : 7; /**< The byte address of the fuse to read */
#else
uint64_t addr : 7;
uint64_t reserved_7_7 : 1;
uint64_t efuse : 1;
uint64_t reserved_9_11 : 3;
uint64_t pend : 1;
uint64_t reserved_13_15 : 3;
uint64_t dat : 8;
uint64_t reserved_24_63 : 40;
#endif
} cn30xx;
struct cvmx_mio_fus_rcmd_cn30xx cn31xx;
struct cvmx_mio_fus_rcmd_cn30xx cn38xx;
struct cvmx_mio_fus_rcmd_cn30xx cn38xxp2;
struct cvmx_mio_fus_rcmd_cn30xx cn50xx;
struct cvmx_mio_fus_rcmd_s cn52xx;
struct cvmx_mio_fus_rcmd_s cn52xxp1;
struct cvmx_mio_fus_rcmd_s cn56xx;
struct cvmx_mio_fus_rcmd_s cn56xxp1;
struct cvmx_mio_fus_rcmd_cn30xx cn58xx;
struct cvmx_mio_fus_rcmd_cn30xx cn58xxp1;
} cvmx_mio_fus_rcmd_t;
/**
* cvmx_mio_fus_spr_repair_res
*
* Notes:
* Pass3 Only
*
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_spr_repair_res_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_42_63 : 22;
uint64_t repair2 : 14; /**< SPR BISR Results */
uint64_t repair1 : 14; /**< SPR BISR Results */
uint64_t repair0 : 14; /**< SPR BISR Results */
#else
uint64_t repair0 : 14;
uint64_t repair1 : 14;
uint64_t repair2 : 14;
uint64_t reserved_42_63 : 22;
#endif
} s;
struct cvmx_mio_fus_spr_repair_res_s cn30xx;
struct cvmx_mio_fus_spr_repair_res_s cn31xx;
struct cvmx_mio_fus_spr_repair_res_s cn38xx;
struct cvmx_mio_fus_spr_repair_res_s cn50xx;
struct cvmx_mio_fus_spr_repair_res_s cn52xx;
struct cvmx_mio_fus_spr_repair_res_s cn52xxp1;
struct cvmx_mio_fus_spr_repair_res_s cn56xx;
struct cvmx_mio_fus_spr_repair_res_s cn56xxp1;
struct cvmx_mio_fus_spr_repair_res_s cn58xx;
struct cvmx_mio_fus_spr_repair_res_s cn58xxp1;
} cvmx_mio_fus_spr_repair_res_t;
/**
* cvmx_mio_fus_spr_repair_sum
*
* Notes:
* Pass3 Only
*
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_spr_repair_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t too_many : 1; /**< Too Many Defects - cannot repair - bad part */
#else
uint64_t too_many : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_fus_spr_repair_sum_s cn30xx;
struct cvmx_mio_fus_spr_repair_sum_s cn31xx;
struct cvmx_mio_fus_spr_repair_sum_s cn38xx;
struct cvmx_mio_fus_spr_repair_sum_s cn50xx;
struct cvmx_mio_fus_spr_repair_sum_s cn52xx;
struct cvmx_mio_fus_spr_repair_sum_s cn52xxp1;
struct cvmx_mio_fus_spr_repair_sum_s cn56xx;
struct cvmx_mio_fus_spr_repair_sum_s cn56xxp1;
struct cvmx_mio_fus_spr_repair_sum_s cn58xx;
struct cvmx_mio_fus_spr_repair_sum_s cn58xxp1;
} cvmx_mio_fus_spr_repair_sum_t;
/**
* cvmx_mio_fus_unlock
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_unlock_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t key : 24; /**< When set to the typical value, allows SW to
program the efuses */
#else
uint64_t key : 24;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_mio_fus_unlock_s cn30xx;
struct cvmx_mio_fus_unlock_s cn31xx;
} cvmx_mio_fus_unlock_t;
/**
* cvmx_mio_fus_wadr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_fus_wadr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t addr : 10; /**< Which of the four banks of 256 fuses to blow */
#else
uint64_t addr : 10;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_mio_fus_wadr_s cn30xx;
struct cvmx_mio_fus_wadr_s cn31xx;
struct cvmx_mio_fus_wadr_s cn38xx;
struct cvmx_mio_fus_wadr_s cn38xxp2;
struct cvmx_mio_fus_wadr_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t addr : 2; /**< Which of the four banks of 256 fuses to blow */
#else
uint64_t addr : 2;
uint64_t reserved_2_63 : 62;
#endif
} cn50xx;
struct cvmx_mio_fus_wadr_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t addr : 3; /**< Which of the four banks of 256 fuses to blow */
#else
uint64_t addr : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn52xx;
struct cvmx_mio_fus_wadr_cn52xx cn52xxp1;
struct cvmx_mio_fus_wadr_cn52xx cn56xx;
struct cvmx_mio_fus_wadr_cn52xx cn56xxp1;
struct cvmx_mio_fus_wadr_cn50xx cn58xx;
struct cvmx_mio_fus_wadr_cn50xx cn58xxp1;
} cvmx_mio_fus_wadr_t;
/**
* cvmx_mio_ndf_dma_cfg
*
* MIO_NDF_DMA_CFG = MIO NAND Flash DMA Config Register
*
* SIZE is specified in number of 64 bit transfers (encoded in -1 notation).
*
* ADR must be 64 bit aligned.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_ndf_dma_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t en : 1; /**< DMA Engine enable */
uint64_t rw : 1; /**< DMA Engine R/W bit (0 = read, 1 = write) */
uint64_t clr : 1; /**< DMA Engine clear EN on device terminated burst */
uint64_t reserved_60_60 : 1;
uint64_t swap32 : 1; /**< DMA Engine 32 bit swap */
uint64_t swap16 : 1; /**< DMA Engine 16 bit swap */
uint64_t swap8 : 1; /**< DMA Engine 8 bit swap */
uint64_t endian : 1; /**< DMA Engine NCB endian mode (0 = big, 1 = little) */
uint64_t size : 20; /**< DMA Engine size */
uint64_t adr : 36; /**< DMA Engine address */
#else
uint64_t adr : 36;
uint64_t size : 20;
uint64_t endian : 1;
uint64_t swap8 : 1;
uint64_t swap16 : 1;
uint64_t swap32 : 1;
uint64_t reserved_60_60 : 1;
uint64_t clr : 1;
uint64_t rw : 1;
uint64_t en : 1;
#endif
} s;
struct cvmx_mio_ndf_dma_cfg_s cn52xx;
} cvmx_mio_ndf_dma_cfg_t;
/**
* cvmx_mio_ndf_dma_int
*
* MIO_NDF_DMA_INT = MIO NAND Flash DMA Interrupt Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_ndf_dma_int_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t done : 1; /**< DMA Engine request completion interrupt */
#else
uint64_t done : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_ndf_dma_int_s cn52xx;
} cvmx_mio_ndf_dma_int_t;
/**
* cvmx_mio_ndf_dma_int_en
*
* MIO_NDF_DMA_INT_EN = MIO NAND Flash DMA Interrupt Enable Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_ndf_dma_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t done : 1; /**< DMA Engine request completion interrupt enable */
#else
uint64_t done : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_ndf_dma_int_en_s cn52xx;
} cvmx_mio_ndf_dma_int_en_t;
/**
* cvmx_mio_pll_ctl
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_pll_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t bw_ctl : 5; /**< Core PLL bandwidth control */
#else
uint64_t bw_ctl : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_mio_pll_ctl_s cn30xx;
struct cvmx_mio_pll_ctl_s cn31xx;
} cvmx_mio_pll_ctl_t;
/**
* cvmx_mio_pll_setting
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_pll_setting_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t setting : 17; /**< Core PLL setting */
#else
uint64_t setting : 17;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_mio_pll_setting_s cn30xx;
struct cvmx_mio_pll_setting_s cn31xx;
} cvmx_mio_pll_setting_t;
/**
* cvmx_mio_tws#_int
*
* MIO_TWSX_INT = TWSX Interrupt Register
*
* This register contains the TWSI interrupt enable mask and the interrupt source bits. Note: the
* interrupt source bit for the TWSI core interrupt (CORE_INT) is read-only, the appropriate sequence
* must be written to the TWSI core to clear this interrupt. The other interrupt source bits are write-
* one-to-clear. TS_INT is set on the update of the MIO_TWS_TWSI_SW register (i.e. when it is written
* by a TWSI device). ST_INT is set whenever the valid bit of the MIO_TWS_SW_TWSI is cleared (see above
* for reasons).
*
* Note: When using the high-level controller, CORE_EN should be clear and CORE_INT should be ignored.
* Conversely, when the high-level controller is disabled, ST_EN / TS_EN should be clear and ST_INT /
* TS_INT should be ignored.
*
* This register also contains a read-only copy of the TWSI bus (SCL and SDA) as well as control bits to
* override the current state of the TWSI bus (SCL_OVR and SDA_OVR). Setting an override bit high will
* result in the open drain driver being activated, thus driving the corresponding signal low.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_twsx_int_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t scl : 1; /**< SCL (NOT IN PASS1 OR PASS2) */
uint64_t sda : 1; /**< SDA (NOT IN PASS1 OR PASS2) */
uint64_t scl_ovr : 1; /**< SCL override (NOT IN PASS1 OR PASS2) */
uint64_t sda_ovr : 1; /**< SDA override (NOT IN PASS1 OR PASS2) */
uint64_t reserved_7_7 : 1;
uint64_t core_en : 1; /**< TWSI core interrupt enable */
uint64_t ts_en : 1; /**< MIO_TWS_TWSI_SW register update interrupt enable */
uint64_t st_en : 1; /**< MIO_TWS_SW_TWSI register update interrupt enable */
uint64_t reserved_3_3 : 1;
uint64_t core_int : 1; /**< TWSI core interrupt */
uint64_t ts_int : 1; /**< MIO_TWS_TWSI_SW register update interrupt */
uint64_t st_int : 1; /**< MIO_TWS_SW_TWSI register update interrupt */
#else
uint64_t st_int : 1;
uint64_t ts_int : 1;
uint64_t core_int : 1;
uint64_t reserved_3_3 : 1;
uint64_t st_en : 1;
uint64_t ts_en : 1;
uint64_t core_en : 1;
uint64_t reserved_7_7 : 1;
uint64_t sda_ovr : 1;
uint64_t scl_ovr : 1;
uint64_t sda : 1;
uint64_t scl : 1;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_mio_twsx_int_s cn30xx;
struct cvmx_mio_twsx_int_s cn31xx;
struct cvmx_mio_twsx_int_s cn38xx;
struct cvmx_mio_twsx_int_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t core_en : 1; /**< TWSI core interrupt enable */
uint64_t ts_en : 1; /**< MIO_TWS_TWSI_SW register update interrupt enable */
uint64_t st_en : 1; /**< MIO_TWS_SW_TWSI register update interrupt enable */
uint64_t reserved_3_3 : 1;
uint64_t core_int : 1; /**< TWSI core interrupt */
uint64_t ts_int : 1; /**< MIO_TWS_TWSI_SW register update interrupt */
uint64_t st_int : 1; /**< MIO_TWS_SW_TWSI register update interrupt */
#else
uint64_t st_int : 1;
uint64_t ts_int : 1;
uint64_t core_int : 1;
uint64_t reserved_3_3 : 1;
uint64_t st_en : 1;
uint64_t ts_en : 1;
uint64_t core_en : 1;
uint64_t reserved_7_63 : 57;
#endif
} cn38xxp2;
struct cvmx_mio_twsx_int_s cn50xx;
struct cvmx_mio_twsx_int_s cn52xx;
struct cvmx_mio_twsx_int_s cn52xxp1;
struct cvmx_mio_twsx_int_s cn56xx;
struct cvmx_mio_twsx_int_s cn56xxp1;
struct cvmx_mio_twsx_int_s cn58xx;
struct cvmx_mio_twsx_int_s cn58xxp1;
} cvmx_mio_twsx_int_t;
/**
* cvmx_mio_tws#_sw_twsi
*
* MIO_TWSX_SW_TWSI = TWSX Software to TWSI Register
*
* This register allows software to
* - initiate TWSI interface master-mode operations with a write and read the result with a read
* - load four bytes for later retrieval (slave mode) with a write and check validity with a read
* - launch a TWSI controller configuration read/write with a write and read the result with a read
*
* This register should be read or written by software, and read by the TWSI device. The TWSI device can
* use either two-byte or five-byte reads to reference this register.
*
* The TWSI device considers this register valid when V==1 and SLONLY==1.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_twsx_sw_twsi_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t v : 1; /**< Valid bit
- Set on a write (should always be written with
a 1)
- Cleared when a TWSI master mode op completes
- Cleared when a TWSI configuration register
access completes
- Cleared when the TWSI device reads the
register if SLONLY==1 */
uint64_t slonly : 1; /**< Slave Only Mode
- No operation is initiated with a write when
this bit is set - only D field is updated in
this case
- When clear, a write initiates either a TWSI
master-mode operation or a TWSI configuration
register access */
uint64_t eia : 1; /**< Extended Internal Address - send additional
internal address byte (MSB of IA is from IA field
of MIO_TWS_SW_TWSI_EXT) (NOT IN PASS 1) */
uint64_t op : 4; /**< Opcode field - When the register is written with
SLONLY==0, initiate a read or write:
0000 => 7-bit Byte Master Mode TWSI Op
0001 => 7-bit Byte Combined Read Master Mode Op
7-bit Byte Write w/ IA Master Mode Op
0010 => 10-bit Byte Master Mode TWSI Op
0011 => 10-bit Byte Combined Read Master Mode Op
10-bit Byte Write w/ IA Master Mode Op
0100 => TWSI Master Clock Register
0110 => See EOP field
1000 => 7-bit 4-byte Master Mode TWSI Op
1001 => 7-bit 4-byte Comb. Read Master Mode Op
7-bit 4-byte Write w/ IA Master Mode Op
1010 => 10-bit 4-byte Master Mode TWSI Op
1011 => 10-bit 4-byte Comb. Read Master Mode Op
10-bit 4-byte Write w/ IA Master Mode Op */
uint64_t r : 1; /**< Read bit or result
- If set on a write when SLONLY==0, the
operation is a read
- On a read, this bit returns the result
indication for the most recent master mode
operation (1 = success, 0 = fail) */
uint64_t sovr : 1; /**< Size Override - if set, use the SIZE field to
determine Master Mode Op size rather than what
the Opcode field specifies. For operations
greater than 4 bytes, the additional data will be
contained in the D field of MIO_TWS_SW_TWSI_EXT
(NOT IN PASS 1) */
uint64_t size : 3; /**< Size in bytes of Master Mode Op if the Size
Override bit is set. Specified in -1 notation
(i.e. 0 = 1 byte, 1 = 2 bytes ... 7 = 8 bytes)
(NOT IN PASS 1) */
uint64_t scr : 2; /**< Scratch - unused, but retain state */
uint64_t a : 10; /**< Address field
- the address of the remote device for a master
mode operation
- A<9:7> are only used for 10-bit addressing */
uint64_t ia : 5; /**< Internal Address - Used when launching a master
mode combined read / write with internal address
(lower 3 bits are contained in the EOP_IA field) */
uint64_t eop_ia : 3; /**< Extra opcode (when OP<3:0> == 0110 and SLONLY==0):
000 => TWSI Slave Address Register
001 => TWSI Data Register
010 => TWSI Control Register
011 => TWSI Clock Control Register (when R == 0)
011 => TWSI Status Register (when R == 1)
100 => TWSI Extended Slave Register
111 => TWSI Soft Reset Register
Also the lower 3 bits of Internal Address when
launching a master mode combined read / write
with internal address */
uint64_t d : 32; /**< Data Field
Used on a write when
- initiating a master-mode write (SLONLY==0)
- writing a TWSI config register (SLONLY==0)
- a slave mode write (SLONLY==1)
The read value is updated by
- a write to this register
- master mode completion (contains result or
error code)
- TWSI config register read (contains result) */
#else
uint64_t d : 32;
uint64_t eop_ia : 3;
uint64_t ia : 5;
uint64_t a : 10;
uint64_t scr : 2;
uint64_t size : 3;
uint64_t sovr : 1;
uint64_t r : 1;
uint64_t op : 4;
uint64_t eia : 1;
uint64_t slonly : 1;
uint64_t v : 1;
#endif
} s;
struct cvmx_mio_twsx_sw_twsi_s cn30xx;
struct cvmx_mio_twsx_sw_twsi_s cn31xx;
struct cvmx_mio_twsx_sw_twsi_s cn38xx;
struct cvmx_mio_twsx_sw_twsi_s cn38xxp2;
struct cvmx_mio_twsx_sw_twsi_s cn50xx;
struct cvmx_mio_twsx_sw_twsi_s cn52xx;
struct cvmx_mio_twsx_sw_twsi_s cn52xxp1;
struct cvmx_mio_twsx_sw_twsi_s cn56xx;
struct cvmx_mio_twsx_sw_twsi_s cn56xxp1;
struct cvmx_mio_twsx_sw_twsi_s cn58xx;
struct cvmx_mio_twsx_sw_twsi_s cn58xxp1;
} cvmx_mio_twsx_sw_twsi_t;
/**
* cvmx_mio_tws#_sw_twsi_ext
*
* MIO_TWSX_SW_TWSI_EXT = TWSX Software to TWSI Extension Register
*
* This register contains an additional byte of internal address and 4 additional bytes of data to be
* used with TWSI master mode operations. IA will be sent as the first byte of internal address when
* performing master mode combined read / write with internal address operations and the EIA bit of
* MIO_TWS_SW_TWSI is set. D extends the data field of MIO_TWS_SW_TWSI for a total of 8 bytes (SOVR
* must be set to perform operations greater than 4 bytes).
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_twsx_sw_twsi_ext_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ia : 8; /**< Extended Internal Address */
uint64_t d : 32; /**< Extended Data Field */
#else
uint64_t d : 32;
uint64_t ia : 8;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_mio_twsx_sw_twsi_ext_s cn30xx;
struct cvmx_mio_twsx_sw_twsi_ext_s cn31xx;
struct cvmx_mio_twsx_sw_twsi_ext_s cn38xx;
struct cvmx_mio_twsx_sw_twsi_ext_s cn38xxp2;
struct cvmx_mio_twsx_sw_twsi_ext_s cn50xx;
struct cvmx_mio_twsx_sw_twsi_ext_s cn52xx;
struct cvmx_mio_twsx_sw_twsi_ext_s cn52xxp1;
struct cvmx_mio_twsx_sw_twsi_ext_s cn56xx;
struct cvmx_mio_twsx_sw_twsi_ext_s cn56xxp1;
struct cvmx_mio_twsx_sw_twsi_ext_s cn58xx;
struct cvmx_mio_twsx_sw_twsi_ext_s cn58xxp1;
} cvmx_mio_twsx_sw_twsi_ext_t;
/**
* cvmx_mio_tws#_twsi_sw
*
* MIO_TWSX_TWSI_SW = TWSX TWSI to Software Register
*
* This register allows the TWSI device to transfer data to software and later check that software has
* received the information.
*
* This register should be read or written by the TWSI device, and read by software. The TWSI device can
* use one-byte or four-byte payload writes, and two-byte payload reads.
*
* The TWSI device considers this register valid when V==1.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_twsx_twsi_sw_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t v : 2; /**< Valid Bits
- Not directly writable
- Set to 1 on any write by the TWSI device
- Cleared on any read by software */
uint64_t reserved_32_61 : 30;
uint64_t d : 32; /**< Data Field - updated on a write by the TWSI device */
#else
uint64_t d : 32;
uint64_t reserved_32_61 : 30;
uint64_t v : 2;
#endif
} s;
struct cvmx_mio_twsx_twsi_sw_s cn30xx;
struct cvmx_mio_twsx_twsi_sw_s cn31xx;
struct cvmx_mio_twsx_twsi_sw_s cn38xx;
struct cvmx_mio_twsx_twsi_sw_s cn38xxp2;
struct cvmx_mio_twsx_twsi_sw_s cn50xx;
struct cvmx_mio_twsx_twsi_sw_s cn52xx;
struct cvmx_mio_twsx_twsi_sw_s cn52xxp1;
struct cvmx_mio_twsx_twsi_sw_s cn56xx;
struct cvmx_mio_twsx_twsi_sw_s cn56xxp1;
struct cvmx_mio_twsx_twsi_sw_s cn58xx;
struct cvmx_mio_twsx_twsi_sw_s cn58xxp1;
} cvmx_mio_twsx_twsi_sw_t;
/**
* cvmx_mio_uart#_dlh
*
* MIO_UARTX_DLH = MIO UARTX Divisor Latch High Register
*
* The DLH (Divisor Latch High) register in conjunction with DLL (Divisor Latch Low) register form a
* 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. It is
* accessed by first setting the DLAB bit (bit 7) in the Line Control Register (LCR). The output baud
* rate is equal to eclk frequency divided by sixteen times the value of the baud rate divisor, as
* follows: baud rate = eclk / (16 * divisor).
*
* Note that the BUSY bit (bit 0) of the UART Status Register (USR) must be clear before writing this
* register. BUSY bit is always clear in PASS3.
*
* Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled
* and no serial communications will occur. Also, once the DLL or DLH is set, at least 8 clock cycles
* of eclk should be allowed to pass before transmitting or receiving data.
*
* Note: The address below is an alias to simplify these CSR descriptions. It should be known that the
* IER and DLH registers are the same.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_dlh_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dlh : 8; /**< Divisor Latch High Register */
#else
uint64_t dlh : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_dlh_s cn30xx;
struct cvmx_mio_uartx_dlh_s cn31xx;
struct cvmx_mio_uartx_dlh_s cn38xx;
struct cvmx_mio_uartx_dlh_s cn38xxp2;
struct cvmx_mio_uartx_dlh_s cn50xx;
struct cvmx_mio_uartx_dlh_s cn52xx;
struct cvmx_mio_uartx_dlh_s cn52xxp1;
struct cvmx_mio_uartx_dlh_s cn56xx;
struct cvmx_mio_uartx_dlh_s cn56xxp1;
struct cvmx_mio_uartx_dlh_s cn58xx;
struct cvmx_mio_uartx_dlh_s cn58xxp1;
} cvmx_mio_uartx_dlh_t;
typedef cvmx_mio_uartx_dlh_t cvmx_uart_dlh_t;
/**
* cvmx_mio_uart#_dll
*
* MIO_UARTX_DLL = MIO UARTX Divisor Latch Low Register
*
* The DLH (Divisor Latch High) register in conjunction with DLL (Divisor Latch Low) register form a
* 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. It is
* accessed by first setting the DLAB bit (bit 7) in the Line Control Register (LCR). The output baud
* rate is equal to eclk frequency divided by sixteen times the value of the baud rate divisor, as
* follows: baud rate = eclk / (16 * divisor).
*
* Note that the BUSY bit (bit 0) of the UART Status Register (USR) must be clear before writing this
* register. BUSY bit is always clear in PASS3.
*
* Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled
* and no serial communications will occur. Also, once the DLL or DLH is set, at least 8 clock cycles
* of eclk should be allowed to pass before transmitting or receiving data.
*
* Note: The address below is an alias to simplify these CSR descriptions. It should be known that the
* RBR, THR, and DLL registers are the same.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_dll_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dll : 8; /**< Divisor Latch Low Register */
#else
uint64_t dll : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_dll_s cn30xx;
struct cvmx_mio_uartx_dll_s cn31xx;
struct cvmx_mio_uartx_dll_s cn38xx;
struct cvmx_mio_uartx_dll_s cn38xxp2;
struct cvmx_mio_uartx_dll_s cn50xx;
struct cvmx_mio_uartx_dll_s cn52xx;
struct cvmx_mio_uartx_dll_s cn52xxp1;
struct cvmx_mio_uartx_dll_s cn56xx;
struct cvmx_mio_uartx_dll_s cn56xxp1;
struct cvmx_mio_uartx_dll_s cn58xx;
struct cvmx_mio_uartx_dll_s cn58xxp1;
} cvmx_mio_uartx_dll_t;
typedef cvmx_mio_uartx_dll_t cvmx_uart_dll_t;
/**
* cvmx_mio_uart#_far
*
* MIO_UARTX_FAR = MIO UARTX FIFO Access Register
*
* The FIFO Access Register (FAR) is used to enable a FIFO access mode for testing, so that the receive
* FIFO can be written by software and the transmit FIFO can be read by software when the FIFOs are
* enabled. When FIFOs are not enabled it allows the RBR to be written by software and the THR to be read
* by software. Note, that when the FIFO access mode is enabled/disabled, the control portion of the
* receive FIFO and transmit FIFO is reset and the FIFOs are treated as empty.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_far_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t far : 1; /**< FIFO Access Register */
#else
uint64_t far : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uartx_far_s cn30xx;
struct cvmx_mio_uartx_far_s cn31xx;
struct cvmx_mio_uartx_far_s cn38xx;
struct cvmx_mio_uartx_far_s cn38xxp2;
struct cvmx_mio_uartx_far_s cn50xx;
struct cvmx_mio_uartx_far_s cn52xx;
struct cvmx_mio_uartx_far_s cn52xxp1;
struct cvmx_mio_uartx_far_s cn56xx;
struct cvmx_mio_uartx_far_s cn56xxp1;
struct cvmx_mio_uartx_far_s cn58xx;
struct cvmx_mio_uartx_far_s cn58xxp1;
} cvmx_mio_uartx_far_t;
typedef cvmx_mio_uartx_far_t cvmx_uart_far_t;
/**
* cvmx_mio_uart#_fcr
*
* MIO_UARTX_FCR = MIO UARTX FIFO Control Register
*
* The FIFO Control Register (FCR) is a write-only register that controls the read and write data FIFO
* operation. When FIFOs and Programmable THRE Interrupt mode are enabled, this register also controls
* the THRE Interrupt empty threshold level.
*
* Setting bit 0 of the FCR enables the transmit and receive FIFOs. Whenever the value of this bit is
* changed both the TX and RX FIFOs will be reset.
*
* Writing a '1' to bit 1 of the FCR resets and flushes data in the receive FIFO. Note that this bit is
* self-clearing and it is not necessary to clear this bit.
*
* Writing a '1' to bit 2 of the FCR resets and flushes data in the transmit FIFO. Note that this bit is
* self-clearing and it is not necessary to clear this bit.
*
* If the FIFOs and Programmable THRE Interrupt mode are enabled, bits 4 and 5 control the empty
* threshold level at which THRE Interrupts are generated when the mode is active. See the following
* table for encodings:
*
* TX Trigger
* ----------
* 00 = empty FIFO
* 01 = 2 chars in FIFO
* 10 = FIFO 1/4 full
* 11 = FIFO 1/2 full
*
* If the FIFO mode is enabled (bit 0 of the FCR is set to '1') bits 6 and 7 are active. Bit 6 and bit 7
* set the trigger level in the receiver FIFO for the Enable Received Data Available Interrupt (ERBFI).
* In auto flow control mode the trigger is used to determine when the rts_n signal will be deasserted.
* See the following table for encodings:
*
* RX Trigger
* ----------
* 00 = 1 char in FIFO
* 01 = FIFO 1/4 full
* 10 = FIFO 1/2 full
* 11 = FIFO 2 chars less than full
*
* Note: The address below is an alias to simplify these CSR descriptions. It should be known that the
* IIR and FCR registers are the same.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_fcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t rxtrig : 2; /**< RX Trigger */
uint64_t txtrig : 2; /**< TX Trigger */
uint64_t reserved_3_3 : 1;
uint64_t txfr : 1; /**< TX FIFO reset */
uint64_t rxfr : 1; /**< RX FIFO reset */
uint64_t en : 1; /**< FIFO enable */
#else
uint64_t en : 1;
uint64_t rxfr : 1;
uint64_t txfr : 1;
uint64_t reserved_3_3 : 1;
uint64_t txtrig : 2;
uint64_t rxtrig : 2;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_fcr_s cn30xx;
struct cvmx_mio_uartx_fcr_s cn31xx;
struct cvmx_mio_uartx_fcr_s cn38xx;
struct cvmx_mio_uartx_fcr_s cn38xxp2;
struct cvmx_mio_uartx_fcr_s cn50xx;
struct cvmx_mio_uartx_fcr_s cn52xx;
struct cvmx_mio_uartx_fcr_s cn52xxp1;
struct cvmx_mio_uartx_fcr_s cn56xx;
struct cvmx_mio_uartx_fcr_s cn56xxp1;
struct cvmx_mio_uartx_fcr_s cn58xx;
struct cvmx_mio_uartx_fcr_s cn58xxp1;
} cvmx_mio_uartx_fcr_t;
typedef cvmx_mio_uartx_fcr_t cvmx_uart_fcr_t;
/**
* cvmx_mio_uart#_htx
*
* MIO_UARTX_HTX = MIO UARTX Halt TX Register
*
* The Halt TX Register (HTX) is used to halt transmissions for testing, so that the transmit FIFO can be
* filled by software when FIFOs are enabled. If FIFOs are not enabled, setting the HTX register will
* have no effect.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_htx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t htx : 1; /**< Halt TX */
#else
uint64_t htx : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uartx_htx_s cn30xx;
struct cvmx_mio_uartx_htx_s cn31xx;
struct cvmx_mio_uartx_htx_s cn38xx;
struct cvmx_mio_uartx_htx_s cn38xxp2;
struct cvmx_mio_uartx_htx_s cn50xx;
struct cvmx_mio_uartx_htx_s cn52xx;
struct cvmx_mio_uartx_htx_s cn52xxp1;
struct cvmx_mio_uartx_htx_s cn56xx;
struct cvmx_mio_uartx_htx_s cn56xxp1;
struct cvmx_mio_uartx_htx_s cn58xx;
struct cvmx_mio_uartx_htx_s cn58xxp1;
} cvmx_mio_uartx_htx_t;
typedef cvmx_mio_uartx_htx_t cvmx_uart_htx_t;
/**
* cvmx_mio_uart#_ier
*
* MIO_UARTX_IER = MIO UARTX Interrupt Enable Register
*
* Interrupt Enable Register (IER) is a read/write register that contains four bits that enable
* the generation of interrupts. These four bits are the Enable Received Data Available Interrupt
* (ERBFI), the Enable Transmitter Holding Register Empty Interrupt (ETBEI), the Enable Receiver Line
* Status Interrupt (ELSI), and the Enable Modem Status Interrupt (EDSSI).
*
* The IER also contains an enable bit (PTIME) for the Programmable THRE Interrupt mode.
*
* Note: The Divisor Latch Address Bit (DLAB) of the Line Control Register (LCR) must be clear to access
* this register.
*
* Note: The address below is an alias to simplify these CSR descriptions. It should be known that the
* IER and DLH registers are the same.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_ier_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t ptime : 1; /**< Programmable THRE Interrupt mode enable */
uint64_t reserved_4_6 : 3;
uint64_t edssi : 1; /**< Enable Modem Status Interrupt */
uint64_t elsi : 1; /**< Enable Receiver Line Status Interrupt */
uint64_t etbei : 1; /**< Enable Transmitter Holding Register Empty Interrupt */
uint64_t erbfi : 1; /**< Enable Received Data Available Interrupt */
#else
uint64_t erbfi : 1;
uint64_t etbei : 1;
uint64_t elsi : 1;
uint64_t edssi : 1;
uint64_t reserved_4_6 : 3;
uint64_t ptime : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_ier_s cn30xx;
struct cvmx_mio_uartx_ier_s cn31xx;
struct cvmx_mio_uartx_ier_s cn38xx;
struct cvmx_mio_uartx_ier_s cn38xxp2;
struct cvmx_mio_uartx_ier_s cn50xx;
struct cvmx_mio_uartx_ier_s cn52xx;
struct cvmx_mio_uartx_ier_s cn52xxp1;
struct cvmx_mio_uartx_ier_s cn56xx;
struct cvmx_mio_uartx_ier_s cn56xxp1;
struct cvmx_mio_uartx_ier_s cn58xx;
struct cvmx_mio_uartx_ier_s cn58xxp1;
} cvmx_mio_uartx_ier_t;
typedef cvmx_mio_uartx_ier_t cvmx_uart_ier_t;
/**
* cvmx_mio_uart#_iir
*
* MIO_UARTX_IIR = MIO UARTX Interrupt Identity Register
*
* The Interrupt Identity Register (IIR) is a read-only register that identifies the source of an
* interrupt. The upper two bits of the register are FIFO-enabled bits. These bits are '00' if the FIFOs
* are disabled, and '11' if they are enabled. The lower four bits identify the highest priority pending
* interrupt. The following table defines interrupt source decoding, interrupt priority, and interrupt
* reset control:
*
* Interrupt Priority Interrupt Interrupt Interrupt
* ID Level Type Source Reset By
* ---------------------------------------------------------------------------------------------------------------------------------
* 0001 - None None -
*
* 0110 Highest Receiver Line Overrun, parity, or framing errors or break Reading the Line Status Register
* Status interrupt
*
* 0100 Second Received Data Receiver data available (FIFOs disabled) or Reading the Receiver Buffer Register
* Available RX FIFO trigger level reached (FIFOs (FIFOs disabled) or the FIFO drops below
* enabled) the trigger level (FIFOs enabled)
*
* 1100 Second Character No characters in or out of the RX FIFO Reading the Receiver Buffer Register
* Timeout during the last 4 character times and there
* Indication is at least 1 character in it during this
* time
*
* 0010 Third Transmitter Transmitter Holding Register Empty Reading the Interrupt Identity Register
* Holding (Programmable THRE Mode disabled) or TX (if source of interrupt) or writing into
* Register FIFO at or below threshold (Programmable THR (FIFOs or THRE Mode disabled) or TX
* Empty THRE Mode enabled) FIFO above threshold (FIFOs and THRE
* Mode enabled)
*
* 0000 Fourth Modem Status Clear To Send (CTS) or Data Set Ready (DSR) Reading the Modem Status Register
* Changed or Ring Indicator (RI) or Data Carrier
* Detect (DCD) changed (note: if auto flow
* control mode is enabled, a change in CTS
* will not cause an interrupt)
*
* 0111 Fifth Busy Detect Software has tried to write to the Line Reading the UART Status Register
* Indication Control Register while the BUSY bit of the
* UART Status Register was set
*
* Note: The Busy Detect Indication interrupt has been removed from PASS3 and will never assert.
*
* Note: The address below is an alias to simplify these CSR descriptions. It should be known that the
* IIR and FCR registers are the same.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_iir_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t fen : 2; /**< FIFO-enabled bits */
uint64_t reserved_4_5 : 2;
cvmx_uart_iid_t iid : 4; /**< Interrupt ID */
#else
cvmx_uart_iid_t iid : 4;
uint64_t reserved_4_5 : 2;
uint64_t fen : 2;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_iir_s cn30xx;
struct cvmx_mio_uartx_iir_s cn31xx;
struct cvmx_mio_uartx_iir_s cn38xx;
struct cvmx_mio_uartx_iir_s cn38xxp2;
struct cvmx_mio_uartx_iir_s cn50xx;
struct cvmx_mio_uartx_iir_s cn52xx;
struct cvmx_mio_uartx_iir_s cn52xxp1;
struct cvmx_mio_uartx_iir_s cn56xx;
struct cvmx_mio_uartx_iir_s cn56xxp1;
struct cvmx_mio_uartx_iir_s cn58xx;
struct cvmx_mio_uartx_iir_s cn58xxp1;
} cvmx_mio_uartx_iir_t;
typedef cvmx_mio_uartx_iir_t cvmx_uart_iir_t;
/**
* cvmx_mio_uart#_lcr
*
* MIO_UARTX_LCR = MIO UARTX Line Control Register
*
* The Line Control Register (LCR) controls the format of the data that is transmitted and received by
* the UART.
*
* LCR bits 0 and 1 are the Character Length Select field. This field is used to select the number of
* data bits per character that are transmitted and received. See the following table for encodings:
*
* CLS
* ---
* 00 = 5 bits (bits 0-4 sent)
* 01 = 6 bits (bits 0-5 sent)
* 10 = 7 bits (bits 0-6 sent)
* 11 = 8 bits (all bits sent)
*
* LCR bit 2 controls the number of stop bits transmitted. If bit 2 is a '0', one stop bit is transmitted
* in the serial data. If bit 2 is a '1' and the data bits are set to '00', one and a half stop bits are
* generated. Otherwise, two stop bits are generated and transmitted in the serial data out. Note that
* regardless of the number of stop bits selected the receiver will only check the first stop bit.
*
* LCR bit 3 is the Parity Enable bit. This bit is used to enable and disable parity generation and
* detection in transmitted and received serial character respectively.
*
* LCR bit 4 is the Even Parity Select bit. If parity is enabled, bit 4 selects between even and odd
* parity. If bit 4 is a '1', an even number of ones is transmitted or checked. If bit 4 is a '0', an odd
* number of ones is transmitted or checked.
*
* LCR bit 6 is the Break Control bit. Setting the Break bit sends a break signal by holding the sout
* line low (when not in Loopback mode, as determined by Modem Control Register bit 4). When in Loopback
* mode, the break condition is internally looped back to the receiver.
*
* LCR bit 7 is the Divisor Latch Address bit. Setting this bit enables reading and writing of the
* Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after
* initial baud rate setup in order to access other registers.
*
* Note: The LCR is writeable only when the UART is not busy (when the BUSY bit (bit 0) of the UART
* Status Register (USR) is clear). The LCR is always readable. In PASS3, the LCR is always writable
* because the BUSY bit is always clear.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_lcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dlab : 1; /**< Divisor Latch Address bit */
uint64_t brk : 1; /**< Break Control bit */
uint64_t reserved_5_5 : 1;
uint64_t eps : 1; /**< Even Parity Select bit */
uint64_t pen : 1; /**< Parity Enable bit */
uint64_t stop : 1; /**< Stop Control bit */
cvmx_uart_bits_t cls : 2; /**< Character Length Select */
#else
cvmx_uart_bits_t cls : 2;
uint64_t stop : 1;
uint64_t pen : 1;
uint64_t eps : 1;
uint64_t reserved_5_5 : 1;
uint64_t brk : 1;
uint64_t dlab : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_lcr_s cn30xx;
struct cvmx_mio_uartx_lcr_s cn31xx;
struct cvmx_mio_uartx_lcr_s cn38xx;
struct cvmx_mio_uartx_lcr_s cn38xxp2;
struct cvmx_mio_uartx_lcr_s cn50xx;
struct cvmx_mio_uartx_lcr_s cn52xx;
struct cvmx_mio_uartx_lcr_s cn52xxp1;
struct cvmx_mio_uartx_lcr_s cn56xx;
struct cvmx_mio_uartx_lcr_s cn56xxp1;
struct cvmx_mio_uartx_lcr_s cn58xx;
struct cvmx_mio_uartx_lcr_s cn58xxp1;
} cvmx_mio_uartx_lcr_t;
typedef cvmx_mio_uartx_lcr_t cvmx_uart_lcr_t;
/**
* cvmx_mio_uart#_lsr
*
* MIO_UARTX_LSR = MIO UARTX Line Status Register
*
* The Line Status Register (LSR) contains status of the receiver and transmitter data transfers. This
* status can be read by the user at anytime.
*
* LSR bit 0 is the Data Ready (DR) bit. When set, this bit indicates the receiver contains at least one
* character in the RBR or the receiver FIFO. This bit is cleared when the RBR is read in the non-FIFO
* mode, or when the receiver FIFO is empty, in FIFO mode.
*
* LSR bit 1 is the Overrun Error (OE) bit. When set, this bit indicates an overrun error has occurred
* because a new data character was received before the previous data was read. In the non-FIFO mode, the
* OE bit is set when a new character arrives in the receiver before the previous character was read from
* the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error
* occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is
* retained and the data in the receive shift register is lost.
*
* LSR bit 2 is the Parity Error (PE) bit. This bit is set whenever there is a parity error in the
* receiver if the Parity Enable (PEN) bit in the LCR is set. In the FIFO mode, since the parity error is
* associated with a character received, it is revealed when the character with the parity error arrives
* at the top of the FIFO. It should be noted that the Parity Error (PE) bit will be set if a break
* interrupt has occurred, as indicated by the Break Interrupt (BI) bit.
*
* LSR bit 3 is the Framing Error (FE) bit. This bit is set whenever there is a framing error in the
* receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received
* data. In the FIFO mode, since the framing error is associated with a character received, it is
* revealed when the character with the framing error is at the top of the FIFO. When a framing error
* occurs the UART will try resynchronize. It does this by assuming that the error was due to the start
* bit of the next character and then continues receiving the other bits (i.e. data and/or parity and
* stop). It should be noted that the Framing Error (FE) bit will be set if a break interrupt has
* occurred, as indicated by the Break Interrupt (BI) bit.
*
* Note: The OE, PE, and FE bits are reset when a read of the LSR is performed.
*
* LSR bit 4 is the Break Interrupt (BI) bit. This bit is set whenever the serial input (sin) is held in
* a 0 state for longer than the sum of start time + data bits + parity + stop bits. A break condition on
* sin causes one and only one character, consisting of all zeros, to be received by the UART. In the
* FIFO mode, the character associated with the break condition is carried through the FIFO and is
* revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-
* FIFO mode, the BI indication occurs immediately and persists until the LSR is read.
*
* LSR bit 5 is the Transmitter Holding Register Empty (THRE) bit. When Programmable THRE Interrupt mode
* is disabled, this bit indicates that the UART can accept a new character for transmission. This bit is
* set whenever data is transferred from the THR (or TX FIFO) to the transmitter shift register and no
* new data has been written to the THR (or TX FIFO). This also causes a THRE Interrupt to occur, if the
* THRE Interrupt is enabled. When FIFOs and Programmable THRE Interrupt mode are enabled, LSR bit 5
* functionality is switched to indicate the transmitter FIFO is full, and no longer controls THRE
* Interrupts, which are then controlled by the FCR[5:4] threshold setting.
*
* LSR bit 6 is the Transmitter Empty (TEMT) bit. In the FIFO mode, this bit is set whenever the
* Transmitter Shift Register and the FIFO are both empty. In the non-FIFO mode, this bit is set whenever
* the Transmitter Holding Register and the Transmitter Shift Register are both empty. This bit is
* typically used to make sure it is safe to change control registers. Changing control registers while
* the transmitter is busy can result in corrupt data being transmitted.
*
* LSR bit 7 is the Error in Receiver FIFO (FERR) bit. This bit is active only when FIFOs are enabled. It
* is set when there is at least one parity error, framing error, or break indication in the FIFO. This
* bit is cleared when the LSR is read and the character with the error is at the top of the receiver
* FIFO and there are no subsequent errors in the FIFO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_lsr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t ferr : 1; /**< Error in Receiver FIFO bit */
uint64_t temt : 1; /**< Transmitter Empty bit */
uint64_t thre : 1; /**< Transmitter Holding Register Empty bit */
uint64_t bi : 1; /**< Break Interrupt bit */
uint64_t fe : 1; /**< Framing Error bit */
uint64_t pe : 1; /**< Parity Error bit */
uint64_t oe : 1; /**< Overrun Error bit */
uint64_t dr : 1; /**< Data Ready bit */
#else
uint64_t dr : 1;
uint64_t oe : 1;
uint64_t pe : 1;
uint64_t fe : 1;
uint64_t bi : 1;
uint64_t thre : 1;
uint64_t temt : 1;
uint64_t ferr : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_lsr_s cn30xx;
struct cvmx_mio_uartx_lsr_s cn31xx;
struct cvmx_mio_uartx_lsr_s cn38xx;
struct cvmx_mio_uartx_lsr_s cn38xxp2;
struct cvmx_mio_uartx_lsr_s cn50xx;
struct cvmx_mio_uartx_lsr_s cn52xx;
struct cvmx_mio_uartx_lsr_s cn52xxp1;
struct cvmx_mio_uartx_lsr_s cn56xx;
struct cvmx_mio_uartx_lsr_s cn56xxp1;
struct cvmx_mio_uartx_lsr_s cn58xx;
struct cvmx_mio_uartx_lsr_s cn58xxp1;
} cvmx_mio_uartx_lsr_t;
typedef cvmx_mio_uartx_lsr_t cvmx_uart_lsr_t;
/**
* cvmx_mio_uart#_mcr
*
* MIO_UARTX_MCR = MIO UARTX Modem Control Register
*
* The lower four bits of the Modem Control Register (MCR) directly manipulate the outputs of the UART.
* The DTR (bit 0), RTS (bit 1), OUT1 (bit 2), and OUT2 (bit 3) bits are inverted and then drive the
* corresponding UART outputs, dtr_n, rts_n, out1_n, and out2_n. In loopback mode, these outputs are
* driven inactive high while the values in these locations are internally looped back to the inputs.
*
* Note: When Auto RTS is enabled, the rts_n output is controlled in the same way, but is also gated
* with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The
* rts_n output will be de-asserted whenever RTS (bit 1) is set low.
*
* Note: The UART0 out1_n and out2_n outputs are not present on the pins of the chip, but the UART0 OUT1
* and OUT2 bits still function in Loopback mode. The UART1 dtr_n, out1_n, and out2_n outputs are not
* present on the pins of the chip, but the UART1 DTR, OUT1, and OUT2 bits still function in Loopback
* mode.
*
* MCR bit 4 is the Loopback bit. When set, data on the sout line is held high, while serial data output
* is looped back to the sin line, internally. In this mode all the interrupts are fully functional. This
* feature is used for diagnostic purposes. Also, in loopback mode, the modem control inputs (dsr_n,
* cts_n, ri_n, dcd_n) are disconnected and the four modem control outputs (dtr_n, rts_n, out1_n, out1_n)
* are looped back to the inputs, internally.
*
* MCR bit 5 is the Auto Flow Control Enable (AFCE) bit. When FIFOs are enabled and this bit is set,
* 16750-compatible Auto RTS and Auto CTS serial data flow control features are enabled.
*
* Auto RTS becomes active when the following occurs:
* 1. MCR bit 1 is set
* 2. FIFOs are enabled by setting FIFO Control Register (FCR) bit 0
* 3. MCR bit 5 is set (must be set after FCR bit 0)
*
* When active, the rts_n output is forced inactive-high when the receiver FIFO level reaches the
* threshold set by FCR[7:6]. When rts_n is connected to the cts_n input of another UART device, the
* other UART stops sending serial data until the receiver FIFO has available space.
*
* The selectable receiver FIFO threshold values are: 1, 1/4, 1/2, and 2 less than full. Since one
* additional character may be transmitted to the UART after rts_n has become inactive (due to data
* already having entered the transmitter block in the other UART), setting the threshold to 2 less
* than full allows maximum use of the FIFO with a safety zone of one character.
*
* Once the receiver FIFO becomes completely empty by reading the Receiver Buffer Register (RBR), rts_n
* again becomes active-low, signalling the other UART to continue sending data. It is important to note
* that, even if everything else is set to Enabled and the correct MCR bits are set, if the FIFOs are
* disabled through FCR[0], Auto Flow Control is also disabled. When Auto RTS is disabled or inactive,
* rts_n is controlled solely by MCR[1].
*
* Auto CTS becomes active when the following occurs:
* 1. FIFOs are enabled by setting FIFO Control Register (FCR) bit 0
* 2. MCR bit 5 is set (must be set after FCR bit 0)
*
* When active, the UART transmitter is disabled whenever the cts_n input becomes inactive-high. This
* prevents overflowing the FIFO of the receiving UART.
*
* Note that, if the cts_n input is not inactivated before the middle of the last stop bit, another
* character is transmitted before the transmitter is disabled. While the transmitter is disabled, the
* transmitter FIFO can still be written to, and even overflowed. Therefore, when using this mode, either
* the true FIFO depth (64 characters) must be known to software, or the Programmable THRE Interrupt mode
* must be enabled to access the FIFO full status through the Line Status Register. When using the FIFO
* full status, software can poll this before each write to the Transmitter FIFO.
*
* Note: FIFO full status is also available in the UART Status Register (USR) or the actual level of the
* FIFO may be read through the Transmit FIFO Level (TFL) register.
*
* When the cts_n input becomes active-low again, transmission resumes. It is important to note that,
* even if everything else is set to Enabled, Auto Flow Control is also disabled if the FIFOs are
* disabled through FCR[0]. When Auto CTS is disabled or inactive, the transmitter is unaffected by
* cts_n.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_mcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t afce : 1; /**< Auto Flow Control Enable bit */
uint64_t loop : 1; /**< Loopback bit */
uint64_t out2 : 1; /**< OUT2 output bit */
uint64_t out1 : 1; /**< OUT1 output bit */
uint64_t rts : 1; /**< Request To Send output bit */
uint64_t dtr : 1; /**< Data Terminal Ready output bit */
#else
uint64_t dtr : 1;
uint64_t rts : 1;
uint64_t out1 : 1;
uint64_t out2 : 1;
uint64_t loop : 1;
uint64_t afce : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_mio_uartx_mcr_s cn30xx;
struct cvmx_mio_uartx_mcr_s cn31xx;
struct cvmx_mio_uartx_mcr_s cn38xx;
struct cvmx_mio_uartx_mcr_s cn38xxp2;
struct cvmx_mio_uartx_mcr_s cn50xx;
struct cvmx_mio_uartx_mcr_s cn52xx;
struct cvmx_mio_uartx_mcr_s cn52xxp1;
struct cvmx_mio_uartx_mcr_s cn56xx;
struct cvmx_mio_uartx_mcr_s cn56xxp1;
struct cvmx_mio_uartx_mcr_s cn58xx;
struct cvmx_mio_uartx_mcr_s cn58xxp1;
} cvmx_mio_uartx_mcr_t;
typedef cvmx_mio_uartx_mcr_t cvmx_uart_mcr_t;
/**
* cvmx_mio_uart#_msr
*
* MIO_UARTX_MSR = MIO UARTX Modem Status Register
*
* The Modem Status Register (MSR) contains the current status of the modem control input lines and if
* they changed.
*
* DCTS (bit 0), DDSR (bit 1), and DDCD (bit 3) bits record whether the modem control lines (cts_n,
* dsr_n, and dcd_n) have changed since the last time the user read the MSR. TERI (bit 2) indicates ri_n
* has changed from an active-low, to an inactive-high state since the last time the MSR was read. In
* Loopback mode, DCTS reflects changes on MCR bit 1 (RTS), DDSR reflects changes on MCR bit 0 (DTR), and
* DDCD reflects changes on MCR bit 3 (Out2), while TERI reflects when MCR bit 2 (Out1) has changed state
* from a high to a low.
*
* Note: if the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software
* or otherwise), then the DCTS bit will get set when the reset is removed if the cts_n signal remains
* asserted.
*
* The CTS, DSR, RI, and DCD Modem Status bits contain information on the current state of the modem
* control lines. CTS (bit 4) is the compliment of cts_n, DSR (bit 5) is the compliment of dsr_n, RI
* (bit 6) is the compliment of ri_n, and DCD (bit 7) is the compliment of dcd_n. In Loopback mode, CTS
* is the same as MCR bit 1 (RTS), DSR is the same as MCR bit 0 (DTR), RI is the same as MCR bit 2
* (Out1), and DCD is the same as MCR bit 3 (Out2).
*
* Note: The UART0 dsr_n and ri_n inputs are internally tied to power and not present on the pins of chip.
* Thus the UART0 DSR and RI bits will be '0' when not in Loopback mode. The UART1 dsr_n, ri_n, and dcd_n
* inputs are internally tied to power and not present on the pins of chip. Thus the UART1 DSR, RI, and
* DCD bits will be '0' when not in Loopback mode.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_msr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dcd : 1; /**< Data Carrier Detect input bit */
uint64_t ri : 1; /**< Ring Indicator input bit */
uint64_t dsr : 1; /**< Data Set Ready input bit */
uint64_t cts : 1; /**< Clear To Send input bit */
uint64_t ddcd : 1; /**< Delta Data Carrier Detect bit */
uint64_t teri : 1; /**< Trailing Edge of Ring Indicator bit */
uint64_t ddsr : 1; /**< Delta Data Set Ready bit */
uint64_t dcts : 1; /**< Delta Clear To Send bit */
#else
uint64_t dcts : 1;
uint64_t ddsr : 1;
uint64_t teri : 1;
uint64_t ddcd : 1;
uint64_t cts : 1;
uint64_t dsr : 1;
uint64_t ri : 1;
uint64_t dcd : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_msr_s cn30xx;
struct cvmx_mio_uartx_msr_s cn31xx;
struct cvmx_mio_uartx_msr_s cn38xx;
struct cvmx_mio_uartx_msr_s cn38xxp2;
struct cvmx_mio_uartx_msr_s cn50xx;
struct cvmx_mio_uartx_msr_s cn52xx;
struct cvmx_mio_uartx_msr_s cn52xxp1;
struct cvmx_mio_uartx_msr_s cn56xx;
struct cvmx_mio_uartx_msr_s cn56xxp1;
struct cvmx_mio_uartx_msr_s cn58xx;
struct cvmx_mio_uartx_msr_s cn58xxp1;
} cvmx_mio_uartx_msr_t;
typedef cvmx_mio_uartx_msr_t cvmx_uart_msr_t;
/**
* cvmx_mio_uart#_rbr
*
* MIO_UARTX_RBR = MIO UARTX Receive Buffer Register
*
* The Receive Buffer Register (RBR) is a read-only register that contains the data byte received on the
* serial input port (sin). The data in this register is valid only if the Data Ready (DR) bit in the
* Line status Register (LSR) is set. When the FIFOs are programmed OFF, the data in the RBR must be
* read before the next data arrives, otherwise it is overwritten, resulting in an overrun error. When
* the FIFOs are programmed ON, this register accesses the head of the receive FIFO. If the receive FIFO
* is full (64 characters) and this register is not read before the next data character arrives, then the
* data already in the FIFO is preserved, but any incoming data is lost. An overrun error also occurs.
*
* Note: The Divisor Latch Address Bit (DLAB) of the Line Control Register (LCR) must be clear to access
* this register.
*
* Note: The address below is an alias to simplify these CSR descriptions. It should be known that the
* RBR, THR, and DLL registers are the same.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_rbr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t rbr : 8; /**< Receive Buffer Register */
#else
uint64_t rbr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_rbr_s cn30xx;
struct cvmx_mio_uartx_rbr_s cn31xx;
struct cvmx_mio_uartx_rbr_s cn38xx;
struct cvmx_mio_uartx_rbr_s cn38xxp2;
struct cvmx_mio_uartx_rbr_s cn50xx;
struct cvmx_mio_uartx_rbr_s cn52xx;
struct cvmx_mio_uartx_rbr_s cn52xxp1;
struct cvmx_mio_uartx_rbr_s cn56xx;
struct cvmx_mio_uartx_rbr_s cn56xxp1;
struct cvmx_mio_uartx_rbr_s cn58xx;
struct cvmx_mio_uartx_rbr_s cn58xxp1;
} cvmx_mio_uartx_rbr_t;
typedef cvmx_mio_uartx_rbr_t cvmx_uart_rbr_t;
/**
* cvmx_mio_uart#_rfl
*
* MIO_UARTX_RFL = MIO UARTX Receive FIFO Level Register
*
* The Receive FIFO Level Register (RFL) indicates the number of data entries in the receive FIFO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_rfl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t rfl : 7; /**< Receive FIFO Level Register */
#else
uint64_t rfl : 7;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_mio_uartx_rfl_s cn30xx;
struct cvmx_mio_uartx_rfl_s cn31xx;
struct cvmx_mio_uartx_rfl_s cn38xx;
struct cvmx_mio_uartx_rfl_s cn38xxp2;
struct cvmx_mio_uartx_rfl_s cn50xx;
struct cvmx_mio_uartx_rfl_s cn52xx;
struct cvmx_mio_uartx_rfl_s cn52xxp1;
struct cvmx_mio_uartx_rfl_s cn56xx;
struct cvmx_mio_uartx_rfl_s cn56xxp1;
struct cvmx_mio_uartx_rfl_s cn58xx;
struct cvmx_mio_uartx_rfl_s cn58xxp1;
} cvmx_mio_uartx_rfl_t;
typedef cvmx_mio_uartx_rfl_t cvmx_uart_rfl_t;
/**
* cvmx_mio_uart#_rfw
*
* MIO_UARTX_RFW = MIO UARTX Receive FIFO Write Register
*
* The Receive FIFO Write Register (RFW) is only valid when FIFO access mode is enabled (FAR bit 0 is
* set). When FIFOs are enabled, this register is used to write data to the receive FIFO. Each
* consecutive write pushes the new data to the next write location in the receive FIFO. When FIFOs are
* not enabled, this register is used to write data to the RBR.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_rfw_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t rffe : 1; /**< Receive FIFO Framing Error */
uint64_t rfpe : 1; /**< Receive FIFO Parity Error */
uint64_t rfwd : 8; /**< Receive FIFO Write Data */
#else
uint64_t rfwd : 8;
uint64_t rfpe : 1;
uint64_t rffe : 1;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_mio_uartx_rfw_s cn30xx;
struct cvmx_mio_uartx_rfw_s cn31xx;
struct cvmx_mio_uartx_rfw_s cn38xx;
struct cvmx_mio_uartx_rfw_s cn38xxp2;
struct cvmx_mio_uartx_rfw_s cn50xx;
struct cvmx_mio_uartx_rfw_s cn52xx;
struct cvmx_mio_uartx_rfw_s cn52xxp1;
struct cvmx_mio_uartx_rfw_s cn56xx;
struct cvmx_mio_uartx_rfw_s cn56xxp1;
struct cvmx_mio_uartx_rfw_s cn58xx;
struct cvmx_mio_uartx_rfw_s cn58xxp1;
} cvmx_mio_uartx_rfw_t;
typedef cvmx_mio_uartx_rfw_t cvmx_uart_rfw_t;
/**
* cvmx_mio_uart#_sbcr
*
* MIO_UARTX_SBCR = MIO UARTX Shadow Break Control Register
*
* The Shadow Break Control Register (SBCR) is a shadow register for the BREAK bit (LCR bit 6) that can
* be used to remove the burden of having to perform a read-modify-write on the LCR.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_sbcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t sbcr : 1; /**< Shadow Break Control */
#else
uint64_t sbcr : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uartx_sbcr_s cn30xx;
struct cvmx_mio_uartx_sbcr_s cn31xx;
struct cvmx_mio_uartx_sbcr_s cn38xx;
struct cvmx_mio_uartx_sbcr_s cn38xxp2;
struct cvmx_mio_uartx_sbcr_s cn50xx;
struct cvmx_mio_uartx_sbcr_s cn52xx;
struct cvmx_mio_uartx_sbcr_s cn52xxp1;
struct cvmx_mio_uartx_sbcr_s cn56xx;
struct cvmx_mio_uartx_sbcr_s cn56xxp1;
struct cvmx_mio_uartx_sbcr_s cn58xx;
struct cvmx_mio_uartx_sbcr_s cn58xxp1;
} cvmx_mio_uartx_sbcr_t;
typedef cvmx_mio_uartx_sbcr_t cvmx_uart_sbcr_t;
/**
* cvmx_mio_uart#_scr
*
* MIO_UARTX_SCR = MIO UARTX Scratchpad Register
*
* The Scratchpad Register (SCR) is an 8-bit read/write register for programmers to use as a temporary
* storage space.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_scr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t scr : 8; /**< Scratchpad Register */
#else
uint64_t scr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_scr_s cn30xx;
struct cvmx_mio_uartx_scr_s cn31xx;
struct cvmx_mio_uartx_scr_s cn38xx;
struct cvmx_mio_uartx_scr_s cn38xxp2;
struct cvmx_mio_uartx_scr_s cn50xx;
struct cvmx_mio_uartx_scr_s cn52xx;
struct cvmx_mio_uartx_scr_s cn52xxp1;
struct cvmx_mio_uartx_scr_s cn56xx;
struct cvmx_mio_uartx_scr_s cn56xxp1;
struct cvmx_mio_uartx_scr_s cn58xx;
struct cvmx_mio_uartx_scr_s cn58xxp1;
} cvmx_mio_uartx_scr_t;
typedef cvmx_mio_uartx_scr_t cvmx_uart_scr_t;
/**
* cvmx_mio_uart#_sfe
*
* MIO_UARTX_SFE = MIO UARTX Shadow FIFO Enable Register
*
* The Shadow FIFO Enable Register (SFE) is a shadow register for the FIFO enable bit (FCR bit 0) that
* can be used to remove the burden of having to store the previously written value to the FCR in memory
* and having to mask this value so that only the FIFO enable bit gets updated.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_sfe_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t sfe : 1; /**< Shadow FIFO Enable */
#else
uint64_t sfe : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uartx_sfe_s cn30xx;
struct cvmx_mio_uartx_sfe_s cn31xx;
struct cvmx_mio_uartx_sfe_s cn38xx;
struct cvmx_mio_uartx_sfe_s cn38xxp2;
struct cvmx_mio_uartx_sfe_s cn50xx;
struct cvmx_mio_uartx_sfe_s cn52xx;
struct cvmx_mio_uartx_sfe_s cn52xxp1;
struct cvmx_mio_uartx_sfe_s cn56xx;
struct cvmx_mio_uartx_sfe_s cn56xxp1;
struct cvmx_mio_uartx_sfe_s cn58xx;
struct cvmx_mio_uartx_sfe_s cn58xxp1;
} cvmx_mio_uartx_sfe_t;
typedef cvmx_mio_uartx_sfe_t cvmx_uart_sfe_t;
/**
* cvmx_mio_uart#_srr
*
* MIO_UARTX_SRR = MIO UARTX Software Reset Register
*
* The Software Reset Register (SRR) is a write-only register that resets the UART and/or the receive
* FIFO and/or the transmit FIFO.
*
* Bit 0 of the SRR is the UART Soft Reset (USR) bit. Setting this bit resets the UART.
*
* Bit 1 of the SRR is a shadow copy of the RX FIFO Reset bit (FCR bit 1). This can be used to remove
* the burden on software having to store previously written FCR values (which are pretty static) just
* to reset the receive FIFO.
*
* Bit 2 of the SRR is a shadow copy of the TX FIFO Reset bit (FCR bit 2). This can be used to remove
* the burden on software having to store previously written FCR values (which are pretty static) just
* to reset the transmit FIFO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_srr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t stfr : 1; /**< Shadow TX FIFO Reset */
uint64_t srfr : 1; /**< Shadow RX FIFO Reset */
uint64_t usr : 1; /**< UART Soft Reset */
#else
uint64_t usr : 1;
uint64_t srfr : 1;
uint64_t stfr : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_mio_uartx_srr_s cn30xx;
struct cvmx_mio_uartx_srr_s cn31xx;
struct cvmx_mio_uartx_srr_s cn38xx;
struct cvmx_mio_uartx_srr_s cn38xxp2;
struct cvmx_mio_uartx_srr_s cn50xx;
struct cvmx_mio_uartx_srr_s cn52xx;
struct cvmx_mio_uartx_srr_s cn52xxp1;
struct cvmx_mio_uartx_srr_s cn56xx;
struct cvmx_mio_uartx_srr_s cn56xxp1;
struct cvmx_mio_uartx_srr_s cn58xx;
struct cvmx_mio_uartx_srr_s cn58xxp1;
} cvmx_mio_uartx_srr_t;
typedef cvmx_mio_uartx_srr_t cvmx_uart_srr_t;
/**
* cvmx_mio_uart#_srt
*
* MIO_UARTX_SRT = MIO UARTX Shadow RX Trigger Register
*
* The Shadow RX Trigger Register (SRT) is a shadow register for the RX Trigger bits (FCR bits 7:6) that
* can be used to remove the burden of having to store the previously written value to the FCR in memory
* and having to mask this value so that only the RX Trigger bits get updated.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_srt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t srt : 2; /**< Shadow RX Trigger */
#else
uint64_t srt : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_uartx_srt_s cn30xx;
struct cvmx_mio_uartx_srt_s cn31xx;
struct cvmx_mio_uartx_srt_s cn38xx;
struct cvmx_mio_uartx_srt_s cn38xxp2;
struct cvmx_mio_uartx_srt_s cn50xx;
struct cvmx_mio_uartx_srt_s cn52xx;
struct cvmx_mio_uartx_srt_s cn52xxp1;
struct cvmx_mio_uartx_srt_s cn56xx;
struct cvmx_mio_uartx_srt_s cn56xxp1;
struct cvmx_mio_uartx_srt_s cn58xx;
struct cvmx_mio_uartx_srt_s cn58xxp1;
} cvmx_mio_uartx_srt_t;
typedef cvmx_mio_uartx_srt_t cvmx_uart_srt_t;
/**
* cvmx_mio_uart#_srts
*
* MIO_UARTX_SRTS = MIO UARTX Shadow Request To Send Register
*
* The Shadow Request To Send Register (SRTS) is a shadow register for the RTS bit (MCR bit 1) that can
* be used to remove the burden of having to perform a read-modify-write on the MCR.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_srts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t srts : 1; /**< Shadow Request To Send */
#else
uint64_t srts : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uartx_srts_s cn30xx;
struct cvmx_mio_uartx_srts_s cn31xx;
struct cvmx_mio_uartx_srts_s cn38xx;
struct cvmx_mio_uartx_srts_s cn38xxp2;
struct cvmx_mio_uartx_srts_s cn50xx;
struct cvmx_mio_uartx_srts_s cn52xx;
struct cvmx_mio_uartx_srts_s cn52xxp1;
struct cvmx_mio_uartx_srts_s cn56xx;
struct cvmx_mio_uartx_srts_s cn56xxp1;
struct cvmx_mio_uartx_srts_s cn58xx;
struct cvmx_mio_uartx_srts_s cn58xxp1;
} cvmx_mio_uartx_srts_t;
typedef cvmx_mio_uartx_srts_t cvmx_uart_srts_t;
/**
* cvmx_mio_uart#_stt
*
* MIO_UARTX_STT = MIO UARTX Shadow TX Trigger Register
*
* The Shadow TX Trigger Register (STT) is a shadow register for the TX Trigger bits (FCR bits 5:4) that
* can be used to remove the burden of having to store the previously written value to the FCR in memory
* and having to mask this value so that only the TX Trigger bits get updated.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_stt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t stt : 2; /**< Shadow TX Trigger */
#else
uint64_t stt : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_uartx_stt_s cn30xx;
struct cvmx_mio_uartx_stt_s cn31xx;
struct cvmx_mio_uartx_stt_s cn38xx;
struct cvmx_mio_uartx_stt_s cn38xxp2;
struct cvmx_mio_uartx_stt_s cn50xx;
struct cvmx_mio_uartx_stt_s cn52xx;
struct cvmx_mio_uartx_stt_s cn52xxp1;
struct cvmx_mio_uartx_stt_s cn56xx;
struct cvmx_mio_uartx_stt_s cn56xxp1;
struct cvmx_mio_uartx_stt_s cn58xx;
struct cvmx_mio_uartx_stt_s cn58xxp1;
} cvmx_mio_uartx_stt_t;
typedef cvmx_mio_uartx_stt_t cvmx_uart_stt_t;
/**
* cvmx_mio_uart#_tfl
*
* MIO_UARTX_TFL = MIO UARTX Transmit FIFO Level Register
*
* The Transmit FIFO Level Register (TFL) indicates the number of data entries in the transmit FIFO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_tfl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t tfl : 7; /**< Transmit FIFO Level Register */
#else
uint64_t tfl : 7;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_mio_uartx_tfl_s cn30xx;
struct cvmx_mio_uartx_tfl_s cn31xx;
struct cvmx_mio_uartx_tfl_s cn38xx;
struct cvmx_mio_uartx_tfl_s cn38xxp2;
struct cvmx_mio_uartx_tfl_s cn50xx;
struct cvmx_mio_uartx_tfl_s cn52xx;
struct cvmx_mio_uartx_tfl_s cn52xxp1;
struct cvmx_mio_uartx_tfl_s cn56xx;
struct cvmx_mio_uartx_tfl_s cn56xxp1;
struct cvmx_mio_uartx_tfl_s cn58xx;
struct cvmx_mio_uartx_tfl_s cn58xxp1;
} cvmx_mio_uartx_tfl_t;
typedef cvmx_mio_uartx_tfl_t cvmx_uart_tfl_t;
/**
* cvmx_mio_uart#_tfr
*
* MIO_UARTX_TFR = MIO UARTX Transmit FIFO Read Register
*
* The Transmit FIFO Read Register (TFR) is only valid when FIFO access mode is enabled (FAR bit 0 is
* set). When FIFOs are enabled, reading this register gives the data at the top of the transmit FIFO.
* Each consecutive read pops the transmit FIFO and gives the next data value that is currently at the
* top of the FIFO. When FIFOs are not enabled, reading this register gives the data in the THR.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_tfr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t tfr : 8; /**< Transmit FIFO Read Register */
#else
uint64_t tfr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_tfr_s cn30xx;
struct cvmx_mio_uartx_tfr_s cn31xx;
struct cvmx_mio_uartx_tfr_s cn38xx;
struct cvmx_mio_uartx_tfr_s cn38xxp2;
struct cvmx_mio_uartx_tfr_s cn50xx;
struct cvmx_mio_uartx_tfr_s cn52xx;
struct cvmx_mio_uartx_tfr_s cn52xxp1;
struct cvmx_mio_uartx_tfr_s cn56xx;
struct cvmx_mio_uartx_tfr_s cn56xxp1;
struct cvmx_mio_uartx_tfr_s cn58xx;
struct cvmx_mio_uartx_tfr_s cn58xxp1;
} cvmx_mio_uartx_tfr_t;
typedef cvmx_mio_uartx_tfr_t cvmx_uart_tfr_t;
/**
* cvmx_mio_uart#_thr
*
* MIO_UARTX_THR = MIO UARTX Transmit Holding Register
*
* Transmit Holding Register (THR) is a write-only register that contains data to be transmitted on the
* serial output port (sout). Data can be written to the THR any time that the THR Empty (THRE) bit of
* the Line Status Register (LSR) is set.
*
* If FIFOs are not enabled and THRE is set, writing a single character to the THR clears the THRE. Any
* additional writes to the THR before the THRE is set again causes the THR data to be overwritten.
*
* If FIFOs are enabled and THRE is set (and Programmable THRE mode disabled), 64 characters of data may
* be written to the THR before the FIFO is full. Any attempt to write data when the FIFO is full results
* in the write data being lost.
*
* Note: The Divisor Latch Address Bit (DLAB) of the Line Control Register (LCR) must be clear to access
* this register.
*
* Note: The address below is an alias to simplify these CSR descriptions. It should be known that the
* RBR, THR, and DLL registers are the same.
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_thr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t thr : 8; /**< Transmit Holding Register */
#else
uint64_t thr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uartx_thr_s cn30xx;
struct cvmx_mio_uartx_thr_s cn31xx;
struct cvmx_mio_uartx_thr_s cn38xx;
struct cvmx_mio_uartx_thr_s cn38xxp2;
struct cvmx_mio_uartx_thr_s cn50xx;
struct cvmx_mio_uartx_thr_s cn52xx;
struct cvmx_mio_uartx_thr_s cn52xxp1;
struct cvmx_mio_uartx_thr_s cn56xx;
struct cvmx_mio_uartx_thr_s cn56xxp1;
struct cvmx_mio_uartx_thr_s cn58xx;
struct cvmx_mio_uartx_thr_s cn58xxp1;
} cvmx_mio_uartx_thr_t;
typedef cvmx_mio_uartx_thr_t cvmx_uart_thr_t;
/**
* cvmx_mio_uart#_usr
*
* MIO_UARTX_USR = MIO UARTX UART Status Register
*
* The UART Status Register (USR) contains UART status information.
*
* USR bit 0 is the BUSY bit. When set this bit indicates that a serial transfer is in progress, when
* clear it indicates that the UART is idle or inactive.
*
* Note: In PASS3, the BUSY bit will always be clear.
*
* USR bits 1-4 indicate the following FIFO status: TX FIFO Not Full (TFNF), TX FIFO Empty (TFE), RX
* FIFO Not Empty (RFNE), and RX FIFO Full (RFF).
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uartx_usr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t rff : 1; /**< RX FIFO Full */
uint64_t rfne : 1; /**< RX FIFO Not Empty */
uint64_t tfe : 1; /**< TX FIFO Empty */
uint64_t tfnf : 1; /**< TX FIFO Not Full */
uint64_t busy : 1; /**< Busy bit (always 0 in PASS3) */
#else
uint64_t busy : 1;
uint64_t tfnf : 1;
uint64_t tfe : 1;
uint64_t rfne : 1;
uint64_t rff : 1;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_mio_uartx_usr_s cn30xx;
struct cvmx_mio_uartx_usr_s cn31xx;
struct cvmx_mio_uartx_usr_s cn38xx;
struct cvmx_mio_uartx_usr_s cn38xxp2;
struct cvmx_mio_uartx_usr_s cn50xx;
struct cvmx_mio_uartx_usr_s cn52xx;
struct cvmx_mio_uartx_usr_s cn52xxp1;
struct cvmx_mio_uartx_usr_s cn56xx;
struct cvmx_mio_uartx_usr_s cn56xxp1;
struct cvmx_mio_uartx_usr_s cn58xx;
struct cvmx_mio_uartx_usr_s cn58xxp1;
} cvmx_mio_uartx_usr_t;
typedef cvmx_mio_uartx_usr_t cvmx_uart_usr_t;
/**
* cvmx_mio_uart2_dlh
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_dlh_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dlh : 8; /**< Divisor Latch High Register */
#else
uint64_t dlh : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_dlh_s cn52xx;
struct cvmx_mio_uart2_dlh_s cn52xxp1;
} cvmx_mio_uart2_dlh_t;
/**
* cvmx_mio_uart2_dll
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_dll_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dll : 8; /**< Divisor Latch Low Register */
#else
uint64_t dll : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_dll_s cn52xx;
struct cvmx_mio_uart2_dll_s cn52xxp1;
} cvmx_mio_uart2_dll_t;
/**
* cvmx_mio_uart2_far
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_far_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t far : 1; /**< FIFO Access Register */
#else
uint64_t far : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uart2_far_s cn52xx;
struct cvmx_mio_uart2_far_s cn52xxp1;
} cvmx_mio_uart2_far_t;
/**
* cvmx_mio_uart2_fcr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_fcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t rxtrig : 2; /**< RX Trigger */
uint64_t txtrig : 2; /**< TX Trigger */
uint64_t reserved_3_3 : 1;
uint64_t txfr : 1; /**< TX FIFO reset */
uint64_t rxfr : 1; /**< RX FIFO reset */
uint64_t en : 1; /**< FIFO enable */
#else
uint64_t en : 1;
uint64_t rxfr : 1;
uint64_t txfr : 1;
uint64_t reserved_3_3 : 1;
uint64_t txtrig : 2;
uint64_t rxtrig : 2;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_fcr_s cn52xx;
struct cvmx_mio_uart2_fcr_s cn52xxp1;
} cvmx_mio_uart2_fcr_t;
/**
* cvmx_mio_uart2_htx
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_htx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t htx : 1; /**< Halt TX */
#else
uint64_t htx : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uart2_htx_s cn52xx;
struct cvmx_mio_uart2_htx_s cn52xxp1;
} cvmx_mio_uart2_htx_t;
/**
* cvmx_mio_uart2_ier
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_ier_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t ptime : 1; /**< Programmable THRE Interrupt mode enable */
uint64_t reserved_4_6 : 3;
uint64_t edssi : 1; /**< Enable Modem Status Interrupt */
uint64_t elsi : 1; /**< Enable Receiver Line Status Interrupt */
uint64_t etbei : 1; /**< Enable Transmitter Holding Register Empty Interrupt */
uint64_t erbfi : 1; /**< Enable Received Data Available Interrupt */
#else
uint64_t erbfi : 1;
uint64_t etbei : 1;
uint64_t elsi : 1;
uint64_t edssi : 1;
uint64_t reserved_4_6 : 3;
uint64_t ptime : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_ier_s cn52xx;
struct cvmx_mio_uart2_ier_s cn52xxp1;
} cvmx_mio_uart2_ier_t;
/**
* cvmx_mio_uart2_iir
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_iir_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t fen : 2; /**< FIFO-enabled bits */
uint64_t reserved_4_5 : 2;
uint64_t iid : 4; /**< Interrupt ID */
#else
uint64_t iid : 4;
uint64_t reserved_4_5 : 2;
uint64_t fen : 2;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_iir_s cn52xx;
struct cvmx_mio_uart2_iir_s cn52xxp1;
} cvmx_mio_uart2_iir_t;
/**
* cvmx_mio_uart2_lcr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_lcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dlab : 1; /**< Divisor Latch Address bit */
uint64_t brk : 1; /**< Break Control bit */
uint64_t reserved_5_5 : 1;
uint64_t eps : 1; /**< Even Parity Select bit */
uint64_t pen : 1; /**< Parity Enable bit */
uint64_t stop : 1; /**< Stop Control bit */
uint64_t cls : 2; /**< Character Length Select */
#else
uint64_t cls : 2;
uint64_t stop : 1;
uint64_t pen : 1;
uint64_t eps : 1;
uint64_t reserved_5_5 : 1;
uint64_t brk : 1;
uint64_t dlab : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_lcr_s cn52xx;
struct cvmx_mio_uart2_lcr_s cn52xxp1;
} cvmx_mio_uart2_lcr_t;
/**
* cvmx_mio_uart2_lsr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_lsr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t ferr : 1; /**< Error in Receiver FIFO bit */
uint64_t temt : 1; /**< Transmitter Empty bit */
uint64_t thre : 1; /**< Transmitter Holding Register Empty bit */
uint64_t bi : 1; /**< Break Interrupt bit */
uint64_t fe : 1; /**< Framing Error bit */
uint64_t pe : 1; /**< Parity Error bit */
uint64_t oe : 1; /**< Overrun Error bit */
uint64_t dr : 1; /**< Data Ready bit */
#else
uint64_t dr : 1;
uint64_t oe : 1;
uint64_t pe : 1;
uint64_t fe : 1;
uint64_t bi : 1;
uint64_t thre : 1;
uint64_t temt : 1;
uint64_t ferr : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_lsr_s cn52xx;
struct cvmx_mio_uart2_lsr_s cn52xxp1;
} cvmx_mio_uart2_lsr_t;
/**
* cvmx_mio_uart2_mcr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_mcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t afce : 1; /**< Auto Flow Control Enable bit */
uint64_t loop : 1; /**< Loopback bit */
uint64_t out2 : 1; /**< OUT2 output bit */
uint64_t out1 : 1; /**< OUT1 output bit */
uint64_t rts : 1; /**< Request To Send output bit */
uint64_t dtr : 1; /**< Data Terminal Ready output bit */
#else
uint64_t dtr : 1;
uint64_t rts : 1;
uint64_t out1 : 1;
uint64_t out2 : 1;
uint64_t loop : 1;
uint64_t afce : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_mio_uart2_mcr_s cn52xx;
struct cvmx_mio_uart2_mcr_s cn52xxp1;
} cvmx_mio_uart2_mcr_t;
/**
* cvmx_mio_uart2_msr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_msr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t dcd : 1; /**< Data Carrier Detect input bit */
uint64_t ri : 1; /**< Ring Indicator input bit */
uint64_t dsr : 1; /**< Data Set Ready input bit */
uint64_t cts : 1; /**< Clear To Send input bit */
uint64_t ddcd : 1; /**< Delta Data Carrier Detect bit */
uint64_t teri : 1; /**< Trailing Edge of Ring Indicator bit */
uint64_t ddsr : 1; /**< Delta Data Set Ready bit */
uint64_t dcts : 1; /**< Delta Clear To Send bit */
#else
uint64_t dcts : 1;
uint64_t ddsr : 1;
uint64_t teri : 1;
uint64_t ddcd : 1;
uint64_t cts : 1;
uint64_t dsr : 1;
uint64_t ri : 1;
uint64_t dcd : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_msr_s cn52xx;
struct cvmx_mio_uart2_msr_s cn52xxp1;
} cvmx_mio_uart2_msr_t;
/**
* cvmx_mio_uart2_rbr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_rbr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t rbr : 8; /**< Receive Buffer Register */
#else
uint64_t rbr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_rbr_s cn52xx;
struct cvmx_mio_uart2_rbr_s cn52xxp1;
} cvmx_mio_uart2_rbr_t;
/**
* cvmx_mio_uart2_rfl
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_rfl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t rfl : 7; /**< Receive FIFO Level Register */
#else
uint64_t rfl : 7;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_mio_uart2_rfl_s cn52xx;
struct cvmx_mio_uart2_rfl_s cn52xxp1;
} cvmx_mio_uart2_rfl_t;
/**
* cvmx_mio_uart2_rfw
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_rfw_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t rffe : 1; /**< Receive FIFO Framing Error */
uint64_t rfpe : 1; /**< Receive FIFO Parity Error */
uint64_t rfwd : 8; /**< Receive FIFO Write Data */
#else
uint64_t rfwd : 8;
uint64_t rfpe : 1;
uint64_t rffe : 1;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_mio_uart2_rfw_s cn52xx;
struct cvmx_mio_uart2_rfw_s cn52xxp1;
} cvmx_mio_uart2_rfw_t;
/**
* cvmx_mio_uart2_sbcr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_sbcr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t sbcr : 1; /**< Shadow Break Control */
#else
uint64_t sbcr : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uart2_sbcr_s cn52xx;
struct cvmx_mio_uart2_sbcr_s cn52xxp1;
} cvmx_mio_uart2_sbcr_t;
/**
* cvmx_mio_uart2_scr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_scr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t scr : 8; /**< Scratchpad Register */
#else
uint64_t scr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_scr_s cn52xx;
struct cvmx_mio_uart2_scr_s cn52xxp1;
} cvmx_mio_uart2_scr_t;
/**
* cvmx_mio_uart2_sfe
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_sfe_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t sfe : 1; /**< Shadow FIFO Enable */
#else
uint64_t sfe : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uart2_sfe_s cn52xx;
struct cvmx_mio_uart2_sfe_s cn52xxp1;
} cvmx_mio_uart2_sfe_t;
/**
* cvmx_mio_uart2_srr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_srr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t stfr : 1; /**< Shadow TX FIFO Reset */
uint64_t srfr : 1; /**< Shadow RX FIFO Reset */
uint64_t usr : 1; /**< UART Soft Reset */
#else
uint64_t usr : 1;
uint64_t srfr : 1;
uint64_t stfr : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_mio_uart2_srr_s cn52xx;
struct cvmx_mio_uart2_srr_s cn52xxp1;
} cvmx_mio_uart2_srr_t;
/**
* cvmx_mio_uart2_srt
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_srt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t srt : 2; /**< Shadow RX Trigger */
#else
uint64_t srt : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_uart2_srt_s cn52xx;
struct cvmx_mio_uart2_srt_s cn52xxp1;
} cvmx_mio_uart2_srt_t;
/**
* cvmx_mio_uart2_srts
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_srts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t srts : 1; /**< Shadow Request To Send */
#else
uint64_t srts : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_mio_uart2_srts_s cn52xx;
struct cvmx_mio_uart2_srts_s cn52xxp1;
} cvmx_mio_uart2_srts_t;
/**
* cvmx_mio_uart2_stt
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_stt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t stt : 2; /**< Shadow TX Trigger */
#else
uint64_t stt : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_mio_uart2_stt_s cn52xx;
struct cvmx_mio_uart2_stt_s cn52xxp1;
} cvmx_mio_uart2_stt_t;
/**
* cvmx_mio_uart2_tfl
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_tfl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t tfl : 7; /**< Transmit FIFO Level Register */
#else
uint64_t tfl : 7;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_mio_uart2_tfl_s cn52xx;
struct cvmx_mio_uart2_tfl_s cn52xxp1;
} cvmx_mio_uart2_tfl_t;
/**
* cvmx_mio_uart2_tfr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_tfr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t tfr : 8; /**< Transmit FIFO Read Register */
#else
uint64_t tfr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_tfr_s cn52xx;
struct cvmx_mio_uart2_tfr_s cn52xxp1;
} cvmx_mio_uart2_tfr_t;
/**
* cvmx_mio_uart2_thr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_thr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t thr : 8; /**< Transmit Holding Register */
#else
uint64_t thr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mio_uart2_thr_s cn52xx;
struct cvmx_mio_uart2_thr_s cn52xxp1;
} cvmx_mio_uart2_thr_t;
/**
* cvmx_mio_uart2_usr
*/
typedef union
{
uint64_t u64;
struct cvmx_mio_uart2_usr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t rff : 1; /**< RX FIFO Full */
uint64_t rfne : 1; /**< RX FIFO Not Empty */
uint64_t tfe : 1; /**< TX FIFO Empty */
uint64_t tfnf : 1; /**< TX FIFO Not Full */
uint64_t busy : 1; /**< Busy bit (always 0 in PASS3) */
#else
uint64_t busy : 1;
uint64_t tfnf : 1;
uint64_t tfe : 1;
uint64_t rfne : 1;
uint64_t rff : 1;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_mio_uart2_usr_s cn52xx;
struct cvmx_mio_uart2_usr_s cn52xxp1;
} cvmx_mio_uart2_usr_t;
/**
* cvmx_mix#_bist
*
* MIX_BIST = MIX BIST Register
*
* Description:
* NOTE: To read the MIX_BIST register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_bist_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t mrqdat : 1; /**< Bist Results for NBR CSR RdReq RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t ipfdat : 1; /**< Bist Results for MIX Inbound Packet RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t irfdat : 1; /**< Bist Results for MIX I-Ring Entry RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t orfdat : 1; /**< Bist Results for MIX O-Ring Entry RAM
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t orfdat : 1;
uint64_t irfdat : 1;
uint64_t ipfdat : 1;
uint64_t mrqdat : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_mixx_bist_s cn52xx;
struct cvmx_mixx_bist_s cn52xxp1;
struct cvmx_mixx_bist_s cn56xx;
struct cvmx_mixx_bist_s cn56xxp1;
} cvmx_mixx_bist_t;
/**
* cvmx_mix#_ctl
*
* MIX_CTL = MIX Control Register
*
* Description:
* NOTE: To write to the MIX_CTL register, a device would issue an IOBST directed at the MIO.
* To read the MIX_CTL register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t crc_strip : 1; /**< HW CRC Strip Enable
When enabled, the last 4 bytes(CRC) of the ingress packet
are not included in cumulative packet byte length.
In other words, the cumulative LEN field for all
I-Ring Buffer Entries associated with a given ingress
packet will be 4 bytes less (so that the final 4B HW CRC
packet data is not processed by software). */
uint64_t busy : 1; /**< MIX Busy Status bit
MIX will assert busy status any time there are:
1) L2/DRAM reads in-flight (NCB-arb to read
response)
2) L2/DRAM writes in-flight (NCB-arb to write
data is sent.
3) L2/DRAM write commits in-flight (NCB-arb to write
commit response).
NOTE: After MIX_CTL[EN]=0, the MIX will eventually
complete any "inflight" transactions, at which point the
BUSY will de-assert. */
uint64_t en : 1; /**< MIX Enable bit
When EN=0, MIX will no longer arbitrate for
any new L2/DRAM read/write requests on the NCB Bus.
MIX will complete any requests that are currently
pended for the NCB Bus. */
uint64_t reset : 1; /**< MIX Soft Reset
When SW writes a '1' to MIX_CTL[RESET], the
MIX logic will be soft reset.
NOTE: The MIX-AGL RSL-CSR accesses are not effected
by soft reset (to allow RSL accesses during soft reset).
NOTE: The MIX-MIX NCB-direct CSR accesses are not effected
by soft reset (to allow RSL accesses during soft reset).
NOTE: Writing '1' will create a "64 eclk" soft reset
pulse chain used by both MIX/AGL subcomponents to
soft reset the MIX/AGL. SW should avoid sending any MIX/AGL
CSR R/Ws until after this 64 eclk reset window has
expired (unpredictable results).
NOTE: RESET is intentionally 'read as zero'.
The intended "soft reset" sequence is:
1) Write MIX_CTL[EN]=0
[To prevent any NEW transactions from being started]
2) Wait for MIX_CTL[BUSY]=0
[To indicate that all inflight transactions have
completed]
3) Write MIX_CTL[RESET]=1, followed by a MIX_CTL CSR read
and wait for the result.
This will generate the soft-reset pulse chain that will
reset MIX/AGL (except logic to gain access to CSRs).
4) Re-Initialize the MIX/AGL just as would be done
for a hard reset. */
uint64_t lendian : 1; /**< Packet Little Endian Mode
(0: Big Endian Mode/1: Little Endian Mode)
When the mode is set, MIX will byte-swap packet data
loads/stores at the MIX/NCB boundary. */
uint64_t nbtarb : 1; /**< MIX CB-Request Arbitration Mode.
When set to zero, the arbiter is fixed priority with
the following priority scheme:
Highest Priority: I-Ring Packet Write Request
O-Ring Packet Read Request
I-Ring Entry Write Request
I-Ring Entry Read Request
O-Ring Entry Read Request
When set to one, the arbiter is round robin. */
uint64_t mrq_hwm : 2; /**< MIX CB-Request FIFO Programmable High Water Mark.
The MRQ contains 16 CB-Requests which are CSR Rd/Wr
Requests. If the MRQ backs up with "HWM" entries,
then new CB-Requests are 'stalled'.
[0]: HWM = 16
[1]: HWM = 15
[2]: HWM = 14
[3]: HWM = 13
NOTE: This must only be written at power-on/boot time. */
#else
uint64_t mrq_hwm : 2;
uint64_t nbtarb : 1;
uint64_t lendian : 1;
uint64_t reset : 1;
uint64_t en : 1;
uint64_t busy : 1;
uint64_t crc_strip : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mixx_ctl_s cn52xx;
struct cvmx_mixx_ctl_s cn52xxp1;
struct cvmx_mixx_ctl_s cn56xx;
struct cvmx_mixx_ctl_s cn56xxp1;
} cvmx_mixx_ctl_t;
/**
* cvmx_mix#_intena
*
* MIX_INTENA = MIX Local Interrupt Enable Mask Register
*
* Description:
* NOTE: To write to the MIX_INTENA register, a device would issue an IOBST directed at the MIO.
* To read the MIX_INTENA register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_intena_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t orunena : 1; /**< ORCNT UnderFlow Detected
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and this local interrupt mask bit is set, than an
interrupt is reported for an ORCNT underflow condition
MIX_ISR[ORUN]. */
uint64_t irunena : 1; /**< IRCNT UnderFlow Interrupt Enable
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and this local interrupt mask bit is set, than an
interrupt is reported for an IRCNT underflow condition
MIX_ISR[IRUN]. */
uint64_t data_drpena : 1; /**< Data was dropped due to RX FIFO full Interrupt
enable. If both the global interrupt mask bits
(CIU_INTx_EN*[MII]) and the local interrupt mask
bit(DATA_DRPENA) is set, than an interrupt is
reported for this event. */
uint64_t ithena : 1; /**< Inbound Ring Threshold Exceeded Interrupt Enable
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and this local interrupt mask bit is set, than an
interrupt is reported for an Inbound Ring Threshold
Exceeded event(IRTHRESH). */
uint64_t othena : 1; /**< Outbound Ring Threshold Exceeded Interrupt Enable
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and this local interrupt mask bit is set, than an
interrupt is reported for an Outbound Ring Threshold
Exceeded event(ORTHRESH). */
uint64_t ivfena : 1; /**< Inbound DoorBell(IDBELL) Overflow Detected
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and this local interrupt mask bit is set, than an
interrupt is reported for an Inbound Doorbell Overflow
event(IDBOVF). */
uint64_t ovfena : 1; /**< Outbound DoorBell(ODBELL) Overflow Interrupt Enable
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and this local interrupt mask bit is set, than an
interrupt is reported for an Outbound Doorbell Overflow
event(ODBOVF). */
#else
uint64_t ovfena : 1;
uint64_t ivfena : 1;
uint64_t othena : 1;
uint64_t ithena : 1;
uint64_t data_drpena : 1;
uint64_t irunena : 1;
uint64_t orunena : 1;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_mixx_intena_s cn52xx;
struct cvmx_mixx_intena_s cn52xxp1;
struct cvmx_mixx_intena_s cn56xx;
struct cvmx_mixx_intena_s cn56xxp1;
} cvmx_mixx_intena_t;
/**
* cvmx_mix#_ircnt
*
* MIX_IRCNT = MIX I-Ring Pending Packet Counter
*
* Description:
* NOTE: To write to the MIX_IRCNT register, a device would issue an IOBST directed at the MIO.
* To read the MIX_IRCNT register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_ircnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t ircnt : 20; /**< Pending \# of I-Ring Packets.
Whenever HW writes a completion code of Done, Trunc,
CRCErr or Err, it increments the IRCNT (to indicate
to SW the \# of pending Input packets in system memory).
NOTE: The HW guarantees that the completion code write
is always visible in system memory BEFORE it increments
the IRCNT.
Reads of IRCNT return the current inbound packet count.
Writes of IRCNT decrement the count by the value
written.
This register is used to generate interrupts to alert
SW of pending inbound MIX packets in system memory.
NOTE: In the case of inbound packets that span multiple
I-Ring entries, SW must keep track of the \# of I-Ring Entries
associated with a given inbound packet to reclaim the
proper \# of I-Ring Entries for re-use. */
#else
uint64_t ircnt : 20;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_mixx_ircnt_s cn52xx;
struct cvmx_mixx_ircnt_s cn52xxp1;
struct cvmx_mixx_ircnt_s cn56xx;
struct cvmx_mixx_ircnt_s cn56xxp1;
} cvmx_mixx_ircnt_t;
/**
* cvmx_mix#_irhwm
*
* MIX_IRHWM = MIX I-Ring High-Water Mark Threshold Register
*
* Description:
* NOTE: To write to the MIX_IHWM register, a device would issue an IOBST directed at the MIO.
* To read the MIX_IHWM register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_irhwm_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t ibplwm : 20; /**< I-Ring BackPressure Low Water Mark Threshold.
When the \#of available I-Ring Entries (IDBELL)
is less than IBPLWM, the AGL-MAC will:
a) In full-duplex mode: send periodic PAUSE packets.
b) In half-duplex mode: Force collisions.
This programmable mechanism is provided as a means
to backpressure input traffic 'early' enough (so
that packets are not 'dropped' by OCTEON). */
uint64_t irhwm : 20; /**< I-Ring Entry High Water Mark Threshold.
Used to determine when the \# of Inbound packets
in system memory(MIX_IRCNT[IRCNT]) exceeds this IRHWM
threshold.
NOTE: The power-on value of the CIU_INTx_EN*[MII]
interrupt enable bits is zero and must be enabled
to allow interrupts to be reported. */
#else
uint64_t irhwm : 20;
uint64_t ibplwm : 20;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_mixx_irhwm_s cn52xx;
struct cvmx_mixx_irhwm_s cn52xxp1;
struct cvmx_mixx_irhwm_s cn56xx;
struct cvmx_mixx_irhwm_s cn56xxp1;
} cvmx_mixx_irhwm_t;
/**
* cvmx_mix#_iring1
*
* MIX_IRING1 = MIX Inbound Ring Register \#1
*
* Description:
* NOTE: To write to the MIX_IRING1 register, a device would issue an IOBST directed at the MIO.
* To read the MIX_IRING1 register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_iring1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_60_63 : 4;
uint64_t isize : 20; /**< Represents the Inbound Ring Buffer's Size(in 8B
words). The ring can be as large as 1M entries.
NOTE: This CSR MUST BE setup written by SW poweron
(when IDBELL/IRCNT=0). */
uint64_t reserved_36_39 : 4;
uint64_t ibase : 33; /**< Represents the 8B-aligned base address of the first
Inbound Ring entry in system memory.
NOTE: SW MUST ONLY write to this register during
power-on/boot code. */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t ibase : 33;
uint64_t reserved_36_39 : 4;
uint64_t isize : 20;
uint64_t reserved_60_63 : 4;
#endif
} s;
struct cvmx_mixx_iring1_s cn52xx;
struct cvmx_mixx_iring1_s cn52xxp1;
struct cvmx_mixx_iring1_s cn56xx;
struct cvmx_mixx_iring1_s cn56xxp1;
} cvmx_mixx_iring1_t;
/**
* cvmx_mix#_iring2
*
* MIX_IRING2 = MIX Inbound Ring Register \#2
*
* Description:
* NOTE: To write to the MIX_IRING2 register, a device would issue an IOBST directed at the MIO.
* To read the MIX_IRING2 register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_iring2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_52_63 : 12;
uint64_t itlptr : 20; /**< The Inbound Ring Tail Pointer selects the I-Ring
Entry that the HW will process next. After the HW
completes receiving an inbound packet, it increments
the I-Ring Tail Pointer. [NOTE: The I-Ring Tail
Pointer HW increment is always modulo ISIZE.
NOTE: This field is 'read-only' to SW. */
uint64_t reserved_20_31 : 12;
uint64_t idbell : 20; /**< Represents the cumulative total of pending
Inbound Ring Buffer Entries. Each I-Ring
Buffer Entry contains 1) an L2/DRAM byte pointer
along with a 2) a Byte Length.
After SW inserts a new entry into the I-Ring Buffer,
it "rings the doorbell for the inbound ring". When
the MIX HW receives the doorbell ring, it advances
the doorbell count for the I-Ring.
SW must never cause the doorbell count for the
I-Ring to exceed the size of the I-ring(ISIZE).
A read of the CSR indicates the current doorbell
count. */
#else
uint64_t idbell : 20;
uint64_t reserved_20_31 : 12;
uint64_t itlptr : 20;
uint64_t reserved_52_63 : 12;
#endif
} s;
struct cvmx_mixx_iring2_s cn52xx;
struct cvmx_mixx_iring2_s cn52xxp1;
struct cvmx_mixx_iring2_s cn56xx;
struct cvmx_mixx_iring2_s cn56xxp1;
} cvmx_mixx_iring2_t;
/**
* cvmx_mix#_isr
*
* MIX_ISR = MIX Interrupt/Status Register
*
* Description:
* NOTE: To write to the MIX_ISR register, a device would issue an IOBST directed at the MIO.
* To read the MIX_ISR register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_isr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t orun : 1; /**< ORCNT UnderFlow Detected
If SW writes a larger value than what is currently
in the MIX_ORCNT[ORCNT], then HW will report the
underflow condition.
NOTE: The MIX_ORCNT[IOCNT] will clamp to to zero.
NOTE: If an ORUN underflow condition is detected,
the integrity of the MIX/AGL HW state has
been compromised. To recover, SW must issue a
software reset sequence (see: MIX_CTL[RESET] */
uint64_t irun : 1; /**< IRCNT UnderFlow Detected
If SW writes a larger value than what is currently
in the MIX_IRCNT[IRCNT], then HW will report the
underflow condition.
NOTE: The MIX_IRCNT[IRCNT] will clamp to to zero.
NOTE: If an IRUN underflow condition is detected,
the integrity of the MIX/AGL HW state has
been compromised. To recover, SW must issue a
software reset sequence (see: MIX_CTL[RESET] */
uint64_t data_drp : 1; /**< Data was dropped due to RX FIFO full
If this does occur, the DATA_DRP is set and the
CIU_INTx_SUM0,4[MII] bits are set.
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and the local interrupt mask bit(DATA_DRPENA) is set, than an
interrupt is reported for this event. */
uint64_t irthresh : 1; /**< Inbound Ring Packet Threshold Exceeded
When the pending \#inbound packets in system
memory(IRCNT) has exceeded a programmable threshold
(IRHWM), then this bit is set. If this does occur,
the IRTHRESH is set and the CIU_INTx_SUM0,4[MII] bits
are set if ((MIX_ISR & MIX_INTENA) != 0)).
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and the local interrupt mask bit(ITHENA) is set, than an
interrupt is reported for this event. */
uint64_t orthresh : 1; /**< Outbound Ring Packet Threshold Exceeded
When the pending \#outbound packets in system
memory(ORCNT) has exceeded a programmable threshold
(ORHWM), then this bit is set. If this does occur,
the ORTHRESH is set and the CIU_INTx_SUM0,4[MII] bits
are set if ((MIX_ISR & MIX_INTENA) != 0)).
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and the local interrupt mask bit(OTHENA) is set, than an
interrupt is reported for this event. */
uint64_t idblovf : 1; /**< Inbound DoorBell(IDBELL) Overflow Detected
If SW attempts to write to the MIX_IRING2[IDBELL]
with a value greater than the remaining \#of
I-Ring Buffer Entries (MIX_REMCNT[IREMCNT]), then
the following occurs:
1) The MIX_IRING2[IDBELL] write is IGNORED
2) The ODBLOVF is set and the CIU_INTx_SUM0,4[MII]
bits are set if ((MIX_ISR & MIX_INTENA) != 0)).
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and the local interrupt mask bit(IVFENA) is set, than an
interrupt is reported for this event.
SW should keep track of the \#I-Ring Entries in use
(ie: cumulative \# of IDBELL writes), and ensure that
future IDBELL writes don't exceed the size of the
I-Ring Buffer (MIX_IRING2[ISIZE]).
SW must reclaim I-Ring Entries by keeping track of the
\#IRing-Entries, and writing to the MIX_IRCNT[IRCNT].
NOTE: The MIX_IRCNT[IRCNT] register represents the
total \#packets(not IRing Entries) and SW must further
keep track of the \# of I-Ring Entries associated with
each packet as they are processed.
NOTE: There is no recovery from an IDBLOVF Interrupt.
If it occurs, it's an indication that SW has
overwritten the I-Ring buffer, and the only recourse
is a HW reset. */
uint64_t odblovf : 1; /**< Outbound DoorBell(ODBELL) Overflow Detected
If SW attempts to write to the MIX_ORING2[ODBELL]
with a value greater than the remaining \#of
O-Ring Buffer Entries (MIX_REMCNT[OREMCNT]), then
the following occurs:
1) The MIX_ORING2[ODBELL] write is IGNORED
2) The ODBLOVF is set and the CIU_INTx_SUM0,4[MII]
bits are set if ((MIX_ISR & MIX_INTENA) != 0)).
If both the global interrupt mask bits (CIU_INTx_EN*[MII])
and the local interrupt mask bit(OVFENA) is set, than an
interrupt is reported for this event.
SW should keep track of the \#I-Ring Entries in use
(ie: cumulative \# of ODBELL writes), and ensure that
future ODBELL writes don't exceed the size of the
O-Ring Buffer (MIX_ORING2[OSIZE]).
SW must reclaim O-Ring Entries by writing to the
MIX_ORCNT[ORCNT]. .
NOTE: There is no recovery from an ODBLOVF Interrupt.
If it occurs, it's an indication that SW has
overwritten the O-Ring buffer, and the only recourse
is a HW reset. */
#else
uint64_t odblovf : 1;
uint64_t idblovf : 1;
uint64_t orthresh : 1;
uint64_t irthresh : 1;
uint64_t data_drp : 1;
uint64_t irun : 1;
uint64_t orun : 1;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_mixx_isr_s cn52xx;
struct cvmx_mixx_isr_s cn52xxp1;
struct cvmx_mixx_isr_s cn56xx;
struct cvmx_mixx_isr_s cn56xxp1;
} cvmx_mixx_isr_t;
/**
* cvmx_mix#_orcnt
*
* MIX_ORCNT = MIX O-Ring Packets Sent Counter
*
* Description:
* NOTE: To write to the MIX_ORCNT register, a device would issue an IOBST directed at the MIO.
* To read the MIX_ORCNT register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_orcnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t orcnt : 20; /**< Pending \# of O-Ring Packets.
Whenever HW removes a packet from the O-Ring, it
increments the ORCNT (to indicate to SW the \# of
Output packets in system memory that can be reclaimed).
Reads of ORCNT return the current count.
Writes of ORCNT decrement the count by the value
written.
This register is used to generate interrupts to alert
SW of pending outbound MIX packets that have been
removed from system memory. (see MIX_ISR[ORTHRESH]
description for more details).
NOTE: For outbound packets, the \# of O-Ring Packets
is equal to the \# of O-Ring Entries. */
#else
uint64_t orcnt : 20;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_mixx_orcnt_s cn52xx;
struct cvmx_mixx_orcnt_s cn52xxp1;
struct cvmx_mixx_orcnt_s cn56xx;
struct cvmx_mixx_orcnt_s cn56xxp1;
} cvmx_mixx_orcnt_t;
/**
* cvmx_mix#_orhwm
*
* MIX_ORHWM = MIX O-Ring High-Water Mark Threshold Register
*
* Description:
* NOTE: To write to the MIX_ORHWM register, a device would issue an IOBST directed at the MIO.
* To read the MIX_ORHWM register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_orhwm_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t orhwm : 20; /**< O-Ring Entry High Water Mark Threshold.
Used to determine when the \# of Outbound packets
in system memory that can be reclaimed
(MIX_ORCNT[ORCNT]) exceeds this ORHWM threshold.
NOTE: The power-on value of the CIU_INTx_EN*[MII]
interrupt enable bits is zero and must be enabled
to allow interrupts to be reported. */
#else
uint64_t orhwm : 20;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_mixx_orhwm_s cn52xx;
struct cvmx_mixx_orhwm_s cn52xxp1;
struct cvmx_mixx_orhwm_s cn56xx;
struct cvmx_mixx_orhwm_s cn56xxp1;
} cvmx_mixx_orhwm_t;
/**
* cvmx_mix#_oring1
*
* MIX_ORING1 = MIX Outbound Ring Register \#1
*
* Description:
* NOTE: To write to the MIX_ORING1 register, a device would issue an IOBST directed at the MIO.
* To read the MIX_ORING1 register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_oring1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_60_63 : 4;
uint64_t osize : 20; /**< Represents the Outbound Ring Buffer's Size(in 8B
words). The ring can be as large as 1M entries.
NOTE: This CSR MUST BE setup written by SW poweron
(when ODBELL/ORCNT=0). */
uint64_t reserved_36_39 : 4;
uint64_t obase : 33; /**< Represents the 8B-aligned base address of the first
Outbound Ring(O-Ring) Entry in system memory.
NOTE: SW MUST ONLY write to this register during
power-on/boot code. */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t obase : 33;
uint64_t reserved_36_39 : 4;
uint64_t osize : 20;
uint64_t reserved_60_63 : 4;
#endif
} s;
struct cvmx_mixx_oring1_s cn52xx;
struct cvmx_mixx_oring1_s cn52xxp1;
struct cvmx_mixx_oring1_s cn56xx;
struct cvmx_mixx_oring1_s cn56xxp1;
} cvmx_mixx_oring1_t;
/**
* cvmx_mix#_oring2
*
* MIX_ORING2 = MIX Outbound Ring Register \#2
*
* Description:
* NOTE: To write to the MIX_ORING2 register, a device would issue an IOBST directed at the MIO.
* To read the MIX_ORING2 register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_oring2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_52_63 : 12;
uint64_t otlptr : 20; /**< The Outbound Ring Tail Pointer selects the O-Ring
Entry that the HW will process next. After the HW
completes sending an outbound packet, it increments
the O-Ring Tail Pointer. [NOTE: The O-Ring Tail
Pointer HW increment is always modulo
MIX_ORING2[OSIZE].
NOTE: This field is 'read-only' to SW. */
uint64_t reserved_20_31 : 12;
uint64_t odbell : 20; /**< Represents the cumulative total of pending
Outbound Ring(O-Ring) Buffer Entries. Each O-Ring
Buffer Entry contains 1) an L2/DRAM byte pointer
along with a 2) a Byte Length.
After SW inserts new entries into the O-Ring Buffer,
it "rings the doorbell with the count of the newly
inserted entries". When the MIX HW receives the
doorbell ring, it increments the current doorbell
count by the CSR write value.
SW must never cause the doorbell count for the
O-Ring to exceed the size of the ring(OSIZE).
A read of the CSR indicates the current doorbell
count. */
#else
uint64_t odbell : 20;
uint64_t reserved_20_31 : 12;
uint64_t otlptr : 20;
uint64_t reserved_52_63 : 12;
#endif
} s;
struct cvmx_mixx_oring2_s cn52xx;
struct cvmx_mixx_oring2_s cn52xxp1;
struct cvmx_mixx_oring2_s cn56xx;
struct cvmx_mixx_oring2_s cn56xxp1;
} cvmx_mixx_oring2_t;
/**
* cvmx_mix#_remcnt
*
* MIX_REMCNT = MIX Ring Buffer Remainder Counts (useful for HW debug only)
*
* Description:
* NOTE: To read the MIX_REMCNT register, a device would issue an IOBLD64 directed at the MIO.
*/
typedef union
{
uint64_t u64;
struct cvmx_mixx_remcnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_52_63 : 12;
uint64_t iremcnt : 20; /**< Remaining I-Ring Buffer Count
Reflects the \# of unused/remaining I-Ring Entries
that HW currently detects in the I-Ring Buffer.
HW uses this value to detect I-Ring Doorbell overflows.
(see: MIX_ISR[IDBLOVF])
When SW writes the MIX_IRING1[ISIZE], the IREMCNT
is loaded with MIX_IRING2[ISIZE] value. (NOTE: ISIZE should only
be written at power-on, when it's known that there are
no I-Ring Entries currently in use by HW).
When SW writes to the IDBELL register, the IREMCNT
is decremented by the CSR write value.
When HW issues an IRing Write Request(onto NCB Bus),
the IREMCNT is incremented by 1. */
uint64_t reserved_20_31 : 12;
uint64_t oremcnt : 20; /**< Remaining O-Ring Buffer Count
Reflects the \# of unused/remaining O-Ring Entries
that HW currently detects in the O-Ring Buffer.
HW uses this value to detect O-Ring Doorbell overflows.
(see: MIX_ISR[ODBLOVF])
When SW writes the MIX_IRING1[OSIZE], the OREMCNT
is loaded with MIX_ORING2[OSIZE] value. (NOTE: OSIZE should only
be written at power-on, when it's known that there are
no O-Ring Entries currently in use by HW).
When SW writes to the ODBELL register, the OREMCNT
is decremented by the CSR write value.
When SW writes to MIX_[OREMCNT], the OREMCNT is decremented
by the CSR write value. */
#else
uint64_t oremcnt : 20;
uint64_t reserved_20_31 : 12;
uint64_t iremcnt : 20;
uint64_t reserved_52_63 : 12;
#endif
} s;
struct cvmx_mixx_remcnt_s cn52xx;
struct cvmx_mixx_remcnt_s cn52xxp1;
struct cvmx_mixx_remcnt_s cn56xx;
struct cvmx_mixx_remcnt_s cn56xxp1;
} cvmx_mixx_remcnt_t;
/**
* cvmx_mpi_cfg
*/
typedef union
{
uint64_t u64;
struct cvmx_mpi_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t clkdiv : 13; /**< Fsclk = Feclk / (2 * CLKDIV)
CLKDIV = Feclk / (2 * Fsclk) */
uint64_t reserved_12_15 : 4;
uint64_t cslate : 1; /**< If 0, MPI_CS asserts 1/2 SCLK before transaction
1, MPI_CS assert coincident with transaction
NOTE: only used if CSENA == 1 */
uint64_t tritx : 1; /**< If 0, MPI_TX pin is driven when slave is not
expected to be driving
1, MPI_TX pin is tristated when not transmitting
NOTE: only used when WIREOR==1 */
uint64_t idleclks : 2; /**< Guarantee IDLECLKS idle sclk cycles between
commands. */
uint64_t cshi : 1; /**< If 0, CS is low asserted
1, CS is high asserted */
uint64_t csena : 1; /**< If 0, the MPI_CS is a GPIO, not used by MPI_TX
1, CS is driven per MPI_TX intruction */
uint64_t int_ena : 1; /**< If 0, polling is required
1, MPI engine interrupts X end of transaction */
uint64_t lsbfirst : 1; /**< If 0, shift MSB first
1, shift LSB first */
uint64_t wireor : 1; /**< If 0, MPI_TX and MPI_RX are separate wires (SPI)
MPI_TX pin is always driven
1, MPI_TX/RX is all from MPI_TX pin (MPI)
MPI_TX pin is tristated when not transmitting
NOTE: if WIREOR==1, MPI_RX pin is not used by the
MPI engine */
uint64_t clk_cont : 1; /**< If 0, clock idles to value given by IDLELO after
completion of MPI transaction
1, clock never idles, requires CS deassertion
assertion between commands */
uint64_t idlelo : 1; /**< If 0, MPI_CLK idles high, 1st transition is hi->lo
1, MPI_CLK idles low, 1st transition is lo->hi */
uint64_t enable : 1; /**< If 0, all MPI pins are GPIOs
1, MPI_CLK, MPI_CS, and MPI_TX are driven */
#else
uint64_t enable : 1;
uint64_t idlelo : 1;
uint64_t clk_cont : 1;
uint64_t wireor : 1;
uint64_t lsbfirst : 1;
uint64_t int_ena : 1;
uint64_t csena : 1;
uint64_t cshi : 1;
uint64_t idleclks : 2;
uint64_t tritx : 1;
uint64_t cslate : 1;
uint64_t reserved_12_15 : 4;
uint64_t clkdiv : 13;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_mpi_cfg_s cn30xx;
struct cvmx_mpi_cfg_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t clkdiv : 13; /**< Fsclk = Feclk / (2 * CLKDIV)
CLKDIV = Feclk / (2 * Fsclk) */
uint64_t reserved_11_15 : 5;
uint64_t tritx : 1; /**< If 0, MPI_TX pin is driven when slave is not
expected to be driving
1, MPI_TX pin is tristated when not transmitting
NOTE: only used when WIREOR==1 */
uint64_t idleclks : 2; /**< Guarantee IDLECLKS idle sclk cycles between
commands. */
uint64_t cshi : 1; /**< If 0, CS is low asserted
1, CS is high asserted */
uint64_t csena : 1; /**< If 0, the MPI_CS is a GPIO, not used by MPI_TX
1, CS is driven per MPI_TX intruction */
uint64_t int_ena : 1; /**< If 0, polling is required
1, MPI engine interrupts X end of transaction */
uint64_t lsbfirst : 1; /**< If 0, shift MSB first
1, shift LSB first */
uint64_t wireor : 1; /**< If 0, MPI_TX and MPI_RX are separate wires (SPI)
MPI_TX pin is always driven
1, MPI_TX/RX is all from MPI_TX pin (MPI)
MPI_TX pin is tristated when not transmitting
NOTE: if WIREOR==1, MPI_RX pin is not used by the
MPI engine */
uint64_t clk_cont : 1; /**< If 0, clock idles to value given by IDLELO after
completion of MPI transaction
1, clock never idles, requires CS deassertion
assertion between commands */
uint64_t idlelo : 1; /**< If 0, MPI_CLK idles high, 1st transition is hi->lo
1, MPI_CLK idles low, 1st transition is lo->hi */
uint64_t enable : 1; /**< If 0, all MPI pins are GPIOs
1, MPI_CLK, MPI_CS, and MPI_TX are driven */
#else
uint64_t enable : 1;
uint64_t idlelo : 1;
uint64_t clk_cont : 1;
uint64_t wireor : 1;
uint64_t lsbfirst : 1;
uint64_t int_ena : 1;
uint64_t csena : 1;
uint64_t cshi : 1;
uint64_t idleclks : 2;
uint64_t tritx : 1;
uint64_t reserved_11_15 : 5;
uint64_t clkdiv : 13;
uint64_t reserved_29_63 : 35;
#endif
} cn31xx;
struct cvmx_mpi_cfg_s cn50xx;
} cvmx_mpi_cfg_t;
/**
* cvmx_mpi_dat#
*/
typedef union
{
uint64_t u64;
struct cvmx_mpi_datx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t data : 8; /**< Data to transmit/received */
#else
uint64_t data : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_mpi_datx_s cn30xx;
struct cvmx_mpi_datx_s cn31xx;
struct cvmx_mpi_datx_s cn50xx;
} cvmx_mpi_datx_t;
/**
* cvmx_mpi_sts
*/
typedef union
{
uint64_t u64;
struct cvmx_mpi_sts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t rxnum : 5; /**< Number of bytes written for transaction */
uint64_t reserved_1_7 : 7;
uint64_t busy : 1; /**< If 0, no MPI transaction in progress
1, MPI engine is processing a transaction */
#else
uint64_t busy : 1;
uint64_t reserved_1_7 : 7;
uint64_t rxnum : 5;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_mpi_sts_s cn30xx;
struct cvmx_mpi_sts_s cn31xx;
struct cvmx_mpi_sts_s cn50xx;
} cvmx_mpi_sts_t;
/**
* cvmx_mpi_tx
*/
typedef union
{
uint64_t u64;
struct cvmx_mpi_tx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t leavecs : 1; /**< If 0, deassert CS after transaction is done
1, leave CS asserted after transactrion is done */
uint64_t reserved_13_15 : 3;
uint64_t txnum : 5; /**< Number of bytes to transmit */
uint64_t reserved_5_7 : 3;
uint64_t totnum : 5; /**< Number of bytes to shift (transmit + receive) */
#else
uint64_t totnum : 5;
uint64_t reserved_5_7 : 3;
uint64_t txnum : 5;
uint64_t reserved_13_15 : 3;
uint64_t leavecs : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_mpi_tx_s cn30xx;
struct cvmx_mpi_tx_s cn31xx;
struct cvmx_mpi_tx_s cn50xx;
} cvmx_mpi_tx_t;
/**
* cvmx_ndf_bt_pg_info
*
* Notes:
* NDF_BT_PG_INFO provides page size and number of column plus row address cycles information. SW writes to this CSR
* during boot from Nand Flash. Additionally SW also writes the multiplier value for timing parameters. This value is
* used during boot, in the SET_TM_PARAM command. This information is used only by the boot load state machine and is
* otherwise a don't care, once boot is disabled. Also, boot dma's do not use this value.
*
* Bytes per Nand Flash page = 2 ** (SIZE + 1) times 256 bytes.
* 512, 1k, 2k, 4k, 8k, 16k, 32k and 64k are legal bytes per page values
*
* Legal values for ADR_CYC field are 3 through 8. SW CSR writes with a value less than 3 will write a 3 to this
* field, and a SW CSR write with a value greater than 8, will write an 8 to this field.
*
* Like all NDF_... registers, 64-bit operations must be used to access this register
*/
typedef union
{
uint64_t u64;
struct cvmx_ndf_bt_pg_info_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t t_mult : 4; /**< Boot time TIM_MULT[3:0] field of SET__TM_PAR[63:0]
command */
uint64_t adr_cyc : 4; /**< # of column address cycles */
uint64_t size : 3; /**< bytes per page in the nand device */
#else
uint64_t size : 3;
uint64_t adr_cyc : 4;
uint64_t t_mult : 4;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_ndf_bt_pg_info_s cn52xx;
} cvmx_ndf_bt_pg_info_t;
/**
* cvmx_ndf_cmd
*
* Notes:
* When SW reads this csr, RD_VAL bit in NDF_MISC csr is cleared to 0. SW must always write all 8 bytes whenever it writes
* this csr. If there are fewer than 8 bytes left in the command sequence that SW wants the NAND flash controller to execute, it
* must insert Idle (WAIT) commands to make up 8 bytes. SW also must ensure there is enough vacancy in the command fifo to accept these
* 8 bytes, by first reading the FR_BYT field in the NDF_MISC csr.
*
* Like all NDF_... registers, 64-bit operations must be used to access this register
*/
typedef union
{
uint64_t u64;
struct cvmx_ndf_cmd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t nf_cmd : 64; /**< 8 Command Bytes */
#else
uint64_t nf_cmd : 64;
#endif
} s;
struct cvmx_ndf_cmd_s cn52xx;
} cvmx_ndf_cmd_t;
/**
* cvmx_ndf_drbell
*
* Notes:
* SW csr writes will increment CNT by the signed 8 bit value being written. SW csr reads return the current CNT value.
* HW will also modify the value of the CNT field. Everytime HW executes a BUS_ACQ[15:0] command, to arbitrate and win the
* flash bus, it decrements the CNT field by 1. If the CNT field is already 0 or negative, HW command execution unit will
* stall when it fetches the new BUS_ACQ[15:0] command, from the command fifo. Only when the SW writes to this CSR with a
* non-zero data value, can the execution unit come out of the stalled condition, and resume execution.
*
* The intended use of this doorbell CSR is to control execution of the Nand Flash commands. The NDF execution unit
* has to arbitrate for the flash bus, before it can enable a Nand Flash device connected to the Octeon chip, by
* asserting the device's chip enable. Therefore SW should first load the command fifo, with a full sequence of
* commands to perform a Nand Flash device task. This command sequence will start with a bus acquire command and
* the last command in the sequence will be a bus release command. The execution unit will start execution of
* the sequence only if the [CNT] field is non-zero when it fetches the bus acquire command, which is the first
* command in this sequence. SW can also, load multiple such sequences, each starting with a chip enable command
* and ending with a chip disable command, and then write a non-zero data value to this csr to increment the
* CNT field by the number of the command sequences, loaded to the command fifo.
*
* Like all NDF_... registers, 64-bit operations must be used to access this register
*/
typedef union
{
uint64_t u64;
struct cvmx_ndf_drbell_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t cnt : 8; /**< Doorbell count register, 2's complement 8 bit value */
#else
uint64_t cnt : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_ndf_drbell_s cn52xx;
} cvmx_ndf_drbell_t;
/**
* cvmx_ndf_ecc_cnt
*
* Notes:
* XOR_ECC[31:8] = [ecc_gen_byt258, ecc_gen_byt257, ecc_gen_byt256] xor [ecc_258, ecc_257, ecc_256]
* ecc_258, ecc_257 and ecc_256 are bytes stored in Nand Flash and read out during boot
* ecc_gen_byt258, ecc_gen_byt257, ecc_gen_byt256 are generated from data read out from Nand Flash
*
* Like all NDF_... registers, 64-bit operations must be used to access this register
*/
typedef union
{
uint64_t u64;
struct cvmx_ndf_ecc_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t xor_ecc : 24; /**< result of XOR of ecc read bytes and ecc genarated
bytes. The value pertains to the last 1 bit ecc err */
uint64_t ecc_err : 8; /**< Count = \# of 1 bit errors fixed during boot
This count saturates instead of wrapping around. */
#else
uint64_t ecc_err : 8;
uint64_t xor_ecc : 24;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_ndf_ecc_cnt_s cn52xx;
} cvmx_ndf_ecc_cnt_t;
/**
* cvmx_ndf_int
*
* Notes:
* FULL status is updated when the command fifo becomes full as a result of SW writing a new command to it.
*
* EMPTY status is updated when the command fifo becomes empty as a result of command execution unit fetching the
* last instruction out of the command fifo.
*
* Like all NDF_... registers, 64-bit operations must be used to access this register
*/
typedef union
{
uint64_t u64;
struct cvmx_ndf_int_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t ovrf : 1; /**< NDF_CMD write when fifo is full. Generally a
fatal error. */
uint64_t ecc_mult : 1; /**< Multi bit ECC error detected during boot */
uint64_t ecc_1bit : 1; /**< Single bit ECC error detected and fixed during boot */
uint64_t sm_bad : 1; /**< One of the state machines in a bad state */
uint64_t wdog : 1; /**< Watch Dog timer expired during command execution */
uint64_t full : 1; /**< Command fifo is full */
uint64_t empty : 1; /**< Command fifo is empty */
#else
uint64_t empty : 1;
uint64_t full : 1;
uint64_t wdog : 1;
uint64_t sm_bad : 1;
uint64_t ecc_1bit : 1;
uint64_t ecc_mult : 1;
uint64_t ovrf : 1;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_ndf_int_s cn52xx;
} cvmx_ndf_int_t;
/**
* cvmx_ndf_int_en
*
* Notes:
* Like all NDF_... registers, 64-bit operations must be used to access this register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_ndf_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t ovrf : 1; /**< Wrote to a full command fifo */
uint64_t ecc_mult : 1; /**< Multi bit ECC error detected during boot */
uint64_t ecc_1bit : 1; /**< Single bit ECC error detected and fixed during boot */
uint64_t sm_bad : 1; /**< One of the state machines in a bad state */
uint64_t wdog : 1; /**< Watch Dog timer expired during command execution */
uint64_t full : 1; /**< Command fifo is full */
uint64_t empty : 1; /**< Command fifo is empty */
#else
uint64_t empty : 1;
uint64_t full : 1;
uint64_t wdog : 1;
uint64_t sm_bad : 1;
uint64_t ecc_1bit : 1;
uint64_t ecc_mult : 1;
uint64_t ovrf : 1;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_ndf_int_en_s cn52xx;
} cvmx_ndf_int_en_t;
/**
* cvmx_ndf_misc
*
* Notes:
* NBR_HWM this field specifies the high water mark for the NCB outbound load/store commands receive fifo.
* the fifo size is 16 entries.
*
* WAIT_CNT this field allows glitch filtering of the WAIT_n input to octeon, from Flash Memory. The count
* represents number of eclk cycles.
*
* FR_BYT this field specifies \# of unfilled bytes in the command fifo. Bytes become unfilled as commands
* complete execution and exit. (fifo is 256 bytes when BT_DIS=0, and 1536 bytes when BT_DIS=1)
*
* RD_DONE this W1C bit is set to 1 by HW when it reads the last 8 bytes out of the command fifo,
* in response to RD_CMD bit being set to 1 by SW.
*
* RD_VAL this read only bit is set to 1 by HW when it reads next 8 bytes from command fifo in response
* to RD_CMD bit being set to 1. A SW read of NDF_CMD csr clears this bit to 0.
*
* RD_CMD this R/W bit starts read out from the command fifo, 8 bytes at a time. SW should first read the
* RD_VAL bit in this csr to see if next 8 bytes from the command fifo are available in the
* NDF_CMD csr. All command fifo reads start and end on an 8 byte boundary. A RD_CMD in the
* middle of command execution will cause the execution to freeze until RD_DONE is set to 1. RD_CMD
* bit will be cleared on any NDF_CMD csr write by SW.
*
* BT_DMA this indicates to the NAND flash boot control state machine that boot dma read can begin.
* SW should set this bit to 1 after SW has loaded the command fifo. HW sets the bit to 0
* when boot dma command execution is complete. If chip enable 0 is not nand flash, this bit is
* permanently 1'b0 with SW writes ignored. Whenever BT_DIS=1, this bit will be 0.
*
* BT_DIS this R/W bit indicates to NAND flash boot control state machine that boot operation has ended.
* whenever this bit changes from 0 to a 1, the command fifo is emptied as a side effect. This bit must
* never be set when booting from nand flash and region zero is enabled.
*
* EX_DIS When 1, command execution stops after completing execution of all commands currently in the command
* fifo. Once command execution has stopped, and then new commands are loaded into the command fifo, execution
* will not resume as long as this bit is 1. When this bit is 0, command execution will resume if command fifo
* is not empty. EX_DIS should be set to 1, during boot i.e. when BT_DIS = 0.
*
* RST_FF reset command fifo to make it empty, any command inflight is not aborted before reseting
* the fifo. The fifo comes up empty at the end of power on reset.
*
* Like all NDF_... registers, 64-bit operations must be used to access this register
*/
typedef union
{
uint64_t u64;
struct cvmx_ndf_misc_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t nbr_hwm : 3; /**< Hi Water mark for NBR fifo or load/stores */
uint64_t wait_cnt : 6; /**< WAIT input filter count */
uint64_t fr_byt : 11; /**< Number of unfilled Command fifo bytes */
uint64_t rd_done : 1; /**< This W1C bit is set to 1 by HW when it completes
command fifo read out, in response to RD_CMD */
uint64_t rd_val : 1; /**< This RO bit is set to 1 by HW when it reads next 8
bytes from Command fifo into the NDF_CMD csr
SW reads NDF_CMD csr, HW clears this bit to 0 */
uint64_t rd_cmd : 1; /**< When 1, HW reads out contents of the Command fifo 8
bytes at a time into the NDF_CMD csr */
uint64_t bt_dma : 1; /**< When set to 1, boot time dma is enabled */
uint64_t bt_dis : 1; /**< When boot operation is over SW must set to 1
causes boot state mchines to sleep */
uint64_t ex_dis : 1; /**< When set to 1, suspends execution of commands at
next command in the fifo. */
uint64_t rst_ff : 1; /**< 1=reset command fifo to make it empty,
0=normal operation */
#else
uint64_t rst_ff : 1;
uint64_t ex_dis : 1;
uint64_t bt_dis : 1;
uint64_t bt_dma : 1;
uint64_t rd_cmd : 1;
uint64_t rd_val : 1;
uint64_t rd_done : 1;
uint64_t fr_byt : 11;
uint64_t wait_cnt : 6;
uint64_t nbr_hwm : 3;
uint64_t reserved_27_63 : 37;
#endif
} s;
struct cvmx_ndf_misc_s cn52xx;
} cvmx_ndf_misc_t;
/**
* cvmx_ndf_st_reg
*
* Notes:
* This CSR aggregates all state machines used in nand flash controller for debug.
* Like all NDF_... registers, 64-bit operations must be used to access this register
*/
typedef union
{
uint64_t u64;
struct cvmx_ndf_st_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t exe_idle : 1; /**< Command Execution status 1=IDLE, 0=Busy
1 means execution of command sequence is complete
and command fifo is empty */
uint64_t exe_sm : 4; /**< Command Execution State machine states */
uint64_t bt_sm : 4; /**< Boot load and Boot dma State machine states */
uint64_t rd_ff_bad : 1; /**< CMD fifo read back State machine in bad state */
uint64_t rd_ff : 2; /**< CMD fifo read back State machine states */
uint64_t main_bad : 1; /**< Main State machine in bad state */
uint64_t main_sm : 3; /**< Main State machine states */
#else
uint64_t main_sm : 3;
uint64_t main_bad : 1;
uint64_t rd_ff : 2;
uint64_t rd_ff_bad : 1;
uint64_t bt_sm : 4;
uint64_t exe_sm : 4;
uint64_t exe_idle : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_ndf_st_reg_s cn52xx;
} cvmx_ndf_st_reg_t;
/**
* cvmx_npei_bar1_index#
*
* Total Address is 16Kb; 0x0000 - 0x3fff, 0x000 - 0x7fe(Reg, every other 8B)
*
* General 5kb; 0x0000 - 0x13ff, 0x000 - 0x27e(Reg-General)
* PktMem 10Kb; 0x1400 - 0x3bff, 0x280 - 0x77e(Reg-General-Packet)
* Rsvd 1Kb; 0x3c00 - 0x3fff, 0x780 - 0x7fe(Reg-NCB Only Mode)
* == NPEI_PKT_CNT_INT_ENB[PORT]
* == NPEI_PKT_TIME_INT_ENB[PORT]
* == NPEI_PKT_CNT_INT[PORT]
* == NPEI_PKT_TIME_INT[PORT]
* == NPEI_PKT_PCIE_PORT[PP]
* == NPEI_PKT_SLIST_ROR[ROR]
* == NPEI_PKT_SLIST_ROR[NSR] ?
* == NPEI_PKT_SLIST_ES[ES]
* == NPEI_PKTn_SLIST_BAOFF_DBELL[AOFF]
* == NPEI_PKTn_SLIST_BAOFF_DBELL[DBELL]
* == NPEI_PKTn_CNTS[CNT]
* NPEI_CTL_STATUS[OUTn_ENB] == NPEI_PKT_OUT_ENB[ENB]
* NPEI_BASE_ADDRESS_OUTPUTn[BADDR] == NPEI_PKTn_SLIST_BADDR[ADDR]
* NPEI_DESC_OUTPUTn[SIZE] == NPEI_PKTn_SLIST_FIFO_RSIZE[RSIZE]
* NPEI_Pn_DBPAIR_ADDR[NADDR] == NPEI_PKTn_SLIST_BADDR[ADDR] + NPEI_PKTn_SLIST_BAOFF_DBELL[AOFF]
* NPEI_PKT_CREDITSn[PTR_CNT] == NPEI_PKTn_SLIST_BAOFF_DBELL[DBELL]
* NPEI_P0_PAIR_CNTS[AVAIL] == NPEI_PKTn_SLIST_BAOFF_DBELL[DBELL]
* NPEI_P0_PAIR_CNTS[FCNT] ==
* NPEI_PKTS_SENTn[PKT_CNT] == NPEI_PKTn_CNTS[CNT]
* NPEI_OUTPUT_CONTROL[Pn_BMODE] == NPEI_PKT_OUT_BMODE[BMODE]
* NPEI_PKT_CREDITSn[PKT_CNT] == NPEI_PKTn_CNTS[CNT]
* NPEI_BUFF_SIZE_OUTPUTn[BSIZE] == NPEI_PKT_SLIST_ID_SIZE[BSIZE]
* NPEI_BUFF_SIZE_OUTPUTn[ISIZE] == NPEI_PKT_SLIST_ID_SIZE[ISIZE]
* NPEI_OUTPUT_CONTROL[On_CSRM] == NPEI_PKT_DPADDR[DPTR] & NPEI_PKT_OUT_USE_IPTR[PORT]
* NPEI_OUTPUT_CONTROL[On_ES] == NPEI_PKT_DATA_OUT_ES[ES]
* NPEI_OUTPUT_CONTROL[On_NS] == NPEI_PKT_DATA_OUT_NS[NSR] ?
* NPEI_OUTPUT_CONTROL[On_RO] == NPEI_PKT_DATA_OUT_ROR[ROR]
* NPEI_PKTS_SENT_INT_LEVn[PKT_CNT] == NPEI_PKT_INT_LEVELS[CNT]
* NPEI_PKTS_SENT_TIMEn[PKT_TIME] == NPEI_PKT_INT_LEVELS[TIME]
* NPEI_OUTPUT_CONTROL[IPTR_On] == NPEI_PKT_IPTR[IPTR]
* NPEI_PCIE_PORT_OUTPUT[] == NPEI_PKT_PCIE_PORT[PP]
*
* NPEI_BAR1_INDEXX = NPEI BAR1 IndexX Register
*
* Contains address index and control bits for access to memory ranges of BAR-1. Index is build from supplied address [25:22].
* NPEI_BAR1_INDEX0 through NPEI_BAR1_INDEX15 is used for transactions orginating with PCIE-PORT0 and NPEI_BAR1_INDEX16
* through NPEI_BAR1_INDEX31 is used for transactions originating with PCIE-PORT1.
*/
typedef union
{
uint32_t u32;
struct cvmx_npei_bar1_indexx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_18_31 : 14;
uint32_t addr_idx : 14; /**< Address bits [35:22] sent to L2C */
uint32_t ca : 1; /**< Set '1' when access is not to be cached in L2. */
uint32_t end_swp : 2; /**< Endian Swap Mode */
uint32_t addr_v : 1; /**< Set '1' when the selected address range is valid. */
#else
uint32_t addr_v : 1;
uint32_t end_swp : 2;
uint32_t ca : 1;
uint32_t addr_idx : 14;
uint32_t reserved_18_31 : 14;
#endif
} s;
struct cvmx_npei_bar1_indexx_s cn52xx;
struct cvmx_npei_bar1_indexx_s cn52xxp1;
struct cvmx_npei_bar1_indexx_s cn56xx;
struct cvmx_npei_bar1_indexx_s cn56xxp1;
} cvmx_npei_bar1_indexx_t;
/**
* cvmx_npei_bist_status
*
* NPEI_BIST_STATUS = NPI's BIST Status Register
*
* Results from BIST runs of NPEI's memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pkt_rdf : 1; /**< BIST Status for PKT Read FIFO */
uint64_t reserved_60_62 : 3;
uint64_t pcr_gim : 1; /**< BIST Status for PKT Gather Instr MEM */
uint64_t pkt_pif : 1; /**< BIST Status for PKT INB FIFO */
uint64_t pcsr_int : 1; /**< BIST Status for PKT pout_int_bstatus */
uint64_t pcsr_im : 1; /**< BIST Status for PKT pcsr_instr_mem_bstatus */
uint64_t pcsr_cnt : 1; /**< BIST Status for PKT pin_cnt_bstatus */
uint64_t pcsr_id : 1; /**< BIST Status for PKT pcsr_in_done_bstatus */
uint64_t pcsr_sl : 1; /**< BIST Status for PKT pcsr_slist_bstatus */
uint64_t reserved_50_52 : 3;
uint64_t pkt_ind : 1; /**< BIST Status for PKT Instruction Done MEM */
uint64_t pkt_slm : 1; /**< BIST Status for PKT SList MEM */
uint64_t reserved_36_47 : 12;
uint64_t d0_pst : 1; /**< BIST Status for DMA0 Pcie Store */
uint64_t d1_pst : 1; /**< BIST Status for DMA1 Pcie Store */
uint64_t d2_pst : 1; /**< BIST Status for DMA2 Pcie Store */
uint64_t d3_pst : 1; /**< BIST Status for DMA3 Pcie Store */
uint64_t reserved_31_31 : 1;
uint64_t n2p0_c : 1; /**< BIST Status for N2P Port0 Cmd */
uint64_t n2p0_o : 1; /**< BIST Status for N2P Port0 Data */
uint64_t n2p1_c : 1; /**< BIST Status for N2P Port1 Cmd */
uint64_t n2p1_o : 1; /**< BIST Status for N2P Port1 Data */
uint64_t cpl_p0 : 1; /**< BIST Status for CPL Port 0 */
uint64_t cpl_p1 : 1; /**< BIST Status for CPL Port 1 */
uint64_t p2n1_po : 1; /**< BIST Status for P2N Port1 P Order */
uint64_t p2n1_no : 1; /**< BIST Status for P2N Port1 N Order */
uint64_t p2n1_co : 1; /**< BIST Status for P2N Port1 C Order */
uint64_t p2n0_po : 1; /**< BIST Status for P2N Port0 P Order */
uint64_t p2n0_no : 1; /**< BIST Status for P2N Port0 N Order */
uint64_t p2n0_co : 1; /**< BIST Status for P2N Port0 C Order */
uint64_t p2n0_c0 : 1; /**< BIST Status for P2N Port0 C0 */
uint64_t p2n0_c1 : 1; /**< BIST Status for P2N Port0 C1 */
uint64_t p2n0_n : 1; /**< BIST Status for P2N Port0 N */
uint64_t p2n0_p0 : 1; /**< BIST Status for P2N Port0 P0 */
uint64_t p2n0_p1 : 1; /**< BIST Status for P2N Port0 P1 */
uint64_t p2n1_c0 : 1; /**< BIST Status for P2N Port1 C0 */
uint64_t p2n1_c1 : 1; /**< BIST Status for P2N Port1 C1 */
uint64_t p2n1_n : 1; /**< BIST Status for P2N Port1 N */
uint64_t p2n1_p0 : 1; /**< BIST Status for P2N Port1 P0 */
uint64_t p2n1_p1 : 1; /**< BIST Status for P2N Port1 P1 */
uint64_t csm0 : 1; /**< BIST Status for CSM0 */
uint64_t csm1 : 1; /**< BIST Status for CSM1 */
uint64_t dif0 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif1 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif2 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif3 : 1; /**< BIST Status for DMA Instr0 */
uint64_t reserved_2_2 : 1;
uint64_t msi : 1; /**< BIST Status for MSI Memory Map */
uint64_t ncb_cmd : 1; /**< BIST Status for NCB Outbound Commands */
#else
uint64_t ncb_cmd : 1;
uint64_t msi : 1;
uint64_t reserved_2_2 : 1;
uint64_t dif3 : 1;
uint64_t dif2 : 1;
uint64_t dif1 : 1;
uint64_t dif0 : 1;
uint64_t csm1 : 1;
uint64_t csm0 : 1;
uint64_t p2n1_p1 : 1;
uint64_t p2n1_p0 : 1;
uint64_t p2n1_n : 1;
uint64_t p2n1_c1 : 1;
uint64_t p2n1_c0 : 1;
uint64_t p2n0_p1 : 1;
uint64_t p2n0_p0 : 1;
uint64_t p2n0_n : 1;
uint64_t p2n0_c1 : 1;
uint64_t p2n0_c0 : 1;
uint64_t p2n0_co : 1;
uint64_t p2n0_no : 1;
uint64_t p2n0_po : 1;
uint64_t p2n1_co : 1;
uint64_t p2n1_no : 1;
uint64_t p2n1_po : 1;
uint64_t cpl_p1 : 1;
uint64_t cpl_p0 : 1;
uint64_t n2p1_o : 1;
uint64_t n2p1_c : 1;
uint64_t n2p0_o : 1;
uint64_t n2p0_c : 1;
uint64_t reserved_31_31 : 1;
uint64_t d3_pst : 1;
uint64_t d2_pst : 1;
uint64_t d1_pst : 1;
uint64_t d0_pst : 1;
uint64_t reserved_36_47 : 12;
uint64_t pkt_slm : 1;
uint64_t pkt_ind : 1;
uint64_t reserved_50_52 : 3;
uint64_t pcsr_sl : 1;
uint64_t pcsr_id : 1;
uint64_t pcsr_cnt : 1;
uint64_t pcsr_im : 1;
uint64_t pcsr_int : 1;
uint64_t pkt_pif : 1;
uint64_t pcr_gim : 1;
uint64_t reserved_60_62 : 3;
uint64_t pkt_rdf : 1;
#endif
} s;
struct cvmx_npei_bist_status_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pkt_rdf : 1; /**< BIST Status for PKT Read FIFO */
uint64_t reserved_60_62 : 3;
uint64_t pcr_gim : 1; /**< BIST Status for PKT Gather Instr MEM */
uint64_t pkt_pif : 1; /**< BIST Status for PKT INB FIFO */
uint64_t pcsr_int : 1; /**< BIST Status for PKT OUTB Interrupt MEM */
uint64_t pcsr_im : 1; /**< BIST Status for PKT CSR Instr MEM */
uint64_t pcsr_cnt : 1; /**< BIST Status for PKT INB Count MEM */
uint64_t pcsr_id : 1; /**< BIST Status for PKT INB Instr Done MEM */
uint64_t pcsr_sl : 1; /**< BIST Status for PKT OUTB SLIST MEM */
uint64_t pkt_imem : 1; /**< BIST Status for PKT OUTB IFIFO */
uint64_t pkt_pfm : 1; /**< BIST Status for PKT Front MEM */
uint64_t pkt_pof : 1; /**< BIST Status for PKT OUTB FIFO */
uint64_t reserved_48_49 : 2;
uint64_t pkt_pop0 : 1; /**< BIST Status for PKT OUTB Slist0 */
uint64_t pkt_pop1 : 1; /**< BIST Status for PKT OUTB Slist1 */
uint64_t d0_mem : 1; /**< BIST Status for DMA MEM 0 */
uint64_t d1_mem : 1; /**< BIST Status for DMA MEM 1 */
uint64_t d2_mem : 1; /**< BIST Status for DMA MEM 2 */
uint64_t d3_mem : 1; /**< BIST Status for DMA MEM 3 */
uint64_t d4_mem : 1; /**< BIST Status for DMA MEM 4 */
uint64_t ds_mem : 1; /**< BIST Status for DMA Memory */
uint64_t reserved_36_39 : 4;
uint64_t d0_pst : 1; /**< BIST Status for DMA0 Pcie Store */
uint64_t d1_pst : 1; /**< BIST Status for DMA1 Pcie Store */
uint64_t d2_pst : 1; /**< BIST Status for DMA2 Pcie Store */
uint64_t d3_pst : 1; /**< BIST Status for DMA3 Pcie Store */
uint64_t d4_pst : 1; /**< BIST Status for DMA4 Pcie Store */
uint64_t n2p0_c : 1; /**< BIST Status for N2P Port0 Cmd */
uint64_t n2p0_o : 1; /**< BIST Status for N2P Port0 Data */
uint64_t n2p1_c : 1; /**< BIST Status for N2P Port1 Cmd */
uint64_t n2p1_o : 1; /**< BIST Status for N2P Port1 Data */
uint64_t cpl_p0 : 1; /**< BIST Status for CPL Port 0 */
uint64_t cpl_p1 : 1; /**< BIST Status for CPL Port 1 */
uint64_t p2n1_po : 1; /**< BIST Status for P2N Port1 P Order */
uint64_t p2n1_no : 1; /**< BIST Status for P2N Port1 N Order */
uint64_t p2n1_co : 1; /**< BIST Status for P2N Port1 C Order */
uint64_t p2n0_po : 1; /**< BIST Status for P2N Port0 P Order */
uint64_t p2n0_no : 1; /**< BIST Status for P2N Port0 N Order */
uint64_t p2n0_co : 1; /**< BIST Status for P2N Port0 C Order */
uint64_t p2n0_c0 : 1; /**< BIST Status for P2N Port0 C0 */
uint64_t p2n0_c1 : 1; /**< BIST Status for P2N Port0 C1 */
uint64_t p2n0_n : 1; /**< BIST Status for P2N Port0 N */
uint64_t p2n0_p0 : 1; /**< BIST Status for P2N Port0 P0 */
uint64_t p2n0_p1 : 1; /**< BIST Status for P2N Port0 P1 */
uint64_t p2n1_c0 : 1; /**< BIST Status for P2N Port1 C0 */
uint64_t p2n1_c1 : 1; /**< BIST Status for P2N Port1 C1 */
uint64_t p2n1_n : 1; /**< BIST Status for P2N Port1 N */
uint64_t p2n1_p0 : 1; /**< BIST Status for P2N Port1 P0 */
uint64_t p2n1_p1 : 1; /**< BIST Status for P2N Port1 P1 */
uint64_t csm0 : 1; /**< BIST Status for CSM0 */
uint64_t csm1 : 1; /**< BIST Status for CSM1 */
uint64_t dif0 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif1 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif2 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif3 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif4 : 1; /**< BIST Status for DMA Instr0 */
uint64_t msi : 1; /**< BIST Status for MSI Memory Map */
uint64_t ncb_cmd : 1; /**< BIST Status for NCB Outbound Commands */
#else
uint64_t ncb_cmd : 1;
uint64_t msi : 1;
uint64_t dif4 : 1;
uint64_t dif3 : 1;
uint64_t dif2 : 1;
uint64_t dif1 : 1;
uint64_t dif0 : 1;
uint64_t csm1 : 1;
uint64_t csm0 : 1;
uint64_t p2n1_p1 : 1;
uint64_t p2n1_p0 : 1;
uint64_t p2n1_n : 1;
uint64_t p2n1_c1 : 1;
uint64_t p2n1_c0 : 1;
uint64_t p2n0_p1 : 1;
uint64_t p2n0_p0 : 1;
uint64_t p2n0_n : 1;
uint64_t p2n0_c1 : 1;
uint64_t p2n0_c0 : 1;
uint64_t p2n0_co : 1;
uint64_t p2n0_no : 1;
uint64_t p2n0_po : 1;
uint64_t p2n1_co : 1;
uint64_t p2n1_no : 1;
uint64_t p2n1_po : 1;
uint64_t cpl_p1 : 1;
uint64_t cpl_p0 : 1;
uint64_t n2p1_o : 1;
uint64_t n2p1_c : 1;
uint64_t n2p0_o : 1;
uint64_t n2p0_c : 1;
uint64_t d4_pst : 1;
uint64_t d3_pst : 1;
uint64_t d2_pst : 1;
uint64_t d1_pst : 1;
uint64_t d0_pst : 1;
uint64_t reserved_36_39 : 4;
uint64_t ds_mem : 1;
uint64_t d4_mem : 1;
uint64_t d3_mem : 1;
uint64_t d2_mem : 1;
uint64_t d1_mem : 1;
uint64_t d0_mem : 1;
uint64_t pkt_pop1 : 1;
uint64_t pkt_pop0 : 1;
uint64_t reserved_48_49 : 2;
uint64_t pkt_pof : 1;
uint64_t pkt_pfm : 1;
uint64_t pkt_imem : 1;
uint64_t pcsr_sl : 1;
uint64_t pcsr_id : 1;
uint64_t pcsr_cnt : 1;
uint64_t pcsr_im : 1;
uint64_t pcsr_int : 1;
uint64_t pkt_pif : 1;
uint64_t pcr_gim : 1;
uint64_t reserved_60_62 : 3;
uint64_t pkt_rdf : 1;
#endif
} cn52xx;
struct cvmx_npei_bist_status_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_46_63 : 18;
uint64_t d0_mem0 : 1; /**< BIST Status for DMA0 Memory */
uint64_t d1_mem1 : 1; /**< BIST Status for DMA1 Memory */
uint64_t d2_mem2 : 1; /**< BIST Status for DMA2 Memory */
uint64_t d3_mem3 : 1; /**< BIST Status for DMA3 Memory */
uint64_t dr0_mem : 1; /**< BIST Status for DMA0 Store */
uint64_t d0_mem : 1; /**< BIST Status for DMA0 Memory */
uint64_t d1_mem : 1; /**< BIST Status for DMA1 Memory */
uint64_t d2_mem : 1; /**< BIST Status for DMA2 Memory */
uint64_t d3_mem : 1; /**< BIST Status for DMA3 Memory */
uint64_t dr1_mem : 1; /**< BIST Status for DMA1 Store */
uint64_t d0_pst : 1; /**< BIST Status for DMA0 Pcie Store */
uint64_t d1_pst : 1; /**< BIST Status for DMA1 Pcie Store */
uint64_t d2_pst : 1; /**< BIST Status for DMA2 Pcie Store */
uint64_t d3_pst : 1; /**< BIST Status for DMA3 Pcie Store */
uint64_t dr2_mem : 1; /**< BIST Status for DMA2 Store */
uint64_t n2p0_c : 1; /**< BIST Status for N2P Port0 Cmd */
uint64_t n2p0_o : 1; /**< BIST Status for N2P Port0 Data */
uint64_t n2p1_c : 1; /**< BIST Status for N2P Port1 Cmd */
uint64_t n2p1_o : 1; /**< BIST Status for N2P Port1 Data */
uint64_t cpl_p0 : 1; /**< BIST Status for CPL Port 0 */
uint64_t cpl_p1 : 1; /**< BIST Status for CPL Port 1 */
uint64_t p2n1_po : 1; /**< BIST Status for P2N Port1 P Order */
uint64_t p2n1_no : 1; /**< BIST Status for P2N Port1 N Order */
uint64_t p2n1_co : 1; /**< BIST Status for P2N Port1 C Order */
uint64_t p2n0_po : 1; /**< BIST Status for P2N Port0 P Order */
uint64_t p2n0_no : 1; /**< BIST Status for P2N Port0 N Order */
uint64_t p2n0_co : 1; /**< BIST Status for P2N Port0 C Order */
uint64_t p2n0_c0 : 1; /**< BIST Status for P2N Port0 C0 */
uint64_t p2n0_c1 : 1; /**< BIST Status for P2N Port0 C1 */
uint64_t p2n0_n : 1; /**< BIST Status for P2N Port0 N */
uint64_t p2n0_p0 : 1; /**< BIST Status for P2N Port0 P0 */
uint64_t p2n0_p1 : 1; /**< BIST Status for P2N Port0 P1 */
uint64_t p2n1_c0 : 1; /**< BIST Status for P2N Port1 C0 */
uint64_t p2n1_c1 : 1; /**< BIST Status for P2N Port1 C1 */
uint64_t p2n1_n : 1; /**< BIST Status for P2N Port1 N */
uint64_t p2n1_p0 : 1; /**< BIST Status for P2N Port1 P0 */
uint64_t p2n1_p1 : 1; /**< BIST Status for P2N Port1 P1 */
uint64_t csm0 : 1; /**< BIST Status for CSM0 */
uint64_t csm1 : 1; /**< BIST Status for CSM1 */
uint64_t dif0 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif1 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif2 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif3 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dr3_mem : 1; /**< BIST Status for DMA3 Store */
uint64_t msi : 1; /**< BIST Status for MSI Memory Map */
uint64_t ncb_cmd : 1; /**< BIST Status for NCB Outbound Commands */
#else
uint64_t ncb_cmd : 1;
uint64_t msi : 1;
uint64_t dr3_mem : 1;
uint64_t dif3 : 1;
uint64_t dif2 : 1;
uint64_t dif1 : 1;
uint64_t dif0 : 1;
uint64_t csm1 : 1;
uint64_t csm0 : 1;
uint64_t p2n1_p1 : 1;
uint64_t p2n1_p0 : 1;
uint64_t p2n1_n : 1;
uint64_t p2n1_c1 : 1;
uint64_t p2n1_c0 : 1;
uint64_t p2n0_p1 : 1;
uint64_t p2n0_p0 : 1;
uint64_t p2n0_n : 1;
uint64_t p2n0_c1 : 1;
uint64_t p2n0_c0 : 1;
uint64_t p2n0_co : 1;
uint64_t p2n0_no : 1;
uint64_t p2n0_po : 1;
uint64_t p2n1_co : 1;
uint64_t p2n1_no : 1;
uint64_t p2n1_po : 1;
uint64_t cpl_p1 : 1;
uint64_t cpl_p0 : 1;
uint64_t n2p1_o : 1;
uint64_t n2p1_c : 1;
uint64_t n2p0_o : 1;
uint64_t n2p0_c : 1;
uint64_t dr2_mem : 1;
uint64_t d3_pst : 1;
uint64_t d2_pst : 1;
uint64_t d1_pst : 1;
uint64_t d0_pst : 1;
uint64_t dr1_mem : 1;
uint64_t d3_mem : 1;
uint64_t d2_mem : 1;
uint64_t d1_mem : 1;
uint64_t d0_mem : 1;
uint64_t dr0_mem : 1;
uint64_t d3_mem3 : 1;
uint64_t d2_mem2 : 1;
uint64_t d1_mem1 : 1;
uint64_t d0_mem0 : 1;
uint64_t reserved_46_63 : 18;
#endif
} cn52xxp1;
struct cvmx_npei_bist_status_cn52xx cn56xx;
struct cvmx_npei_bist_status_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_58_63 : 6;
uint64_t pcsr_int : 1; /**< BIST Status for PKT pout_int_bstatus */
uint64_t pcsr_im : 1; /**< BIST Status for PKT pcsr_instr_mem_bstatus */
uint64_t pcsr_cnt : 1; /**< BIST Status for PKT pin_cnt_bstatus */
uint64_t pcsr_id : 1; /**< BIST Status for PKT pcsr_in_done_bstatus */
uint64_t pcsr_sl : 1; /**< BIST Status for PKT pcsr_slist_bstatus */
uint64_t pkt_pout : 1; /**< BIST Status for PKT OUT Count MEM */
uint64_t pkt_imem : 1; /**< BIST Status for PKT Instruction MEM */
uint64_t pkt_cntm : 1; /**< BIST Status for PKT Count MEM */
uint64_t pkt_ind : 1; /**< BIST Status for PKT Instruction Done MEM */
uint64_t pkt_slm : 1; /**< BIST Status for PKT SList MEM */
uint64_t pkt_odf : 1; /**< BIST Status for PKT Output Data FIFO */
uint64_t pkt_oif : 1; /**< BIST Status for PKT Output INFO FIFO */
uint64_t pkt_out : 1; /**< BIST Status for PKT Output FIFO */
uint64_t pkt_i0 : 1; /**< BIST Status for PKT Instr0 */
uint64_t pkt_i1 : 1; /**< BIST Status for PKT Instr1 */
uint64_t pkt_s0 : 1; /**< BIST Status for PKT Slist0 */
uint64_t pkt_s1 : 1; /**< BIST Status for PKT Slist1 */
uint64_t d0_mem : 1; /**< BIST Status for DMA0 Memory */
uint64_t d1_mem : 1; /**< BIST Status for DMA1 Memory */
uint64_t d2_mem : 1; /**< BIST Status for DMA2 Memory */
uint64_t d3_mem : 1; /**< BIST Status for DMA3 Memory */
uint64_t d4_mem : 1; /**< BIST Status for DMA4 Memory */
uint64_t d0_pst : 1; /**< BIST Status for DMA0 Pcie Store */
uint64_t d1_pst : 1; /**< BIST Status for DMA1 Pcie Store */
uint64_t d2_pst : 1; /**< BIST Status for DMA2 Pcie Store */
uint64_t d3_pst : 1; /**< BIST Status for DMA3 Pcie Store */
uint64_t d4_pst : 1; /**< BIST Status for DMA4 Pcie Store */
uint64_t n2p0_c : 1; /**< BIST Status for N2P Port0 Cmd */
uint64_t n2p0_o : 1; /**< BIST Status for N2P Port0 Data */
uint64_t n2p1_c : 1; /**< BIST Status for N2P Port1 Cmd */
uint64_t n2p1_o : 1; /**< BIST Status for N2P Port1 Data */
uint64_t cpl_p0 : 1; /**< BIST Status for CPL Port 0 */
uint64_t cpl_p1 : 1; /**< BIST Status for CPL Port 1 */
uint64_t p2n1_po : 1; /**< BIST Status for P2N Port1 P Order */
uint64_t p2n1_no : 1; /**< BIST Status for P2N Port1 N Order */
uint64_t p2n1_co : 1; /**< BIST Status for P2N Port1 C Order */
uint64_t p2n0_po : 1; /**< BIST Status for P2N Port0 P Order */
uint64_t p2n0_no : 1; /**< BIST Status for P2N Port0 N Order */
uint64_t p2n0_co : 1; /**< BIST Status for P2N Port0 C Order */
uint64_t p2n0_c0 : 1; /**< BIST Status for P2N Port0 C0 */
uint64_t p2n0_c1 : 1; /**< BIST Status for P2N Port0 C1 */
uint64_t p2n0_n : 1; /**< BIST Status for P2N Port0 N */
uint64_t p2n0_p0 : 1; /**< BIST Status for P2N Port0 P0 */
uint64_t p2n0_p1 : 1; /**< BIST Status for P2N Port0 P1 */
uint64_t p2n1_c0 : 1; /**< BIST Status for P2N Port1 C0 */
uint64_t p2n1_c1 : 1; /**< BIST Status for P2N Port1 C1 */
uint64_t p2n1_n : 1; /**< BIST Status for P2N Port1 N */
uint64_t p2n1_p0 : 1; /**< BIST Status for P2N Port1 P0 */
uint64_t p2n1_p1 : 1; /**< BIST Status for P2N Port1 P1 */
uint64_t csm0 : 1; /**< BIST Status for CSM0 */
uint64_t csm1 : 1; /**< BIST Status for CSM1 */
uint64_t dif0 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif1 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif2 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif3 : 1; /**< BIST Status for DMA Instr0 */
uint64_t dif4 : 1; /**< BIST Status for DMA Instr0 */
uint64_t msi : 1; /**< BIST Status for MSI Memory Map */
uint64_t ncb_cmd : 1; /**< BIST Status for NCB Outbound Commands */
#else
uint64_t ncb_cmd : 1;
uint64_t msi : 1;
uint64_t dif4 : 1;
uint64_t dif3 : 1;
uint64_t dif2 : 1;
uint64_t dif1 : 1;
uint64_t dif0 : 1;
uint64_t csm1 : 1;
uint64_t csm0 : 1;
uint64_t p2n1_p1 : 1;
uint64_t p2n1_p0 : 1;
uint64_t p2n1_n : 1;
uint64_t p2n1_c1 : 1;
uint64_t p2n1_c0 : 1;
uint64_t p2n0_p1 : 1;
uint64_t p2n0_p0 : 1;
uint64_t p2n0_n : 1;
uint64_t p2n0_c1 : 1;
uint64_t p2n0_c0 : 1;
uint64_t p2n0_co : 1;
uint64_t p2n0_no : 1;
uint64_t p2n0_po : 1;
uint64_t p2n1_co : 1;
uint64_t p2n1_no : 1;
uint64_t p2n1_po : 1;
uint64_t cpl_p1 : 1;
uint64_t cpl_p0 : 1;
uint64_t n2p1_o : 1;
uint64_t n2p1_c : 1;
uint64_t n2p0_o : 1;
uint64_t n2p0_c : 1;
uint64_t d4_pst : 1;
uint64_t d3_pst : 1;
uint64_t d2_pst : 1;
uint64_t d1_pst : 1;
uint64_t d0_pst : 1;
uint64_t d4_mem : 1;
uint64_t d3_mem : 1;
uint64_t d2_mem : 1;
uint64_t d1_mem : 1;
uint64_t d0_mem : 1;
uint64_t pkt_s1 : 1;
uint64_t pkt_s0 : 1;
uint64_t pkt_i1 : 1;
uint64_t pkt_i0 : 1;
uint64_t pkt_out : 1;
uint64_t pkt_oif : 1;
uint64_t pkt_odf : 1;
uint64_t pkt_slm : 1;
uint64_t pkt_ind : 1;
uint64_t pkt_cntm : 1;
uint64_t pkt_imem : 1;
uint64_t pkt_pout : 1;
uint64_t pcsr_sl : 1;
uint64_t pcsr_id : 1;
uint64_t pcsr_cnt : 1;
uint64_t pcsr_im : 1;
uint64_t pcsr_int : 1;
uint64_t reserved_58_63 : 6;
#endif
} cn56xxp1;
} cvmx_npei_bist_status_t;
/**
* cvmx_npei_bist_status2
*
* NPEI_BIST_STATUS2 = NPI's BIST Status Register2
*
* Results from BIST runs of NPEI's memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_bist_status2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t prd_tag : 1; /**< BIST Status for DMA PCIE RD Tag MEM */
uint64_t prd_st0 : 1; /**< BIST Status for DMA PCIE RD state MEM 0 */
uint64_t prd_st1 : 1; /**< BIST Status for DMA PCIE RD state MEM 1 */
uint64_t prd_err : 1; /**< BIST Status for DMA PCIE RD ERR state MEM */
uint64_t nrd_st : 1; /**< BIST Status for DMA L2C RD state MEM */
uint64_t nwe_st : 1; /**< BIST Status for DMA L2C WR state MEM */
uint64_t nwe_wr0 : 1; /**< BIST Status for DMA L2C WR MEM 0 */
uint64_t nwe_wr1 : 1; /**< BIST Status for DMA L2C WR MEM 1 */
uint64_t pkt_rd : 1; /**< BIST Status for Inbound PKT MEM */
uint64_t psc_p0 : 1; /**< BIST Status for PSC TLP 0 MEM */
uint64_t psc_p1 : 1; /**< BIST Status for PSC TLP 1 MEM */
uint64_t pkt_gd : 1; /**< BIST Status for PKT OUTB Gather Data FIFO */
uint64_t pkt_gl : 1; /**< BIST Status for PKT_OUTB Gather List FIFO */
uint64_t pkt_blk : 1; /**< BIST Status for PKT OUTB Blocked FIFO */
#else
uint64_t pkt_blk : 1;
uint64_t pkt_gl : 1;
uint64_t pkt_gd : 1;
uint64_t psc_p1 : 1;
uint64_t psc_p0 : 1;
uint64_t pkt_rd : 1;
uint64_t nwe_wr1 : 1;
uint64_t nwe_wr0 : 1;
uint64_t nwe_st : 1;
uint64_t nrd_st : 1;
uint64_t prd_err : 1;
uint64_t prd_st1 : 1;
uint64_t prd_st0 : 1;
uint64_t prd_tag : 1;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_npei_bist_status2_s cn52xx;
struct cvmx_npei_bist_status2_s cn56xx;
} cvmx_npei_bist_status2_t;
/**
* cvmx_npei_ctl_port0
*
* NPEI_CTL_PORT0 = NPEI's Control Port 0
*
* Contains control for access for Port0
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_ctl_port0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_21_63 : 43;
uint64_t waitl_com : 1; /**< When set '1' casues the NPI to wait for a commit
from the L2C before sending additional completions
to the L2C from the PCIe.
Set this for more conservative behavior. Clear
this for more aggressive, higher-performance
behavior */
uint64_t intd : 1; /**< When '0' Intd wire asserted. Before mapping. */
uint64_t intc : 1; /**< When '0' Intc wire asserted. Before mapping. */
uint64_t intb : 1; /**< When '0' Intb wire asserted. Before mapping. */
uint64_t inta : 1; /**< When '0' Inta wire asserted. Before mapping. */
uint64_t intd_map : 2; /**< Maps INTD to INTA(00), INTB(01), INTC(10) or
INTD (11). */
uint64_t intc_map : 2; /**< Maps INTC to INTA(00), INTB(01), INTC(10) or
INTD (11). */
uint64_t intb_map : 2; /**< Maps INTB to INTA(00), INTB(01), INTC(10) or
INTD (11). */
uint64_t inta_map : 2; /**< Maps INTA to INTA(00), INTB(01), INTC(10) or
INTD (11). */
uint64_t ctlp_ro : 1; /**< Relaxed ordering enable for Completion TLPS. */
uint64_t reserved_6_6 : 1;
uint64_t ptlp_ro : 1; /**< Relaxed ordering enable for Posted TLPS. */
uint64_t bar2_enb : 1; /**< When set '1' BAR2 is enable and will respond when
clear '0' BAR2 access will cause UR responses. */
uint64_t bar2_esx : 2; /**< Value will be XORed with pci-address[37:36] to
determine the endian swap mode. */
uint64_t bar2_cax : 1; /**< Value will be XORed with pcie-address[38] to
determine the L2 cache attribute.
Not cached in L2 if XOR result is 1 */
uint64_t wait_com : 1; /**< When set '1' casues the NPI to wait for a commit
from the L2C before sending additional stores to
the L2C from the PCIe.
Most applications will not notice a difference, so
should not set this bit. Setting the bit is more
conservative on ordering, lower performance */
#else
uint64_t wait_com : 1;
uint64_t bar2_cax : 1;
uint64_t bar2_esx : 2;
uint64_t bar2_enb : 1;
uint64_t ptlp_ro : 1;
uint64_t reserved_6_6 : 1;
uint64_t ctlp_ro : 1;
uint64_t inta_map : 2;
uint64_t intb_map : 2;
uint64_t intc_map : 2;
uint64_t intd_map : 2;
uint64_t inta : 1;
uint64_t intb : 1;
uint64_t intc : 1;
uint64_t intd : 1;
uint64_t waitl_com : 1;
uint64_t reserved_21_63 : 43;
#endif
} s;
struct cvmx_npei_ctl_port0_s cn52xx;
struct cvmx_npei_ctl_port0_s cn52xxp1;
struct cvmx_npei_ctl_port0_s cn56xx;
struct cvmx_npei_ctl_port0_s cn56xxp1;
} cvmx_npei_ctl_port0_t;
/**
* cvmx_npei_ctl_port1
*
* NPEI_CTL_PORT1 = NPEI's Control Port1
*
* Contains control for access for Port1
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_ctl_port1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_21_63 : 43;
uint64_t waitl_com : 1; /**< When set '1' casues the NPI to wait for a commit
from the L2C before sending additional completions
to the L2C from the PCIe.
Set this for more conservative behavior. Clear
this for more aggressive, higher-performance */
uint64_t intd : 1; /**< When '0' Intd wire asserted. Before mapping. */
uint64_t intc : 1; /**< When '0' Intc wire asserted. Before mapping. */
uint64_t intb : 1; /**< When '0' Intv wire asserted. Before mapping. */
uint64_t inta : 1; /**< When '0' Inta wire asserted. Before mapping. */
uint64_t intd_map : 2; /**< Maps INTD to INTA(00), INTB(01), INTC(10) or
INTD (11). */
uint64_t intc_map : 2; /**< Maps INTC to INTA(00), INTB(01), INTC(10) or
INTD (11). */
uint64_t intb_map : 2; /**< Maps INTB to INTA(00), INTB(01), INTC(10) or
INTD (11). */
uint64_t inta_map : 2; /**< Maps INTA to INTA(00), INTB(01), INTC(10) or
INTD (11). */
uint64_t ctlp_ro : 1; /**< Relaxed ordering enable for Completion TLPS. */
uint64_t reserved_6_6 : 1;
uint64_t ptlp_ro : 1; /**< Relaxed ordering enable for Posted TLPS. */
uint64_t bar2_enb : 1; /**< When set '1' BAR2 is enable and will respond when
clear '0' BAR2 access will cause UR responses. */
uint64_t bar2_esx : 2; /**< Value will be XORed with pci-address[37:36] to
determine the endian swap mode. */
uint64_t bar2_cax : 1; /**< Value will be XORed with pcie-address[38] to
determine the L2 cache attribute.
Not cached in L2 if XOR result is 1 */
uint64_t wait_com : 1; /**< When set '1' casues the NPI to wait for a commit
from the L2C before sending additional stores to
the L2C from the PCIe.
Most applications will not notice a difference, so
should not set this bit. Setting the bit is more
conservative on ordering, lower performance */
#else
uint64_t wait_com : 1;
uint64_t bar2_cax : 1;
uint64_t bar2_esx : 2;
uint64_t bar2_enb : 1;
uint64_t ptlp_ro : 1;
uint64_t reserved_6_6 : 1;
uint64_t ctlp_ro : 1;
uint64_t inta_map : 2;
uint64_t intb_map : 2;
uint64_t intc_map : 2;
uint64_t intd_map : 2;
uint64_t inta : 1;
uint64_t intb : 1;
uint64_t intc : 1;
uint64_t intd : 1;
uint64_t waitl_com : 1;
uint64_t reserved_21_63 : 43;
#endif
} s;
struct cvmx_npei_ctl_port1_s cn52xx;
struct cvmx_npei_ctl_port1_s cn52xxp1;
struct cvmx_npei_ctl_port1_s cn56xx;
struct cvmx_npei_ctl_port1_s cn56xxp1;
} cvmx_npei_ctl_port1_t;
/**
* cvmx_npei_ctl_status
*
* NPEI_CTL_STATUS = NPEI Control Status Register
*
* Contains control and status for NPEI. Writes to this register are not oSrdered with writes/reads to the PCIe Memory space.
* To ensure that a write has completed the user must read the register before making an access(i.e. PCIe memory space)
* that requires the value of this register to be updated.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t p1_ntags : 6; /**< Number of tags avaiable for PCIe Port1.
In RC mode 1 tag is needed for each outbound TLP
that requires a CPL TLP. In Endpoint mode the
number of tags required for a TLP request is
1 per 64-bytes of CPL data + 1.
This field should only be written as part of
reset sequence, before issuing any reads, CFGs, or
IO transactions from the core(s). */
uint64_t p0_ntags : 6; /**< Number of tags avaiable for PCIe Port0.
In RC mode 1 tag is needed for each outbound TLP
that requires a CPL TLP. In Endpoint mode the
number of tags required for a TLP request is
1 per 64-bytes of CPL data + 1.
This field should only be written as part of
reset sequence, before issuing any reads, CFGs, or
IO transactions from the core(s). */
uint64_t cfg_rtry : 16; /**< The time x 0x10000 in core clocks to wait for a
CPL to a CFG RD that does not carry a Retry Status.
Until such time that the timeout occurs and Retry
Status is received for a CFG RD, the Read CFG Read
will be resent. A value of 0 disables retries and
treats a CPL Retry as a CPL UR. */
uint64_t ring_en : 1; /**< When '0' forces "relative Q position" received
from PKO to be zero, and replicates the back-
pressure indication for the first ring attached
to a PKO port across all the rings attached to a
PKO port. When '0', only rings 0-3 can be used. */
uint64_t lnk_rst : 1; /**< Set when PCIe Core 0 request a link reset due to
link down state. This bit is only reset on raw
reset so it can be read for state to determine if
a reset occured. Bit is cleared when a '1' is
written to this field. */
uint64_t arb : 1; /**< PCIe switch arbitration mode. '0' == fixed priority
NPEI, PCIe0, then PCIe1. '1' == round robin. */
uint64_t pkt_bp : 4; /**< Unused */
uint64_t host_mode : 1; /**< Host mode */
uint64_t chip_rev : 8; /**< The chip revision. */
#else
uint64_t chip_rev : 8;
uint64_t host_mode : 1;
uint64_t pkt_bp : 4;
uint64_t arb : 1;
uint64_t lnk_rst : 1;
uint64_t ring_en : 1;
uint64_t cfg_rtry : 16;
uint64_t p0_ntags : 6;
uint64_t p1_ntags : 6;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_npei_ctl_status_s cn52xx;
struct cvmx_npei_ctl_status_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t p1_ntags : 6; /**< Number of tags avaiable for PCIe Port1.
In RC mode 1 tag is needed for each outbound TLP
that requires a CPL TLP. In Endpoint mode the
number of tags required for a TLP request is
1 per 64-bytes of CPL data + 1.
This field should only be written as part of
reset sequence, before issuing any reads, CFGs, or
IO transactions from the core(s). */
uint64_t p0_ntags : 6; /**< Number of tags avaiable for PCIe Port0.
In RC mode 1 tag is needed for each outbound TLP
that requires a CPL TLP. In Endpoint mode the
number of tags required for a TLP request is
1 per 64-bytes of CPL data + 1.
This field should only be written as part of
reset sequence, before issuing any reads, CFGs, or
IO transactions from the core(s). */
uint64_t cfg_rtry : 16; /**< The time x 0x10000 in core clocks to wait for a
CPL to a CFG RD that does not carry a Retry Status.
Until such time that the timeout occurs and Retry
Status is received for a CFG RD, the Read CFG Read
will be resent. A value of 0 disables retries and
treats a CPL Retry as a CPL UR. */
uint64_t reserved_15_15 : 1;
uint64_t lnk_rst : 1; /**< Set when PCIe Core 0 request a link reset due to
link down state. This bit is only reset on raw
reset so it can be read for state to determine if
a reset occured. Bit is cleared when a '1' is
written to this field. */
uint64_t arb : 1; /**< PCIe switch arbitration mode. '0' == fixed priority
NPEI, PCIe0, then PCIe1. '1' == round robin. */
uint64_t reserved_9_12 : 4;
uint64_t host_mode : 1; /**< Host mode */
uint64_t chip_rev : 8; /**< The chip revision. */
#else
uint64_t chip_rev : 8;
uint64_t host_mode : 1;
uint64_t reserved_9_12 : 4;
uint64_t arb : 1;
uint64_t lnk_rst : 1;
uint64_t reserved_15_15 : 1;
uint64_t cfg_rtry : 16;
uint64_t p0_ntags : 6;
uint64_t p1_ntags : 6;
uint64_t reserved_44_63 : 20;
#endif
} cn52xxp1;
struct cvmx_npei_ctl_status_s cn56xx;
struct cvmx_npei_ctl_status_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t lnk_rst : 1; /**< Set when PCIe Core 0 request a link reset due to
link down state. This bit is only reset on raw
reset so it can be read for state to determine if
a reset occured. Bit is cleared when a '1' is
written to this field. */
uint64_t arb : 1; /**< PCIe switch arbitration mode. '0' == fixed priority
NPEI, PCIe0, then PCIe1. '1' == round robin. */
uint64_t pkt_bp : 4; /**< Unused */
uint64_t host_mode : 1; /**< Host mode */
uint64_t chip_rev : 8; /**< The chip revision. */
#else
uint64_t chip_rev : 8;
uint64_t host_mode : 1;
uint64_t pkt_bp : 4;
uint64_t arb : 1;
uint64_t lnk_rst : 1;
uint64_t reserved_15_63 : 49;
#endif
} cn56xxp1;
} cvmx_npei_ctl_status_t;
/**
* cvmx_npei_ctl_status2
*
* NPEI_CTL_STATUS2 = NPEI's Control Status2 Register
*
* Contains control and status for NPEI.
* Writes to this register are not ordered with writes/reads to the PCI Memory space.
* To ensure that a write has completed the user must read the register before
* making an access(i.e. PCI memory space) that requires the value of this register to be updated.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_ctl_status2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t mps : 1; /**< Max Payload Size
0 = 128B
1 = 256B
Note: PCIE*_CFG030[MPS] must be set to the same
value for proper function. */
uint64_t mrrs : 3; /**< Max Read Request Size
0 = 128B
1 = 256B
2 = 512B
3 = 1024B
4 = 2048B
5 = 4096B
Note: This field must not exceed the desired
max read request size. This means this field
should not exceed PCIE*_CFG030[MRRS]. */
uint64_t c1_w_flt : 1; /**< When '1' enables the window filter for reads and
writes using the window registers.
PCIE-Port1.
Unfilter writes are:
MIO, SubId0
MIO, SubId7
NPEI, SubId0
NPEI, SubId7
POW, SubId7
IPD, SubId7
USBN0, SubId7
Unfiltered Reads are:
MIO, SubId0
MIO, SubId7
NPEI, SubId0
NPEI, SubId7
POW, SubId1
POW, SubId2
POW, SubId3
POW, SubId7
IPD, SubId7
USBN0, SubId7 */
uint64_t c0_w_flt : 1; /**< When '1' enables the window filter for reads and
writes using the window registers.
PCIE-Port0.
Unfilter writes are:
MIO, SubId0
MIO, SubId7
NPEI, SubId0
NPEI, SubId7
POW, SubId7
IPD, SubId7
USBN0, SubId7
Unfiltered Reads are:
MIO, SubId0
MIO, SubId7
NPEI, SubId0
NPEI, SubId7
POW, SubId1
POW, SubId2
POW, SubId3
POW, SubId7
IPD, SubId7
USBN0, SubId7 */
uint64_t c1_b1_s : 3; /**< Pcie-Port1, Bar1 Size. 1 == 64MB, 2 == 128MB,
3 == 256MB, 4 == 512MB, 5 == 1024MB, 6 == 2048MB,
0 and 7 are reserved. */
uint64_t c0_b1_s : 3; /**< Pcie-Port0, Bar1 Size. 1 == 64MB, 2 == 128MB,
3 == 256MB, 4 == 512MB, 5 == 1024MB, 6 == 2048MB,
0 and 7 are reserved. */
uint64_t c1_wi_d : 1; /**< When set '1' disables access to the Window
Registers from the PCIe-Port1. */
uint64_t c1_b0_d : 1; /**< When set '1' disables access from PCIe-Port1 to
BAR-0 address offsets: Less Than 0x270,
Greater than 0x270 AND less than 0x0520, 0x3BC0,
0x3CD0. */
uint64_t c0_wi_d : 1; /**< When set '1' disables access to the Window
Registers from the PCIe-Port0. */
uint64_t c0_b0_d : 1; /**< When set '1' disables access from PCIe-Port0 to
BAR-0 address offsets: Less Than 0x270,
Greater than 0x270 AND less than 0x0520, 0x3BC0,
0x3CD0. */
#else
uint64_t c0_b0_d : 1;
uint64_t c0_wi_d : 1;
uint64_t c1_b0_d : 1;
uint64_t c1_wi_d : 1;
uint64_t c0_b1_s : 3;
uint64_t c1_b1_s : 3;
uint64_t c0_w_flt : 1;
uint64_t c1_w_flt : 1;
uint64_t mrrs : 3;
uint64_t mps : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_npei_ctl_status2_s cn52xx;
struct cvmx_npei_ctl_status2_s cn52xxp1;
struct cvmx_npei_ctl_status2_s cn56xx;
struct cvmx_npei_ctl_status2_s cn56xxp1;
} cvmx_npei_ctl_status2_t;
/**
* cvmx_npei_data_out_cnt
*
* NPEI_DATA_OUT_CNT = NPEI DATA OUT COUNT
*
* The EXEC data out fifo-count and the data unload counter.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_data_out_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t p1_ucnt : 16; /**< PCIE-Port1 Fifo Unload Count. This counter is
incremented by '1' every time a word is removed
from the Data Out FIFO, whose count is shown in
P0_FCNT. */
uint64_t p1_fcnt : 6; /**< PCIE-Port1 Data Out Fifo Count. Number of address
data words to be sent out the PCIe port presently
buffered in the FIFO. */
uint64_t p0_ucnt : 16; /**< PCIE-Port0 Fifo Unload Count. This counter is
incremented by '1' every time a word is removed
from the Data Out FIFO, whose count is shown in
P0_FCNT. */
uint64_t p0_fcnt : 6; /**< PCIE-Port0 Data Out Fifo Count. Number of address
data words to be sent out the PCIe port presently
buffered in the FIFO. */
#else
uint64_t p0_fcnt : 6;
uint64_t p0_ucnt : 16;
uint64_t p1_fcnt : 6;
uint64_t p1_ucnt : 16;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_npei_data_out_cnt_s cn52xx;
struct cvmx_npei_data_out_cnt_s cn52xxp1;
struct cvmx_npei_data_out_cnt_s cn56xx;
struct cvmx_npei_data_out_cnt_s cn56xxp1;
} cvmx_npei_data_out_cnt_t;
/**
* cvmx_npei_dbg_data
*
* NPEI_DBG_DATA = NPEI Debug Data Register
*
* Value returned on the debug-data lines from the RSLs
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dbg_data_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t qlm0_rev_lanes : 1; /**< Lane reversal for PCIe port 0 */
uint64_t reserved_25_26 : 2;
uint64_t qlm1_spd : 2; /**< Sets the QLM1 frequency
0=1.25 Gbaud
1=2.5 Gbaud
2=3.125 Gbaud
3=3.75 Gbaud */
uint64_t c_mul : 5; /**< PLL_MUL pins sampled at DCOK assertion
Core frequency = 50MHz*C_MUL */
uint64_t dsel_ext : 1; /**< Allows changes in the external pins to set the
debug select value. */
uint64_t data : 17; /**< Value on the debug data lines. */
#else
uint64_t data : 17;
uint64_t dsel_ext : 1;
uint64_t c_mul : 5;
uint64_t qlm1_spd : 2;
uint64_t reserved_25_26 : 2;
uint64_t qlm0_rev_lanes : 1;
uint64_t reserved_28_63 : 36;
#endif
} s;
struct cvmx_npei_dbg_data_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t qlm0_link_width : 1; /**< Link width of PCIe port 0
0 = PCIe port 0 is 2 lanes,
2 lane PCIe port 1 exists
1 = PCIe port 0 is 4 lanes,
PCIe port 1 does not exist */
uint64_t qlm0_rev_lanes : 1; /**< Lane reversal for PCIe port 0 */
uint64_t qlm1_mode : 2; /**< Sets the QLM1 Mode
0=Reserved
1=XAUI
2=SGMII
3=PICMG */
uint64_t qlm1_spd : 2; /**< Sets the QLM1 frequency
0=1.25 Gbaud
1=2.5 Gbaud
2=3.125 Gbaud
3=3.75 Gbaud */
uint64_t c_mul : 5; /**< PLL_MUL pins sampled at DCOK assertion
Core frequency = 50MHz*C_MUL */
uint64_t dsel_ext : 1; /**< Allows changes in the external pins to set the
debug select value. */
uint64_t data : 17; /**< Value on the debug data lines. */
#else
uint64_t data : 17;
uint64_t dsel_ext : 1;
uint64_t c_mul : 5;
uint64_t qlm1_spd : 2;
uint64_t qlm1_mode : 2;
uint64_t qlm0_rev_lanes : 1;
uint64_t qlm0_link_width : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn52xx;
struct cvmx_npei_dbg_data_cn52xx cn52xxp1;
struct cvmx_npei_dbg_data_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t qlm2_rev_lanes : 1; /**< Lane reversal for PCIe port 1 */
uint64_t qlm0_rev_lanes : 1; /**< Lane reversal for PCIe port 0 */
uint64_t qlm3_spd : 2; /**< Sets the QLM3 frequency
0=1.25 Gbaud
1=2.5 Gbaud
2=3.125 Gbaud
3=3.75 Gbaud */
uint64_t qlm1_spd : 2; /**< Sets the QLM1 frequency
0=1.25 Gbaud
1=2.5 Gbaud
2=3.125 Gbaud
3=3.75 Gbaud */
uint64_t c_mul : 5; /**< PLL_MUL pins sampled at DCOK assertion
Core frequency = 50MHz*C_MUL */
uint64_t dsel_ext : 1; /**< Allows changes in the external pins to set the
debug select value. */
uint64_t data : 17; /**< Value on the debug data lines. */
#else
uint64_t data : 17;
uint64_t dsel_ext : 1;
uint64_t c_mul : 5;
uint64_t qlm1_spd : 2;
uint64_t qlm3_spd : 2;
uint64_t qlm0_rev_lanes : 1;
uint64_t qlm2_rev_lanes : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn56xx;
struct cvmx_npei_dbg_data_cn56xx cn56xxp1;
} cvmx_npei_dbg_data_t;
/**
* cvmx_npei_dbg_select
*
* NPEI_DBG_SELECT = Debug Select Register
*
* Contains the debug select value last written to the RSLs.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dbg_select_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t dbg_sel : 16; /**< When this register is written its value is sent to
all RSLs. */
#else
uint64_t dbg_sel : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_npei_dbg_select_s cn52xx;
struct cvmx_npei_dbg_select_s cn52xxp1;
struct cvmx_npei_dbg_select_s cn56xx;
struct cvmx_npei_dbg_select_s cn56xxp1;
} cvmx_npei_dbg_select_t;
/**
* cvmx_npei_dma#_counts
*
* NPEI_DMA[0..4]_COUNTS = DMA Instruction Counts
*
* Values for determing the number of instructions for DMA[0..4] in the NPEI.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dmax_counts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_39_63 : 25;
uint64_t fcnt : 7; /**< Number of words in the Instruction FIFO. */
uint64_t dbell : 32; /**< Number of available words of Instructions to read. */
#else
uint64_t dbell : 32;
uint64_t fcnt : 7;
uint64_t reserved_39_63 : 25;
#endif
} s;
struct cvmx_npei_dmax_counts_s cn52xx;
struct cvmx_npei_dmax_counts_s cn52xxp1;
struct cvmx_npei_dmax_counts_s cn56xx;
struct cvmx_npei_dmax_counts_s cn56xxp1;
} cvmx_npei_dmax_counts_t;
/**
* cvmx_npei_dma#_dbell
*
* NPEI_DMA_DBELL[0..4] = DMA Door Bell
*
* The door bell register for DMA[0..4] queue.
*/
typedef union
{
uint32_t u32;
struct cvmx_npei_dmax_dbell_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t dbell : 16; /**< The value written to this register is added to the
number of 8byte words to be read and processes for
the low priority dma queue. */
#else
uint32_t dbell : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_npei_dmax_dbell_s cn52xx;
struct cvmx_npei_dmax_dbell_s cn52xxp1;
struct cvmx_npei_dmax_dbell_s cn56xx;
struct cvmx_npei_dmax_dbell_s cn56xxp1;
} cvmx_npei_dmax_dbell_t;
/**
* cvmx_npei_dma#_ibuff_saddr
*
* NPEI_DMA[0..4]_IBUFF_SADDR = DMA Instruction Buffer Starting Address
*
* The address to start reading Instructions from for DMA[0..4].
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dmax_ibuff_saddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t idle : 1; /**< DMA Engine IDLE state */
uint64_t saddr : 29; /**< The 128 byte aligned starting address to read the
first instruction. SADDR is address bit 35:7 of the
first instructions address. */
uint64_t reserved_0_6 : 7;
#else
uint64_t reserved_0_6 : 7;
uint64_t saddr : 29;
uint64_t idle : 1;
uint64_t reserved_37_63 : 27;
#endif
} s;
struct cvmx_npei_dmax_ibuff_saddr_s cn52xx;
struct cvmx_npei_dmax_ibuff_saddr_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t saddr : 29; /**< The 128 byte aligned starting address to read the
first instruction. SADDR is address bit 35:7 of the
first instructions address. */
uint64_t reserved_0_6 : 7;
#else
uint64_t reserved_0_6 : 7;
uint64_t saddr : 29;
uint64_t reserved_36_63 : 28;
#endif
} cn52xxp1;
struct cvmx_npei_dmax_ibuff_saddr_s cn56xx;
struct cvmx_npei_dmax_ibuff_saddr_cn52xxp1 cn56xxp1;
} cvmx_npei_dmax_ibuff_saddr_t;
/**
* cvmx_npei_dma#_naddr
*
* NPEI_DMA[0..4]_NADDR = DMA Next Ichunk Address
*
* Place NPEI will read the next Ichunk data from. This is valid when state is 0
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dmax_naddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< The next L2C address to read DMA# instructions
from. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_npei_dmax_naddr_s cn52xx;
struct cvmx_npei_dmax_naddr_s cn52xxp1;
struct cvmx_npei_dmax_naddr_s cn56xx;
struct cvmx_npei_dmax_naddr_s cn56xxp1;
} cvmx_npei_dmax_naddr_t;
/**
* cvmx_npei_dma0_int_level
*
* NPEI_DMA0_INT_LEVEL = NPEI DMA0 Interrupt Level
*
* Thresholds for DMA count and timer interrupts for DMA0.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma0_int_level_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t time : 32; /**< Whenever the DMA_CNT0 timer exceeds
this value, NPEI_INT_SUM[DTIME0] is set.
The DMA_CNT0 timer increments every core clock
whenever NPEI_DMA_CNTS[DMA0]!=0, and is cleared
when NPEI_INT_SUM[DTIME0] is written with one. */
uint64_t cnt : 32; /**< Whenever NPEI_DMA_CNTS[DMA0] exceeds this value,
NPEI_INT_SUM[DCNT0] is set. */
#else
uint64_t cnt : 32;
uint64_t time : 32;
#endif
} s;
struct cvmx_npei_dma0_int_level_s cn52xx;
struct cvmx_npei_dma0_int_level_s cn52xxp1;
struct cvmx_npei_dma0_int_level_s cn56xx;
struct cvmx_npei_dma0_int_level_s cn56xxp1;
} cvmx_npei_dma0_int_level_t;
/**
* cvmx_npei_dma1_int_level
*
* NPEI_DMA1_INT_LEVEL = NPEI DMA1 Interrupt Level
*
* Thresholds for DMA count and timer interrupts for DMA1.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma1_int_level_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t time : 32; /**< Whenever the DMA_CNT1 timer exceeds
this value, NPEI_INT_SUM[DTIME1] is set.
The DMA_CNT1 timer increments every core clock
whenever NPEI_DMA_CNTS[DMA1]!=0, and is cleared
when NPEI_INT_SUM[DTIME1] is written with one. */
uint64_t cnt : 32; /**< Whenever NPEI_DMA_CNTS[DMA1] exceeds this value,
NPEI_INT_SUM[DCNT1] is set. */
#else
uint64_t cnt : 32;
uint64_t time : 32;
#endif
} s;
struct cvmx_npei_dma1_int_level_s cn52xx;
struct cvmx_npei_dma1_int_level_s cn52xxp1;
struct cvmx_npei_dma1_int_level_s cn56xx;
struct cvmx_npei_dma1_int_level_s cn56xxp1;
} cvmx_npei_dma1_int_level_t;
/**
* cvmx_npei_dma_cnts
*
* NPEI_DMA_CNTS = NPEI DMA Count
*
* The DMA Count values for DMA0 and DMA1.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_cnts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t dma1 : 32; /**< The DMA counter 1.
Writing this field will cause the written value to
be subtracted from DMA1. SW should use a 4-byte
write to access this field so as not to change the
value of other fields in this register.
HW will optionally increment this field after
it completes an OUTBOUND or EXTERNAL-ONLY DMA
instruction. These increments may cause interrupts.
Refer to NPEI_DMA1_INT_LEVEL and
NPEI_INT_SUM[DCNT1,DTIME1]. */
uint64_t dma0 : 32; /**< The DMA counter 0.
Writing this field will cause the written value to
be subtracted from DMA0. SW should use a 4-byte
write to access this field so as not to change the
value of other fields in this register.
HW will optionally increment this field after
it completes an OUTBOUND or EXTERNAL-ONLY DMA
instruction. These increments may cause interrupts.
Refer to NPEI_DMA0_INT_LEVEL and
NPEI_INT_SUM[DCNT0,DTIME0]. */
#else
uint64_t dma0 : 32;
uint64_t dma1 : 32;
#endif
} s;
struct cvmx_npei_dma_cnts_s cn52xx;
struct cvmx_npei_dma_cnts_s cn52xxp1;
struct cvmx_npei_dma_cnts_s cn56xx;
struct cvmx_npei_dma_cnts_s cn56xxp1;
} cvmx_npei_dma_cnts_t;
/**
* cvmx_npei_dma_control
*
* NPEI_DMA_CONTROL = DMA Control Register
*
* Controls operation of the DMA IN/OUT.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_control_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t p_32b_m : 1; /**< DMA PCIE 32-bit word read disable bit
When 0, enable the feature */
uint64_t dma4_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma3_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma2_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma1_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma0_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t b0_lend : 1; /**< When set '1' and the NPEI is in the mode to write
0 to L2C memory when a DMA is done, the address
to be written to will be treated as a Little
Endian address. */
uint64_t dwb_denb : 1; /**< When set '1' the NPEI will send a value in the DWB
field for a free page operation for the memory
that contained the data. */
uint64_t dwb_ichk : 9; /**< When Instruction Chunks for DMA operations are freed
this value is used for the DWB field of the
operation. */
uint64_t fpa_que : 3; /**< The FPA queue that the instruction-chunk page will
be returned to when used. */
uint64_t o_add1 : 1; /**< When set '1' 1 will be added to the DMA counters,
if '0' then the number of bytes in the dma transfer
will be added to the count register. */
uint64_t o_ro : 1; /**< Relaxed Ordering Mode for DMA. */
uint64_t o_ns : 1; /**< Nosnoop For DMA. */
uint64_t o_es : 2; /**< Endian Swap Mode for DMA. */
uint64_t o_mode : 1; /**< Select PCI_POINTER MODE to be used.
'1' use pointer values for address and register
values for RO, ES, and NS, '0' use register
values for address and pointer values for
RO, ES, and NS. */
uint64_t csize : 14; /**< The size in words of the DMA Instruction Chunk.
This value should only be written once. After
writing this value a new value will not be
recognized until the end of the DMA I-Chunk is
reached. */
#else
uint64_t csize : 14;
uint64_t o_mode : 1;
uint64_t o_es : 2;
uint64_t o_ns : 1;
uint64_t o_ro : 1;
uint64_t o_add1 : 1;
uint64_t fpa_que : 3;
uint64_t dwb_ichk : 9;
uint64_t dwb_denb : 1;
uint64_t b0_lend : 1;
uint64_t dma0_enb : 1;
uint64_t dma1_enb : 1;
uint64_t dma2_enb : 1;
uint64_t dma3_enb : 1;
uint64_t dma4_enb : 1;
uint64_t p_32b_m : 1;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_npei_dma_control_s cn52xx;
struct cvmx_npei_dma_control_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t dma3_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma2_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma1_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma0_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t b0_lend : 1; /**< When set '1' and the NPEI is in the mode to write
0 to L2C memory when a DMA is done, the address
to be written to will be treated as a Little
Endian address. */
uint64_t dwb_denb : 1; /**< When set '1' the NPEI will send a value in the DWB
field for a free page operation for the memory
that contained the data. */
uint64_t dwb_ichk : 9; /**< When Instruction Chunks for DMA operations are freed
this value is used for the DWB field of the
operation. */
uint64_t fpa_que : 3; /**< The FPA queue that the instruction-chunk page will
be returned to when used. */
uint64_t o_add1 : 1; /**< When set '1' 1 will be added to the DMA counters,
if '0' then the number of bytes in the dma transfer
will be added to the count register. */
uint64_t o_ro : 1; /**< Relaxed Ordering Mode for DMA. */
uint64_t o_ns : 1; /**< Nosnoop For DMA. */
uint64_t o_es : 2; /**< Endian Swap Mode for DMA. */
uint64_t o_mode : 1; /**< Select PCI_POINTER MODE to be used.
'1' use pointer values for address and register
values for RO, ES, and NS, '0' use register
values for address and pointer values for
RO, ES, and NS. */
uint64_t csize : 14; /**< The size in words of the DMA Instruction Chunk.
This value should only be written once. After
writing this value a new value will not be
recognized until the end of the DMA I-Chunk is
reached. */
#else
uint64_t csize : 14;
uint64_t o_mode : 1;
uint64_t o_es : 2;
uint64_t o_ns : 1;
uint64_t o_ro : 1;
uint64_t o_add1 : 1;
uint64_t fpa_que : 3;
uint64_t dwb_ichk : 9;
uint64_t dwb_denb : 1;
uint64_t b0_lend : 1;
uint64_t dma0_enb : 1;
uint64_t dma1_enb : 1;
uint64_t dma2_enb : 1;
uint64_t dma3_enb : 1;
uint64_t reserved_38_63 : 26;
#endif
} cn52xxp1;
struct cvmx_npei_dma_control_s cn56xx;
struct cvmx_npei_dma_control_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_39_63 : 25;
uint64_t dma4_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma3_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma2_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma1_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t dma0_enb : 1; /**< DMA# enable. Enables the operation of the DMA
engine. After being enabled a DMA engine should not
be dis-abled while processing instructions. */
uint64_t b0_lend : 1; /**< When set '1' and the NPEI is in the mode to write
0 to L2C memory when a DMA is done, the address
to be written to will be treated as a Little
Endian address. */
uint64_t dwb_denb : 1; /**< When set '1' the NPEI will send a value in the DWB
field for a free page operation for the memory
that contained the data. */
uint64_t dwb_ichk : 9; /**< When Instruction Chunks for DMA operations are freed
this value is used for the DWB field of the
operation. */
uint64_t fpa_que : 3; /**< The FPA queue that the instruction-chunk page will
be returned to when used. */
uint64_t o_add1 : 1; /**< When set '1' 1 will be added to the DMA counters,
if '0' then the number of bytes in the dma transfer
will be added to the count register. */
uint64_t o_ro : 1; /**< Relaxed Ordering Mode for DMA. */
uint64_t o_ns : 1; /**< Nosnoop For DMA. */
uint64_t o_es : 2; /**< Endian Swap Mode for DMA. */
uint64_t o_mode : 1; /**< Select PCI_POINTER MODE to be used.
'1' use pointer values for address and register
values for RO, ES, and NS, '0' use register
values for address and pointer values for
RO, ES, and NS. */
uint64_t csize : 14; /**< The size in words of the DMA Instruction Chunk.
This value should only be written once. After
writing this value a new value will not be
recognized until the end of the DMA I-Chunk is
reached. */
#else
uint64_t csize : 14;
uint64_t o_mode : 1;
uint64_t o_es : 2;
uint64_t o_ns : 1;
uint64_t o_ro : 1;
uint64_t o_add1 : 1;
uint64_t fpa_que : 3;
uint64_t dwb_ichk : 9;
uint64_t dwb_denb : 1;
uint64_t b0_lend : 1;
uint64_t dma0_enb : 1;
uint64_t dma1_enb : 1;
uint64_t dma2_enb : 1;
uint64_t dma3_enb : 1;
uint64_t dma4_enb : 1;
uint64_t reserved_39_63 : 25;
#endif
} cn56xxp1;
} cvmx_npei_dma_control_t;
/**
* cvmx_npei_dma_pcie_req_num
*
* NPEI_DMA_PCIE_REQ_NUM = NPEI DMA PCIE Outstanding Read Request Number
*
* Outstanding PCIE read request number for DMAs and Packet, maximum number is 16
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_pcie_req_num_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t dma_arb : 1; /**< DMA_PKT Read Request Arbitration
- 1: DMA0-4 and PKT are round robin. i.e.
DMA0-DMA1-DMA2-DMA3-DMA4-PKT...
- 0: DMA0-4 are round robin, pkt gets selected
half the time. i.e.
DMA0-PKT-DMA1-PKT-DMA2-PKT-DMA3-PKT-DMA4-PKT... */
uint64_t reserved_53_62 : 10;
uint64_t pkt_cnt : 5; /**< PKT outstanding PCIE Read Request Number for each
PCIe port
When PKT_CNT=x, for each PCIe port, the number
of outstanding PCIe memory space reads by the PCIe
packet input/output will not exceed x.
Valid Number is between 1 and 16 */
uint64_t reserved_45_47 : 3;
uint64_t dma4_cnt : 5; /**< DMA4 outstanding PCIE Read Request Number
When DMA4_CNT=x, the number of outstanding PCIe
memory space reads by the PCIe DMA engine 4
will not exceed x.
Valid Number is between 1 and 16 */
uint64_t reserved_37_39 : 3;
uint64_t dma3_cnt : 5; /**< DMA3 outstanding PCIE Read Request Number
When DMA3_CNT=x, the number of outstanding PCIe
memory space reads by the PCIe DMA engine 3
will not exceed x.
Valid Number is between 1 and 16 */
uint64_t reserved_29_31 : 3;
uint64_t dma2_cnt : 5; /**< DMA2 outstanding PCIE Read Request Number
When DMA2_CNT=x, the number of outstanding PCIe
memory space reads by the PCIe DMA engine 2
will not exceed x.
Valid Number is between 1 and 16 */
uint64_t reserved_21_23 : 3;
uint64_t dma1_cnt : 5; /**< DMA1 outstanding PCIE Read Request Number
When DMA1_CNT=x, the number of outstanding PCIe
memory space reads by the PCIe DMA engine 1
will not exceed x.
Valid Number is between 1 and 16 */
uint64_t reserved_13_15 : 3;
uint64_t dma0_cnt : 5; /**< DMA0 outstanding PCIE Read Request Number
When DMA0_CNT=x, the number of outstanding PCIe
memory space reads by the PCIe DMA engine 0
will not exceed x.
Valid Number is between 1 and 16 */
uint64_t reserved_5_7 : 3;
uint64_t dma_cnt : 5; /**< Total outstanding PCIE Read Request Number for each
PCIe port
When DMA_CNT=x, for each PCIe port, the total
number of outstanding PCIe memory space reads
by the PCIe DMA engines and packet input/output
will not exceed x.
Valid Number is between 1 and 16 */
#else
uint64_t dma_cnt : 5;
uint64_t reserved_5_7 : 3;
uint64_t dma0_cnt : 5;
uint64_t reserved_13_15 : 3;
uint64_t dma1_cnt : 5;
uint64_t reserved_21_23 : 3;
uint64_t dma2_cnt : 5;
uint64_t reserved_29_31 : 3;
uint64_t dma3_cnt : 5;
uint64_t reserved_37_39 : 3;
uint64_t dma4_cnt : 5;
uint64_t reserved_45_47 : 3;
uint64_t pkt_cnt : 5;
uint64_t reserved_53_62 : 10;
uint64_t dma_arb : 1;
#endif
} s;
struct cvmx_npei_dma_pcie_req_num_s cn52xx;
struct cvmx_npei_dma_pcie_req_num_s cn56xx;
} cvmx_npei_dma_pcie_req_num_t;
/**
* cvmx_npei_dma_state1
*
* NPEI_DMA_STATE1 = NPI's DMA State 1
*
* Results from DMA state register 1
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_state1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t d4_dwe : 8; /**< DMA4 PICe Write State */
uint64_t d3_dwe : 8; /**< DMA3 PICe Write State */
uint64_t d2_dwe : 8; /**< DMA2 PICe Write State */
uint64_t d1_dwe : 8; /**< DMA1 PICe Write State */
uint64_t d0_dwe : 8; /**< DMA0 PICe Write State */
#else
uint64_t d0_dwe : 8;
uint64_t d1_dwe : 8;
uint64_t d2_dwe : 8;
uint64_t d3_dwe : 8;
uint64_t d4_dwe : 8;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_npei_dma_state1_s cn52xx;
} cvmx_npei_dma_state1_t;
/**
* cvmx_npei_dma_state1_p1
*
* NPEI_DMA_STATE1_P1 = NPEI DMA Request and Instruction State
*
* DMA engine Debug information.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_state1_p1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_60_63 : 4;
uint64_t d0_difst : 7; /**< DMA engine 0 dif instruction read state */
uint64_t d1_difst : 7; /**< DMA engine 1 dif instruction read state */
uint64_t d2_difst : 7; /**< DMA engine 2 dif instruction read state */
uint64_t d3_difst : 7; /**< DMA engine 3 dif instruction read state */
uint64_t d4_difst : 7; /**< DMA engine 4 dif instruction read state */
uint64_t d0_reqst : 5; /**< DMA engine 0 request data state */
uint64_t d1_reqst : 5; /**< DMA engine 1 request data state */
uint64_t d2_reqst : 5; /**< DMA engine 2 request data state */
uint64_t d3_reqst : 5; /**< DMA engine 3 request data state */
uint64_t d4_reqst : 5; /**< DMA engine 4 request data state */
#else
uint64_t d4_reqst : 5;
uint64_t d3_reqst : 5;
uint64_t d2_reqst : 5;
uint64_t d1_reqst : 5;
uint64_t d0_reqst : 5;
uint64_t d4_difst : 7;
uint64_t d3_difst : 7;
uint64_t d2_difst : 7;
uint64_t d1_difst : 7;
uint64_t d0_difst : 7;
uint64_t reserved_60_63 : 4;
#endif
} s;
struct cvmx_npei_dma_state1_p1_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_60_63 : 4;
uint64_t d0_difst : 7; /**< DMA engine 0 dif instruction read state */
uint64_t d1_difst : 7; /**< DMA engine 1 dif instruction read state */
uint64_t d2_difst : 7; /**< DMA engine 2 dif instruction read state */
uint64_t d3_difst : 7; /**< DMA engine 3 dif instruction read state */
uint64_t reserved_25_31 : 7;
uint64_t d0_reqst : 5; /**< DMA engine 0 request data state */
uint64_t d1_reqst : 5; /**< DMA engine 1 request data state */
uint64_t d2_reqst : 5; /**< DMA engine 2 request data state */
uint64_t d3_reqst : 5; /**< DMA engine 3 request data state */
uint64_t reserved_0_4 : 5;
#else
uint64_t reserved_0_4 : 5;
uint64_t d3_reqst : 5;
uint64_t d2_reqst : 5;
uint64_t d1_reqst : 5;
uint64_t d0_reqst : 5;
uint64_t reserved_25_31 : 7;
uint64_t d3_difst : 7;
uint64_t d2_difst : 7;
uint64_t d1_difst : 7;
uint64_t d0_difst : 7;
uint64_t reserved_60_63 : 4;
#endif
} cn52xxp1;
struct cvmx_npei_dma_state1_p1_s cn56xxp1;
} cvmx_npei_dma_state1_p1_t;
/**
* cvmx_npei_dma_state2
*
* NPEI_DMA_STATE2 = NPI's DMA State 2
*
* Results from DMA state register 2
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_state2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t ndwe : 4; /**< DMA L2C Write State */
uint64_t reserved_21_23 : 3;
uint64_t ndre : 5; /**< DMA L2C Read State */
uint64_t reserved_10_15 : 6;
uint64_t prd : 10; /**< DMA PICe Read State */
#else
uint64_t prd : 10;
uint64_t reserved_10_15 : 6;
uint64_t ndre : 5;
uint64_t reserved_21_23 : 3;
uint64_t ndwe : 4;
uint64_t reserved_28_63 : 36;
#endif
} s;
struct cvmx_npei_dma_state2_s cn52xx;
} cvmx_npei_dma_state2_t;
/**
* cvmx_npei_dma_state2_p1
*
* NPEI_DMA_STATE2_P1 = NPEI DMA Instruction Fetch State
*
* DMA engine Debug information.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_state2_p1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_45_63 : 19;
uint64_t d0_dffst : 9; /**< DMA engine 0 dif instruction fetch state */
uint64_t d1_dffst : 9; /**< DMA engine 1 dif instruction fetch state */
uint64_t d2_dffst : 9; /**< DMA engine 2 dif instruction fetch state */
uint64_t d3_dffst : 9; /**< DMA engine 3 dif instruction fetch state */
uint64_t d4_dffst : 9; /**< DMA engine 4 dif instruction fetch state */
#else
uint64_t d4_dffst : 9;
uint64_t d3_dffst : 9;
uint64_t d2_dffst : 9;
uint64_t d1_dffst : 9;
uint64_t d0_dffst : 9;
uint64_t reserved_45_63 : 19;
#endif
} s;
struct cvmx_npei_dma_state2_p1_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_45_63 : 19;
uint64_t d0_dffst : 9; /**< DMA engine 0 dif instruction fetch state */
uint64_t d1_dffst : 9; /**< DMA engine 1 dif instruction fetch state */
uint64_t d2_dffst : 9; /**< DMA engine 2 dif instruction fetch state */
uint64_t d3_dffst : 9; /**< DMA engine 3 dif instruction fetch state */
uint64_t reserved_0_8 : 9;
#else
uint64_t reserved_0_8 : 9;
uint64_t d3_dffst : 9;
uint64_t d2_dffst : 9;
uint64_t d1_dffst : 9;
uint64_t d0_dffst : 9;
uint64_t reserved_45_63 : 19;
#endif
} cn52xxp1;
struct cvmx_npei_dma_state2_p1_s cn56xxp1;
} cvmx_npei_dma_state2_p1_t;
/**
* cvmx_npei_dma_state3_p1
*
* NPEI_DMA_STATE3_P1 = NPEI DMA DRE State
*
* DMA engine Debug information.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_state3_p1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_60_63 : 4;
uint64_t d0_drest : 15; /**< DMA engine 0 dre state */
uint64_t d1_drest : 15; /**< DMA engine 1 dre state */
uint64_t d2_drest : 15; /**< DMA engine 2 dre state */
uint64_t d3_drest : 15; /**< DMA engine 3 dre state */
#else
uint64_t d3_drest : 15;
uint64_t d2_drest : 15;
uint64_t d1_drest : 15;
uint64_t d0_drest : 15;
uint64_t reserved_60_63 : 4;
#endif
} s;
struct cvmx_npei_dma_state3_p1_s cn52xxp1;
struct cvmx_npei_dma_state3_p1_s cn56xxp1;
} cvmx_npei_dma_state3_p1_t;
/**
* cvmx_npei_dma_state4_p1
*
* NPEI_DMA_STATE4_P1 = NPEI DMA DWE State
*
* DMA engine Debug information.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_state4_p1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_52_63 : 12;
uint64_t d0_dwest : 13; /**< DMA engine 0 dwe state */
uint64_t d1_dwest : 13; /**< DMA engine 1 dwe state */
uint64_t d2_dwest : 13; /**< DMA engine 2 dwe state */
uint64_t d3_dwest : 13; /**< DMA engine 3 dwe state */
#else
uint64_t d3_dwest : 13;
uint64_t d2_dwest : 13;
uint64_t d1_dwest : 13;
uint64_t d0_dwest : 13;
uint64_t reserved_52_63 : 12;
#endif
} s;
struct cvmx_npei_dma_state4_p1_s cn52xxp1;
struct cvmx_npei_dma_state4_p1_s cn56xxp1;
} cvmx_npei_dma_state4_p1_t;
/**
* cvmx_npei_dma_state5_p1
*
* NPEI_DMA_STATE5_P1 = NPEI DMA DWE and DRE State
*
* DMA engine Debug information.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_dma_state5_p1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t d4_drest : 15; /**< DMA engine 4 dre state */
uint64_t d4_dwest : 13; /**< DMA engine 4 dwe state */
#else
uint64_t d4_dwest : 13;
uint64_t d4_drest : 15;
uint64_t reserved_28_63 : 36;
#endif
} s;
struct cvmx_npei_dma_state5_p1_s cn56xxp1;
} cvmx_npei_dma_state5_p1_t;
/**
* cvmx_npei_int_a_enb
*
* NPEI_INTERRUPT_A_ENB = NPI's Interrupt A Enable Register
*
* Used to allow the generation of interrupts (MSI/INTA) to the PCIe CoresUsed to enable the various interrupting conditions of NPEI
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_int_a_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t pout_err : 1; /**< Enables NPEI_INT_A_SUM[9] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pin_bp : 1; /**< Enables NPEI_INT_A_SUM[8] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t p1_rdlk : 1; /**< Enables NPEI_INT_A_SUM[7] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t p0_rdlk : 1; /**< Enables NPEI_INT_A_SUM[6] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pgl_err : 1; /**< Enables NPEI_INT_A_SUM[5] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pdi_err : 1; /**< Enables NPEI_INT_A_SUM[4] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pop_err : 1; /**< Enables NPEI_INT_A_SUM[3] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pins_err : 1; /**< Enables NPEI_INT_A_SUM[2] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma1_cpl : 1; /**< Enables NPEI_INT_A_SUM[1] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0_cpl : 1; /**< Enables NPEI_INT_A_SUM[0] to generate an
interrupt to the PCIE core for MSI/inta. */
#else
uint64_t dma0_cpl : 1;
uint64_t dma1_cpl : 1;
uint64_t pins_err : 1;
uint64_t pop_err : 1;
uint64_t pdi_err : 1;
uint64_t pgl_err : 1;
uint64_t p0_rdlk : 1;
uint64_t p1_rdlk : 1;
uint64_t pin_bp : 1;
uint64_t pout_err : 1;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_npei_int_a_enb_s cn52xx;
struct cvmx_npei_int_a_enb_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t dma1_cpl : 1; /**< Enables NPEI_INT_A_SUM[1] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0_cpl : 1; /**< Enables NPEI_INT_A_SUM[0] to generate an
interrupt to the PCIE core for MSI/inta. */
#else
uint64_t dma0_cpl : 1;
uint64_t dma1_cpl : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn52xxp1;
struct cvmx_npei_int_a_enb_s cn56xx;
} cvmx_npei_int_a_enb_t;
/**
* cvmx_npei_int_a_enb2
*
* NPEI_INTERRUPT_A_ENB2 = NPEI's Interrupt A Enable2 Register
*
* Used to enable the various interrupting conditions of NPEI
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_int_a_enb2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t pout_err : 1; /**< Enables NPEI_INT_A_SUM[9] to generate an
interrupt on the RSL. */
uint64_t pin_bp : 1; /**< Enables NPEI_INT_A_SUM[8] to generate an
interrupt on the RSL. */
uint64_t p1_rdlk : 1; /**< Enables NPEI_INT_A_SUM[7] to generate an
interrupt on the RSL. */
uint64_t p0_rdlk : 1; /**< Enables NPEI_INT_A_SUM[6] to generate an
interrupt on the RSL. */
uint64_t pgl_err : 1; /**< Enables NPEI_INT_A_SUM[5] to generate an
interrupt on the RSL. */
uint64_t pdi_err : 1; /**< Enables NPEI_INT_A_SUM[4] to generate an
interrupt on the RSL. */
uint64_t pop_err : 1; /**< Enables NPEI_INT_A_SUM[3] to generate an
interrupt on the RSL. */
uint64_t pins_err : 1; /**< Enables NPEI_INT_A_SUM[2] to generate an
interrupt on the RSL. */
uint64_t dma1_cpl : 1; /**< Enables NPEI_INT_A_SUM[1] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0_cpl : 1; /**< Enables NPEI_INT_A_SUM[0] to generate an
interrupt to the PCIE core for MSI/inta. */
#else
uint64_t dma0_cpl : 1;
uint64_t dma1_cpl : 1;
uint64_t pins_err : 1;
uint64_t pop_err : 1;
uint64_t pdi_err : 1;
uint64_t pgl_err : 1;
uint64_t p0_rdlk : 1;
uint64_t p1_rdlk : 1;
uint64_t pin_bp : 1;
uint64_t pout_err : 1;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_npei_int_a_enb2_s cn52xx;
struct cvmx_npei_int_a_enb2_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t dma1_cpl : 1; /**< Enables NPEI_INT_A_SUM[1] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0_cpl : 1; /**< Enables NPEI_INT_A_SUM[0] to generate an
interrupt to the PCIE core for MSI/inta. */
#else
uint64_t dma0_cpl : 1;
uint64_t dma1_cpl : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn52xxp1;
struct cvmx_npei_int_a_enb2_s cn56xx;
} cvmx_npei_int_a_enb2_t;
/**
* cvmx_npei_int_a_sum
*
* NPEI_INTERRUPT_A_SUM = NPI Interrupt A Summary Register
*
* Set when an interrupt condition occurs, write '1' to clear. When an interrupt bitin this register is set and
* the cooresponding bit in the NPEI_INT_A_ENB register is set, then NPEI_INT_SUM[61] will be set.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_int_a_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t pout_err : 1; /**< Set when PKO sends packet data with the error bit
set. */
uint64_t pin_bp : 1; /**< Packet input count has exceeded the WMARK.
See NPEI_PKT_IN_BP */
uint64_t p1_rdlk : 1; /**< PCIe port 1 received a read lock. */
uint64_t p0_rdlk : 1; /**< PCIe port 0 received a read lock. */
uint64_t pgl_err : 1; /**< When a read error occurs on a packet gather list
read this bit is set. */
uint64_t pdi_err : 1; /**< When a read error occurs on a packet data read
this bit is set. */
uint64_t pop_err : 1; /**< When a read error occurs on a packet scatter
pointer pair this bit is set. */
uint64_t pins_err : 1; /**< When a read error occurs on a packet instruction
this bit is set. */
uint64_t dma1_cpl : 1; /**< Set each time any PCIe DMA engine recieves a UR/CA
response from PCIe Port 1 */
uint64_t dma0_cpl : 1; /**< Set each time any PCIe DMA engine recieves a UR/CA
response from PCIe Port 0 */
#else
uint64_t dma0_cpl : 1;
uint64_t dma1_cpl : 1;
uint64_t pins_err : 1;
uint64_t pop_err : 1;
uint64_t pdi_err : 1;
uint64_t pgl_err : 1;
uint64_t p0_rdlk : 1;
uint64_t p1_rdlk : 1;
uint64_t pin_bp : 1;
uint64_t pout_err : 1;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_npei_int_a_sum_s cn52xx;
struct cvmx_npei_int_a_sum_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t dma1_cpl : 1; /**< Set each time any PCIe DMA engine recieves a UR/CA
response from PCIe Port 1 */
uint64_t dma0_cpl : 1; /**< Set each time any PCIe DMA engine recieves a UR/CA
response from PCIe Port 0 */
#else
uint64_t dma0_cpl : 1;
uint64_t dma1_cpl : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn52xxp1;
struct cvmx_npei_int_a_sum_s cn56xx;
} cvmx_npei_int_a_sum_t;
/**
* cvmx_npei_int_enb
*
* NPEI_INTERRUPT_ENB = NPI's Interrupt Enable Register
*
* Used to allow the generation of interrupts (MSI/INTA) to the PCIe CoresUsed to enable the various interrupting conditions of NPI
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mio_inta : 1; /**< Enables NPEI_INT_SUM[63] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t reserved_62_62 : 1;
uint64_t int_a : 1; /**< Enables NPEI_INT_SUM[61] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_ldwn : 1; /**< Enables NPEI_INT_SUM[60] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_ldwn : 1; /**< Enables NPEI_INT_SUM[59] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_exc : 1; /**< Enables NPEI_INT_SUM[58] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_exc : 1; /**< Enables NPEI_INT_SUM[57] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_wf : 1; /**< Enables NPEI_INT_SUM[56] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_wf : 1; /**< Enables NPEI_INT_SUM[55] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_wf : 1; /**< Enables NPEI_INT_SUM[54] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_wf : 1; /**< Enables NPEI_INT_SUM[53] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_bx : 1; /**< Enables NPEI_INT_SUM[52] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_wi : 1; /**< Enables NPEI_INT_SUM[51] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b2 : 1; /**< Enables NPEI_INT_SUM[50] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b1 : 1; /**< Enables NPEI_INT_SUM[49] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b0 : 1; /**< Enables NPEI_INT_SUM[48] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_bx : 1; /**< Enables NPEI_INT_SUM[47] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_wi : 1; /**< Enables NPEI_INT_SUM[46] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b2 : 1; /**< Enables NPEI_INT_SUM[45] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b1 : 1; /**< Enables NPEI_INT_SUM[44] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b0 : 1; /**< Enables NPEI_INT_SUM[43] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_bx : 1; /**< Enables NPEI_INT_SUM[42] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_wi : 1; /**< Enables NPEI_INT_SUM[41] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b2 : 1; /**< Enables NPEI_INT_SUM[40] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b1 : 1; /**< Enables NPEI_INT_SUM[39] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b0 : 1; /**< Enables NPEI_INT_SUM[38] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_bx : 1; /**< Enables NPEI_INT_SUM[37] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_wi : 1; /**< Enables NPEI_INT_SUM[36] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b2 : 1; /**< Enables NPEI_INT_SUM[35] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b1 : 1; /**< Enables NPEI_INT_SUM[34] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b0 : 1; /**< Enables NPEI_INT_SUM[33] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_hpint : 1; /**< Enables NPEI_INT_SUM[32] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_pmei : 1; /**< Enables NPEI_INT_SUM[31] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_wake : 1; /**< Enables NPEI_INT_SUM[30] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t crs1_dr : 1; /**< Enables NPEI_INT_SUM[29] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_se : 1; /**< Enables NPEI_INT_SUM[28] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t crs1_er : 1; /**< Enables NPEI_INT_SUM[27] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_aeri : 1; /**< Enables NPEI_INT_SUM[26] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_hpint : 1; /**< Enables NPEI_INT_SUM[25] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_pmei : 1; /**< Enables NPEI_INT_SUM[24] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_wake : 1; /**< Enables NPEI_INT_SUM[23] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t crs0_dr : 1; /**< Enables NPEI_INT_SUM[22] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_se : 1; /**< Enables NPEI_INT_SUM[21] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t crs0_er : 1; /**< Enables NPEI_INT_SUM[20] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_aeri : 1; /**< Enables NPEI_INT_SUM[19] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t ptime : 1; /**< Enables NPEI_INT_SUM[18] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pcnt : 1; /**< Enables NPEI_INT_SUM[17] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pidbof : 1; /**< Enables NPEI_INT_SUM[16] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t psldbof : 1; /**< Enables NPEI_INT_SUM[15] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dtime1 : 1; /**< Enables NPEI_INT_SUM[14] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dtime0 : 1; /**< Enables NPEI_INT_SUM[13] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dcnt1 : 1; /**< Enables NPEI_INT_SUM[12] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dcnt0 : 1; /**< Enables NPEI_INT_SUM[11] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma1fi : 1; /**< Enables NPEI_INT_SUM[10] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0fi : 1; /**< Enables NPEI_INT_SUM[9] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma4dbo : 1; /**< Enables NPEI_INT_SUM[8] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma3dbo : 1; /**< Enables NPEI_INT_SUM[7] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma2dbo : 1; /**< Enables NPEI_INT_SUM[6] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma1dbo : 1; /**< Enables NPEI_INT_SUM[5] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0dbo : 1; /**< Enables NPEI_INT_SUM[4] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t iob2big : 1; /**< Enables NPEI_INT_SUM[3] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t bar0_to : 1; /**< Enables NPEI_INT_SUM[2] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t rml_wto : 1; /**< Enables NPEI_INT_SUM[1] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t rml_rto : 1; /**< Enables NPEI_INT_SUM[0] to generate an
interrupt to the PCIE core for MSI/inta. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t dma4dbo : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t psldbof : 1;
uint64_t pidbof : 1;
uint64_t pcnt : 1;
uint64_t ptime : 1;
uint64_t c0_aeri : 1;
uint64_t crs0_er : 1;
uint64_t c0_se : 1;
uint64_t crs0_dr : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t crs1_er : 1;
uint64_t c1_se : 1;
uint64_t crs1_dr : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t int_a : 1;
uint64_t reserved_62_62 : 1;
uint64_t mio_inta : 1;
#endif
} s;
struct cvmx_npei_int_enb_s cn52xx;
struct cvmx_npei_int_enb_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mio_inta : 1; /**< Enables NPEI_INT_SUM[63] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t reserved_62_62 : 1;
uint64_t int_a : 1; /**< Enables NPEI_INT_SUM[61] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_ldwn : 1; /**< Enables NPEI_INT_SUM[60] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_ldwn : 1; /**< Enables NPEI_INT_SUM[59] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_exc : 1; /**< Enables NPEI_INT_SUM[58] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_exc : 1; /**< Enables NPEI_INT_SUM[57] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_wf : 1; /**< Enables NPEI_INT_SUM[56] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_wf : 1; /**< Enables NPEI_INT_SUM[55] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_wf : 1; /**< Enables NPEI_INT_SUM[54] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_wf : 1; /**< Enables NPEI_INT_SUM[53] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_bx : 1; /**< Enables NPEI_INT_SUM[52] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_wi : 1; /**< Enables NPEI_INT_SUM[51] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b2 : 1; /**< Enables NPEI_INT_SUM[50] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b1 : 1; /**< Enables NPEI_INT_SUM[49] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b0 : 1; /**< Enables NPEI_INT_SUM[48] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_bx : 1; /**< Enables NPEI_INT_SUM[47] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_wi : 1; /**< Enables NPEI_INT_SUM[46] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b2 : 1; /**< Enables NPEI_INT_SUM[45] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b1 : 1; /**< Enables NPEI_INT_SUM[44] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b0 : 1; /**< Enables NPEI_INT_SUM[43] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_bx : 1; /**< Enables NPEI_INT_SUM[42] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_wi : 1; /**< Enables NPEI_INT_SUM[41] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b2 : 1; /**< Enables NPEI_INT_SUM[40] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b1 : 1; /**< Enables NPEI_INT_SUM[39] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b0 : 1; /**< Enables NPEI_INT_SUM[38] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_bx : 1; /**< Enables NPEI_INT_SUM[37] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_wi : 1; /**< Enables NPEI_INT_SUM[36] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b2 : 1; /**< Enables NPEI_INT_SUM[35] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b1 : 1; /**< Enables NPEI_INT_SUM[34] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b0 : 1; /**< Enables NPEI_INT_SUM[33] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_hpint : 1; /**< Enables NPEI_INT_SUM[32] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_pmei : 1; /**< Enables NPEI_INT_SUM[31] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_wake : 1; /**< Enables NPEI_INT_SUM[30] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t crs1_dr : 1; /**< Enables NPEI_INT_SUM[29] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_se : 1; /**< Enables NPEI_INT_SUM[28] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t crs1_er : 1; /**< Enables NPEI_INT_SUM[27] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_aeri : 1; /**< Enables NPEI_INT_SUM[26] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_hpint : 1; /**< Enables NPEI_INT_SUM[25] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_pmei : 1; /**< Enables NPEI_INT_SUM[24] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_wake : 1; /**< Enables NPEI_INT_SUM[23] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t crs0_dr : 1; /**< Enables NPEI_INT_SUM[22] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_se : 1; /**< Enables NPEI_INT_SUM[21] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t crs0_er : 1; /**< Enables NPEI_INT_SUM[20] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_aeri : 1; /**< Enables NPEI_INT_SUM[19] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t ptime : 1; /**< Enables NPEI_INT_SUM[18] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pcnt : 1; /**< Enables NPEI_INT_SUM[17] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pidbof : 1; /**< Enables NPEI_INT_SUM[16] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t psldbof : 1; /**< Enables NPEI_INT_SUM[15] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dtime1 : 1; /**< Enables NPEI_INT_SUM[14] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dtime0 : 1; /**< Enables NPEI_INT_SUM[13] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dcnt1 : 1; /**< Enables NPEI_INT_SUM[12] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dcnt0 : 1; /**< Enables NPEI_INT_SUM[11] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma1fi : 1; /**< Enables NPEI_INT_SUM[10] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0fi : 1; /**< Enables NPEI_INT_SUM[9] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t reserved_8_8 : 1;
uint64_t dma3dbo : 1; /**< Enables NPEI_INT_SUM[7] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma2dbo : 1; /**< Enables NPEI_INT_SUM[6] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma1dbo : 1; /**< Enables NPEI_INT_SUM[5] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0dbo : 1; /**< Enables NPEI_INT_SUM[4] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t iob2big : 1; /**< Enables NPEI_INT_SUM[3] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t bar0_to : 1; /**< Enables NPEI_INT_SUM[2] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t rml_wto : 1; /**< Enables NPEI_INT_SUM[1] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t rml_rto : 1; /**< Enables NPEI_INT_SUM[0] to generate an
interrupt to the PCIE core for MSI/inta. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t reserved_8_8 : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t psldbof : 1;
uint64_t pidbof : 1;
uint64_t pcnt : 1;
uint64_t ptime : 1;
uint64_t c0_aeri : 1;
uint64_t crs0_er : 1;
uint64_t c0_se : 1;
uint64_t crs0_dr : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t crs1_er : 1;
uint64_t c1_se : 1;
uint64_t crs1_dr : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t int_a : 1;
uint64_t reserved_62_62 : 1;
uint64_t mio_inta : 1;
#endif
} cn52xxp1;
struct cvmx_npei_int_enb_s cn56xx;
struct cvmx_npei_int_enb_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mio_inta : 1; /**< Enables NPEI_INT_SUM[63] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t reserved_61_62 : 2;
uint64_t c1_ldwn : 1; /**< Enables NPEI_INT_SUM[60] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_ldwn : 1; /**< Enables NPEI_INT_SUM[59] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_exc : 1; /**< Enables NPEI_INT_SUM[58] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_exc : 1; /**< Enables NPEI_INT_SUM[57] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_wf : 1; /**< Enables NPEI_INT_SUM[56] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_wf : 1; /**< Enables NPEI_INT_SUM[55] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_wf : 1; /**< Enables NPEI_INT_SUM[54] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_wf : 1; /**< Enables NPEI_INT_SUM[53] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_bx : 1; /**< Enables NPEI_INT_SUM[52] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_wi : 1; /**< Enables NPEI_INT_SUM[51] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b2 : 1; /**< Enables NPEI_INT_SUM[50] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b1 : 1; /**< Enables NPEI_INT_SUM[49] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_un_b0 : 1; /**< Enables NPEI_INT_SUM[48] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_bx : 1; /**< Enables NPEI_INT_SUM[47] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_wi : 1; /**< Enables NPEI_INT_SUM[46] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b2 : 1; /**< Enables NPEI_INT_SUM[45] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b1 : 1; /**< Enables NPEI_INT_SUM[44] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_up_b0 : 1; /**< Enables NPEI_INT_SUM[43] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_bx : 1; /**< Enables NPEI_INT_SUM[42] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_wi : 1; /**< Enables NPEI_INT_SUM[41] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b2 : 1; /**< Enables NPEI_INT_SUM[40] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b1 : 1; /**< Enables NPEI_INT_SUM[39] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_un_b0 : 1; /**< Enables NPEI_INT_SUM[38] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_bx : 1; /**< Enables NPEI_INT_SUM[37] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_wi : 1; /**< Enables NPEI_INT_SUM[36] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b2 : 1; /**< Enables NPEI_INT_SUM[35] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b1 : 1; /**< Enables NPEI_INT_SUM[34] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_up_b0 : 1; /**< Enables NPEI_INT_SUM[33] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_hpint : 1; /**< Enables NPEI_INT_SUM[32] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_pmei : 1; /**< Enables NPEI_INT_SUM[31] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c1_wake : 1; /**< Enables NPEI_INT_SUM[30] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t reserved_29_29 : 1;
uint64_t c1_se : 1; /**< Enables NPEI_INT_SUM[28] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t reserved_27_27 : 1;
uint64_t c1_aeri : 1; /**< Enables NPEI_INT_SUM[26] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_hpint : 1; /**< Enables NPEI_INT_SUM[25] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_pmei : 1; /**< Enables NPEI_INT_SUM[24] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t c0_wake : 1; /**< Enables NPEI_INT_SUM[23] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t reserved_22_22 : 1;
uint64_t c0_se : 1; /**< Enables NPEI_INT_SUM[21] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t reserved_20_20 : 1;
uint64_t c0_aeri : 1; /**< Enables NPEI_INT_SUM[19] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t ptime : 1; /**< Enables NPEI_INT_SUM[18] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pcnt : 1; /**< Enables NPEI_INT_SUM[17] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t pidbof : 1; /**< Enables NPEI_INT_SUM[16] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t psldbof : 1; /**< Enables NPEI_INT_SUM[15] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dtime1 : 1; /**< Enables NPEI_INT_SUM[14] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dtime0 : 1; /**< Enables NPEI_INT_SUM[13] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dcnt1 : 1; /**< Enables NPEI_INT_SUM[12] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dcnt0 : 1; /**< Enables NPEI_INT_SUM[11] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma1fi : 1; /**< Enables NPEI_INT_SUM[10] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0fi : 1; /**< Enables NPEI_INT_SUM[9] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma4dbo : 1; /**< Enables NPEI_INT_SUM[8] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma3dbo : 1; /**< Enables NPEI_INT_SUM[7] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma2dbo : 1; /**< Enables NPEI_INT_SUM[6] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma1dbo : 1; /**< Enables NPEI_INT_SUM[5] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t dma0dbo : 1; /**< Enables NPEI_INT_SUM[4] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t iob2big : 1; /**< Enables NPEI_INT_SUM[3] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t bar0_to : 1; /**< Enables NPEI_INT_SUM[2] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t rml_wto : 1; /**< Enables NPEI_INT_SUM[1] to generate an
interrupt to the PCIE core for MSI/inta. */
uint64_t rml_rto : 1; /**< Enables NPEI_INT_SUM[0] to generate an
interrupt to the PCIE core for MSI/inta. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t dma4dbo : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t psldbof : 1;
uint64_t pidbof : 1;
uint64_t pcnt : 1;
uint64_t ptime : 1;
uint64_t c0_aeri : 1;
uint64_t reserved_20_20 : 1;
uint64_t c0_se : 1;
uint64_t reserved_22_22 : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t reserved_27_27 : 1;
uint64_t c1_se : 1;
uint64_t reserved_29_29 : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t reserved_61_62 : 2;
uint64_t mio_inta : 1;
#endif
} cn56xxp1;
} cvmx_npei_int_enb_t;
/**
* cvmx_npei_int_enb2
*
* NPEI_INTERRUPT_ENB2 = NPI's Interrupt Enable2 Register
*
* Used to enable the various interrupting conditions of NPI
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_int_enb2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t int_a : 1; /**< Enables NPEI_INT_SUM2[61] to generate an
interrupt on the RSL. */
uint64_t c1_ldwn : 1; /**< Enables NPEI_INT_SUM[60] to generate an
interrupt on the RSL. */
uint64_t c0_ldwn : 1; /**< Enables NPEI_INT_SUM[59] to generate an
interrupt on the RSL. */
uint64_t c1_exc : 1; /**< Enables NPEI_INT_SUM[58] to generate an
interrupt on the RSL. */
uint64_t c0_exc : 1; /**< Enables NPEI_INT_SUM[57] to generate an
interrupt on the RSL. */
uint64_t c1_up_wf : 1; /**< Enables NPEI_INT_SUM[56] to generate an
interrupt on the RSL. */
uint64_t c0_up_wf : 1; /**< Enables NPEI_INT_SUM[55] to generate an
interrupt on the RSL. */
uint64_t c1_un_wf : 1; /**< Enables NPEI_INT_SUM[54] to generate an
interrupt on the RSL. */
uint64_t c0_un_wf : 1; /**< Enables NPEI_INT_SUM[53] to generate an
interrupt on the RSL. */
uint64_t c1_un_bx : 1; /**< Enables NPEI_INT_SUM[52] to generate an
interrupt on the RSL. */
uint64_t c1_un_wi : 1; /**< Enables NPEI_INT_SUM[51] to generate an
interrupt on the RSL. */
uint64_t c1_un_b2 : 1; /**< Enables NPEI_INT_SUM[50] to generate an
interrupt on the RSL. */
uint64_t c1_un_b1 : 1; /**< Enables NPEI_INT_SUM[49] to generate an
interrupt on the RSL. */
uint64_t c1_un_b0 : 1; /**< Enables NPEI_INT_SUM[48] to generate an
interrupt on the RSL. */
uint64_t c1_up_bx : 1; /**< Enables NPEI_INT_SUM[47] to generate an
interrupt on the RSL. */
uint64_t c1_up_wi : 1; /**< Enables NPEI_INT_SUM[46] to generate an
interrupt on the RSL. */
uint64_t c1_up_b2 : 1; /**< Enables NPEI_INT_SUM[45] to generate an
interrupt on the RSL. */
uint64_t c1_up_b1 : 1; /**< Enables NPEI_INT_SUM[44] to generate an
interrupt on the RSL. */
uint64_t c1_up_b0 : 1; /**< Enables NPEI_INT_SUM[43] to generate an
interrupt on the RSL. */
uint64_t c0_un_bx : 1; /**< Enables NPEI_INT_SUM[42] to generate an
interrupt on the RSL. */
uint64_t c0_un_wi : 1; /**< Enables NPEI_INT_SUM[41] to generate an
interrupt on the RSL. */
uint64_t c0_un_b2 : 1; /**< Enables NPEI_INT_SUM[40] to generate an
interrupt on the RSL. */
uint64_t c0_un_b1 : 1; /**< Enables NPEI_INT_SUM[39] to generate an
interrupt on the RSL. */
uint64_t c0_un_b0 : 1; /**< Enables NPEI_INT_SUM[38] to generate an
interrupt on the RSL. */
uint64_t c0_up_bx : 1; /**< Enables NPEI_INT_SUM[37] to generate an
interrupt on the RSL. */
uint64_t c0_up_wi : 1; /**< Enables NPEI_INT_SUM[36] to generate an
interrupt on the RSL. */
uint64_t c0_up_b2 : 1; /**< Enables NPEI_INT_SUM[35] to generate an
interrupt on the RSL. */
uint64_t c0_up_b1 : 1; /**< Enables NPEI_INT_SUM[34] to generate an
interrupt on the RSL. */
uint64_t c0_up_b0 : 1; /**< Enables NPEI_INT_SUM[33] to generate an
interrupt on the RSL. */
uint64_t c1_hpint : 1; /**< Enables NPEI_INT_SUM[32] to generate an
interrupt on the RSL. */
uint64_t c1_pmei : 1; /**< Enables NPEI_INT_SUM[31] to generate an
interrupt on the RSL. */
uint64_t c1_wake : 1; /**< Enables NPEI_INT_SUM[30] to generate an
interrupt on the RSL. */
uint64_t crs1_dr : 1; /**< Enables NPEI_INT_SUM2[29] to generate an
interrupt on the RSL. */
uint64_t c1_se : 1; /**< Enables NPEI_INT_SUM[28] to generate an
interrupt on the RSL. */
uint64_t crs1_er : 1; /**< Enables NPEI_INT_SUM2[27] to generate an
interrupt on the RSL. */
uint64_t c1_aeri : 1; /**< Enables NPEI_INT_SUM[26] to generate an
interrupt on the RSL. */
uint64_t c0_hpint : 1; /**< Enables NPEI_INT_SUM[25] to generate an
interrupt on the RSL. */
uint64_t c0_pmei : 1; /**< Enables NPEI_INT_SUM[24] to generate an
interrupt on the RSL. */
uint64_t c0_wake : 1; /**< Enables NPEI_INT_SUM[23] to generate an
interrupt on the RSL. */
uint64_t crs0_dr : 1; /**< Enables NPEI_INT_SUM2[22] to generate an
interrupt on the RSL. */
uint64_t c0_se : 1; /**< Enables NPEI_INT_SUM[21] to generate an
interrupt on the RSL. */
uint64_t crs0_er : 1; /**< Enables NPEI_INT_SUM2[20] to generate an
interrupt on the RSL. */
uint64_t c0_aeri : 1; /**< Enables NPEI_INT_SUM[19] to generate an
interrupt on the RSL. */
uint64_t ptime : 1; /**< Enables NPEI_INT_SUM[18] to generate an
interrupt on the RSL. */
uint64_t pcnt : 1; /**< Enables NPEI_INT_SUM[17] to generate an
interrupt on the RSL. */
uint64_t pidbof : 1; /**< Enables NPEI_INT_SUM[16] to generate an
interrupt on the RSL. */
uint64_t psldbof : 1; /**< Enables NPEI_INT_SUM[15] to generate an
interrupt on the RSL. */
uint64_t dtime1 : 1; /**< Enables NPEI_INT_SUM[14] to generate an
interrupt on the RSL. */
uint64_t dtime0 : 1; /**< Enables NPEI_INT_SUM[13] to generate an
interrupt on the RSL. */
uint64_t dcnt1 : 1; /**< Enables NPEI_INT_SUM[12] to generate an
interrupt on the RSL. */
uint64_t dcnt0 : 1; /**< Enables NPEI_INT_SUM[11] to generate an
interrupt on the RSL. */
uint64_t dma1fi : 1; /**< Enables NPEI_INT_SUM[10] to generate an
interrupt on the RSL. */
uint64_t dma0fi : 1; /**< Enables NPEI_INT_SUM[9] to generate an
interrupt on the RSL. */
uint64_t dma4dbo : 1; /**< Enables NPEI_INT_SUM[8] to generate an
interrupt on the RSL. */
uint64_t dma3dbo : 1; /**< Enables NPEI_INT_SUM[7] to generate an
interrupt on the RSL. */
uint64_t dma2dbo : 1; /**< Enables NPEI_INT_SUM[6] to generate an
interrupt on the RSL. */
uint64_t dma1dbo : 1; /**< Enables NPEI_INT_SUM[5] to generate an
interrupt on the RSL. */
uint64_t dma0dbo : 1; /**< Enables NPEI_INT_SUM[4] to generate an
interrupt on the RSL. */
uint64_t iob2big : 1; /**< Enables NPEI_INT_SUM[3] to generate an
interrupt on the RSL. */
uint64_t bar0_to : 1; /**< Enables NPEI_INT_SUM[2] to generate an
interrupt on the RSL. */
uint64_t rml_wto : 1; /**< Enables NPEI_INT_SUM[1] to generate an
interrupt on the RSL. */
uint64_t rml_rto : 1; /**< Enables NPEI_INT_UM[0] to generate an
interrupt on the RSL. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t dma4dbo : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t psldbof : 1;
uint64_t pidbof : 1;
uint64_t pcnt : 1;
uint64_t ptime : 1;
uint64_t c0_aeri : 1;
uint64_t crs0_er : 1;
uint64_t c0_se : 1;
uint64_t crs0_dr : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t crs1_er : 1;
uint64_t c1_se : 1;
uint64_t crs1_dr : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t int_a : 1;
uint64_t reserved_62_63 : 2;
#endif
} s;
struct cvmx_npei_int_enb2_s cn52xx;
struct cvmx_npei_int_enb2_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t int_a : 1; /**< Enables NPEI_INT_SUM2[61] to generate an
interrupt on the RSL. */
uint64_t c1_ldwn : 1; /**< Enables NPEI_INT_SUM2[60] to generate an
interrupt on the RSL. */
uint64_t c0_ldwn : 1; /**< Enables NPEI_INT_SUM2[59] to generate an
interrupt on the RSL. */
uint64_t c1_exc : 1; /**< Enables NPEI_INT_SUM2[58] to generate an
interrupt on the RSL. */
uint64_t c0_exc : 1; /**< Enables NPEI_INT_SUM2[57] to generate an
interrupt on the RSL. */
uint64_t c1_up_wf : 1; /**< Enables NPEI_INT_SUM2[56] to generate an
interrupt on the RSL. */
uint64_t c0_up_wf : 1; /**< Enables NPEI_INT_SUM2[55] to generate an
interrupt on the RSL. */
uint64_t c1_un_wf : 1; /**< Enables NPEI_INT_SUM2[54] to generate an
interrupt on the RSL. */
uint64_t c0_un_wf : 1; /**< Enables NPEI_INT_SUM2[53] to generate an
interrupt on the RSL. */
uint64_t c1_un_bx : 1; /**< Enables NPEI_INT_SUM2[52] to generate an
interrupt on the RSL. */
uint64_t c1_un_wi : 1; /**< Enables NPEI_INT_SUM2[51] to generate an
interrupt on the RSL. */
uint64_t c1_un_b2 : 1; /**< Enables NPEI_INT_SUM2[50] to generate an
interrupt on the RSL. */
uint64_t c1_un_b1 : 1; /**< Enables NPEI_INT_SUM2[49] to generate an
interrupt on the RSL. */
uint64_t c1_un_b0 : 1; /**< Enables NPEI_INT_SUM2[48] to generate an
interrupt on the RSL. */
uint64_t c1_up_bx : 1; /**< Enables NPEI_INT_SUM2[47] to generate an
interrupt on the RSL. */
uint64_t c1_up_wi : 1; /**< Enables NPEI_INT_SUM2[46] to generate an
interrupt on the RSL. */
uint64_t c1_up_b2 : 1; /**< Enables NPEI_INT_SUM2[45] to generate an
interrupt on the RSL. */
uint64_t c1_up_b1 : 1; /**< Enables NPEI_INT_SUM2[44] to generate an
interrupt on the RSL. */
uint64_t c1_up_b0 : 1; /**< Enables NPEI_INT_SUM2[43] to generate an
interrupt on the RSL. */
uint64_t c0_un_bx : 1; /**< Enables NPEI_INT_SUM2[42] to generate an
interrupt on the RSL. */
uint64_t c0_un_wi : 1; /**< Enables NPEI_INT_SUM2[41] to generate an
interrupt on the RSL. */
uint64_t c0_un_b2 : 1; /**< Enables NPEI_INT_SUM2[40] to generate an
interrupt on the RSL. */
uint64_t c0_un_b1 : 1; /**< Enables NPEI_INT_SUM2[39] to generate an
interrupt on the RSL. */
uint64_t c0_un_b0 : 1; /**< Enables NPEI_INT_SUM2[38] to generate an
interrupt on the RSL. */
uint64_t c0_up_bx : 1; /**< Enables NPEI_INT_SUM2[37] to generate an
interrupt on the RSL. */
uint64_t c0_up_wi : 1; /**< Enables NPEI_INT_SUM2[36] to generate an
interrupt on the RSL. */
uint64_t c0_up_b2 : 1; /**< Enables NPEI_INT_SUM2[35] to generate an
interrupt on the RSL. */
uint64_t c0_up_b1 : 1; /**< Enables NPEI_INT_SUM2[34] to generate an
interrupt on the RSL. */
uint64_t c0_up_b0 : 1; /**< Enables NPEI_INT_SUM2[33] to generate an
interrupt on the RSL. */
uint64_t c1_hpint : 1; /**< Enables NPEI_INT_SUM2[32] to generate an
interrupt on the RSL. */
uint64_t c1_pmei : 1; /**< Enables NPEI_INT_SUM2[31] to generate an
interrupt on the RSL. */
uint64_t c1_wake : 1; /**< Enables NPEI_INT_SUM2[30] to generate an
interrupt on the RSL. */
uint64_t crs1_dr : 1; /**< Enables NPEI_INT_SUM2[29] to generate an
interrupt on the RSL. */
uint64_t c1_se : 1; /**< Enables NPEI_INT_SUM2[28] to generate an
interrupt on the RSL. */
uint64_t crs1_er : 1; /**< Enables NPEI_INT_SUM2[27] to generate an
interrupt on the RSL. */
uint64_t c1_aeri : 1; /**< Enables NPEI_INT_SUM2[26] to generate an
interrupt on the RSL. */
uint64_t c0_hpint : 1; /**< Enables NPEI_INT_SUM2[25] to generate an
interrupt on the RSL. */
uint64_t c0_pmei : 1; /**< Enables NPEI_INT_SUM2[24] to generate an
interrupt on the RSL. */
uint64_t c0_wake : 1; /**< Enables NPEI_INT_SUM2[23] to generate an
interrupt on the RSL. */
uint64_t crs0_dr : 1; /**< Enables NPEI_INT_SUM2[22] to generate an
interrupt on the RSL. */
uint64_t c0_se : 1; /**< Enables NPEI_INT_SUM2[21] to generate an
interrupt on the RSL. */
uint64_t crs0_er : 1; /**< Enables NPEI_INT_SUM2[20] to generate an
interrupt on the RSL. */
uint64_t c0_aeri : 1; /**< Enables NPEI_INT_SUM2[19] to generate an
interrupt on the RSL. */
uint64_t ptime : 1; /**< Enables NPEI_INT_SUM2[18] to generate an
interrupt on the RSL. */
uint64_t pcnt : 1; /**< Enables NPEI_INT_SUM2[17] to generate an
interrupt on the RSL. */
uint64_t pidbof : 1; /**< Enables NPEI_INT_SUM2[16] to generate an
interrupt on the RSL. */
uint64_t psldbof : 1; /**< Enables NPEI_INT_SUM2[15] to generate an
interrupt on the RSL. */
uint64_t dtime1 : 1; /**< Enables NPEI_INT_SUM2[14] to generate an
interrupt on the RSL. */
uint64_t dtime0 : 1; /**< Enables NPEI_INT_SUM2[13] to generate an
interrupt on the RSL. */
uint64_t dcnt1 : 1; /**< Enables NPEI_INT_SUM2[12] to generate an
interrupt on the RSL. */
uint64_t dcnt0 : 1; /**< Enables NPEI_INT_SUM2[11] to generate an
interrupt on the RSL. */
uint64_t dma1fi : 1; /**< Enables NPEI_INT_SUM2[10] to generate an
interrupt on the RSL. */
uint64_t dma0fi : 1; /**< Enables NPEI_INT_SUM2[9] to generate an
interrupt on the RSL. */
uint64_t reserved_8_8 : 1;
uint64_t dma3dbo : 1; /**< Enables NPEI_INT_SUM2[7] to generate an
interrupt on the RSL. */
uint64_t dma2dbo : 1; /**< Enables NPEI_INT_SUM2[6] to generate an
interrupt on the RSL. */
uint64_t dma1dbo : 1; /**< Enables NPEI_INT_SUM2[5] to generate an
interrupt on the RSL. */
uint64_t dma0dbo : 1; /**< Enables NPEI_INT_SUM2[4] to generate an
interrupt on the RSL. */
uint64_t iob2big : 1; /**< Enables NPEI_INT_SUM2[3] to generate an
interrupt on the RSL. */
uint64_t bar0_to : 1; /**< Enables NPEI_INT_SUM2[2] to generate an
interrupt on the RSL. */
uint64_t rml_wto : 1; /**< Enables NPEI_INT_SUM2[1] to generate an
interrupt on the RSL. */
uint64_t rml_rto : 1; /**< Enables NPEI_INT_SUM2[0] to generate an
interrupt on the RSL. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t reserved_8_8 : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t psldbof : 1;
uint64_t pidbof : 1;
uint64_t pcnt : 1;
uint64_t ptime : 1;
uint64_t c0_aeri : 1;
uint64_t crs0_er : 1;
uint64_t c0_se : 1;
uint64_t crs0_dr : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t crs1_er : 1;
uint64_t c1_se : 1;
uint64_t crs1_dr : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t int_a : 1;
uint64_t reserved_62_63 : 2;
#endif
} cn52xxp1;
struct cvmx_npei_int_enb2_s cn56xx;
struct cvmx_npei_int_enb2_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_61_63 : 3;
uint64_t c1_ldwn : 1; /**< Enables NPEI_INT_SUM[60] to generate an
interrupt on the RSL. */
uint64_t c0_ldwn : 1; /**< Enables NPEI_INT_SUM[59] to generate an
interrupt on the RSL. */
uint64_t c1_exc : 1; /**< Enables NPEI_INT_SUM[58] to generate an
interrupt on the RSL. */
uint64_t c0_exc : 1; /**< Enables NPEI_INT_SUM[57] to generate an
interrupt on the RSL. */
uint64_t c1_up_wf : 1; /**< Enables NPEI_INT_SUM[56] to generate an
interrupt on the RSL. */
uint64_t c0_up_wf : 1; /**< Enables NPEI_INT_SUM[55] to generate an
interrupt on the RSL. */
uint64_t c1_un_wf : 1; /**< Enables NPEI_INT_SUM[54] to generate an
interrupt on the RSL. */
uint64_t c0_un_wf : 1; /**< Enables NPEI_INT_SUM[53] to generate an
interrupt on the RSL. */
uint64_t c1_un_bx : 1; /**< Enables NPEI_INT_SUM[52] to generate an
interrupt on the RSL. */
uint64_t c1_un_wi : 1; /**< Enables NPEI_INT_SUM[51] to generate an
interrupt on the RSL. */
uint64_t c1_un_b2 : 1; /**< Enables NPEI_INT_SUM[50] to generate an
interrupt on the RSL. */
uint64_t c1_un_b1 : 1; /**< Enables NPEI_INT_SUM[49] to generate an
interrupt on the RSL. */
uint64_t c1_un_b0 : 1; /**< Enables NPEI_INT_SUM[48] to generate an
interrupt on the RSL. */
uint64_t c1_up_bx : 1; /**< Enables NPEI_INT_SUM[47] to generate an
interrupt on the RSL. */
uint64_t c1_up_wi : 1; /**< Enables NPEI_INT_SUM[46] to generate an
interrupt on the RSL. */
uint64_t c1_up_b2 : 1; /**< Enables NPEI_INT_SUM[45] to generate an
interrupt on the RSL. */
uint64_t c1_up_b1 : 1; /**< Enables NPEI_INT_SUM[44] to generate an
interrupt on the RSL. */
uint64_t c1_up_b0 : 1; /**< Enables NPEI_INT_SUM[43] to generate an
interrupt on the RSL. */
uint64_t c0_un_bx : 1; /**< Enables NPEI_INT_SUM[42] to generate an
interrupt on the RSL. */
uint64_t c0_un_wi : 1; /**< Enables NPEI_INT_SUM[41] to generate an
interrupt on the RSL. */
uint64_t c0_un_b2 : 1; /**< Enables NPEI_INT_SUM[40] to generate an
interrupt on the RSL. */
uint64_t c0_un_b1 : 1; /**< Enables NPEI_INT_SUM[39] to generate an
interrupt on the RSL. */
uint64_t c0_un_b0 : 1; /**< Enables NPEI_INT_SUM[38] to generate an
interrupt on the RSL. */
uint64_t c0_up_bx : 1; /**< Enables NPEI_INT_SUM[37] to generate an
interrupt on the RSL. */
uint64_t c0_up_wi : 1; /**< Enables NPEI_INT_SUM[36] to generate an
interrupt on the RSL. */
uint64_t c0_up_b2 : 1; /**< Enables NPEI_INT_SUM[35] to generate an
interrupt on the RSL. */
uint64_t c0_up_b1 : 1; /**< Enables NPEI_INT_SUM[34] to generate an
interrupt on the RSL. */
uint64_t c0_up_b0 : 1; /**< Enables NPEI_INT_SUM[33] to generate an
interrupt on the RSL. */
uint64_t c1_hpint : 1; /**< Enables NPEI_INT_SUM[32] to generate an
interrupt on the RSL. */
uint64_t c1_pmei : 1; /**< Enables NPEI_INT_SUM[31] to generate an
interrupt on the RSL. */
uint64_t c1_wake : 1; /**< Enables NPEI_INT_SUM[30] to generate an
interrupt on the RSL. */
uint64_t reserved_29_29 : 1;
uint64_t c1_se : 1; /**< Enables NPEI_INT_SUM[28] to generate an
interrupt on the RSL. */
uint64_t reserved_27_27 : 1;
uint64_t c1_aeri : 1; /**< Enables NPEI_INT_SUM[26] to generate an
interrupt on the RSL. */
uint64_t c0_hpint : 1; /**< Enables NPEI_INT_SUM[25] to generate an
interrupt on the RSL. */
uint64_t c0_pmei : 1; /**< Enables NPEI_INT_SUM[24] to generate an
interrupt on the RSL. */
uint64_t c0_wake : 1; /**< Enables NPEI_INT_SUM[23] to generate an
interrupt on the RSL. */
uint64_t reserved_22_22 : 1;
uint64_t c0_se : 1; /**< Enables NPEI_INT_SUM[21] to generate an
interrupt on the RSL. */
uint64_t reserved_20_20 : 1;
uint64_t c0_aeri : 1; /**< Enables NPEI_INT_SUM[19] to generate an
interrupt on the RSL. */
uint64_t ptime : 1; /**< Enables NPEI_INT_SUM[18] to generate an
interrupt on the RSL. */
uint64_t pcnt : 1; /**< Enables NPEI_INT_SUM[17] to generate an
interrupt on the RSL. */
uint64_t pidbof : 1; /**< Enables NPEI_INT_SUM[16] to generate an
interrupt on the RSL. */
uint64_t psldbof : 1; /**< Enables NPEI_INT_SUM[15] to generate an
interrupt on the RSL. */
uint64_t dtime1 : 1; /**< Enables NPEI_INT_SUM[14] to generate an
interrupt on the RSL. */
uint64_t dtime0 : 1; /**< Enables NPEI_INT_SUM[13] to generate an
interrupt on the RSL. */
uint64_t dcnt1 : 1; /**< Enables NPEI_INT_SUM[12] to generate an
interrupt on the RSL. */
uint64_t dcnt0 : 1; /**< Enables NPEI_INT_SUM[11] to generate an
interrupt on the RSL. */
uint64_t dma1fi : 1; /**< Enables NPEI_INT_SUM[10] to generate an
interrupt on the RSL. */
uint64_t dma0fi : 1; /**< Enables NPEI_INT_SUM[9] to generate an
interrupt on the RSL. */
uint64_t dma4dbo : 1; /**< Enables NPEI_INT_SUM[8] to generate an
interrupt on the RSL. */
uint64_t dma3dbo : 1; /**< Enables NPEI_INT_SUM[7] to generate an
interrupt on the RSL. */
uint64_t dma2dbo : 1; /**< Enables NPEI_INT_SUM[6] to generate an
interrupt on the RSL. */
uint64_t dma1dbo : 1; /**< Enables NPEI_INT_SUM[5] to generate an
interrupt on the RSL. */
uint64_t dma0dbo : 1; /**< Enables NPEI_INT_SUM[4] to generate an
interrupt on the RSL. */
uint64_t iob2big : 1; /**< Enables NPEI_INT_SUM[3] to generate an
interrupt on the RSL. */
uint64_t bar0_to : 1; /**< Enables NPEI_INT_SUM[2] to generate an
interrupt on the RSL. */
uint64_t rml_wto : 1; /**< Enables NPEI_INT_SUM[1] to generate an
interrupt on the RSL. */
uint64_t rml_rto : 1; /**< Enables NPEI_INT_UM[0] to generate an
interrupt on the RSL. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t dma4dbo : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t psldbof : 1;
uint64_t pidbof : 1;
uint64_t pcnt : 1;
uint64_t ptime : 1;
uint64_t c0_aeri : 1;
uint64_t reserved_20_20 : 1;
uint64_t c0_se : 1;
uint64_t reserved_22_22 : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t reserved_27_27 : 1;
uint64_t c1_se : 1;
uint64_t reserved_29_29 : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t reserved_61_63 : 3;
#endif
} cn56xxp1;
} cvmx_npei_int_enb2_t;
/**
* cvmx_npei_int_info
*
* NPEI_INT_INFO = NPI Interrupt Information
*
* Contains information about some of the interrupt condition that can occur in the NPEI_INTERRUPT_SUM register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_int_info_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t pidbof : 6; /**< Field set when the NPEI_INTERRUPT_SUM[PIDBOF] bit
is set. This field when set will not change again
unitl NPEI_INTERRUPT_SUM[PIDBOF] is cleared. */
uint64_t psldbof : 6; /**< Field set when the NPEI_INTERRUPT_SUM[PSLDBOF] bit
is set. This field when set will not change again
unitl NPEI_INTERRUPT_SUM[PSLDBOF] is cleared. */
#else
uint64_t psldbof : 6;
uint64_t pidbof : 6;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_npei_int_info_s cn52xx;
struct cvmx_npei_int_info_s cn56xx;
struct cvmx_npei_int_info_s cn56xxp1;
} cvmx_npei_int_info_t;
/**
* cvmx_npei_int_sum
*
* NPEI_INTERRUPT_SUM = NPI Interrupt Summary Register
*
* Set when an interrupt condition occurs, write '1' to clear.
*
* HACK: These used to exist, how are TO handled?
* <3> PO0_2SML R/W1C 0x0 0 The packet being sent out on Port0 is smaller $R NS
* than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field.
* <7> I0_RTOUT R/W1C 0x0 0 Port-0 had a read timeout while attempting to $R NS
* read instructions.
* <15> P0_RTOUT R/W1C 0x0 0 Port-0 had a read timeout while attempting to $R NS
* read packet data.
* <23> G0_RTOUT R/W1C 0x0 0 Port-0 had a read timeout while attempting to $R NS
* read a gather list.
* <31> P0_PTOUT R/W1C 0x0 0 Port-0 output had a read timeout on a DATA/INFO $R NS
* pair.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mio_inta : 1; /**< Interrupt from MIO. */
uint64_t reserved_62_62 : 1;
uint64_t int_a : 1; /**< Set when a bit in the NPEI_INT_A_SUM register and
the cooresponding bit in the NPEI_INT_A_ENB
register is set. */
uint64_t c1_ldwn : 1; /**< Reset request due to link1 down status. */
uint64_t c0_ldwn : 1; /**< Reset request due to link0 down status. */
uint64_t c1_exc : 1; /**< Set when the PESC1_DBG_INFO register has a bit
set and its cooresponding PESC1_DBG_INFO_EN bit
is set. */
uint64_t c0_exc : 1; /**< Set when the PESC0_DBG_INFO register has a bit
set and its cooresponding PESC0_DBG_INFO_EN bit
is set. */
uint64_t c1_up_wf : 1; /**< Received Unsupported P-TLP for filtered window
register. Core1. */
uint64_t c0_up_wf : 1; /**< Received Unsupported P-TLP for filtered window
register. Core0. */
uint64_t c1_un_wf : 1; /**< Received Unsupported N-TLP for filtered window
register. Core1. */
uint64_t c0_un_wf : 1; /**< Received Unsupported N-TLP for filtered window
register. Core0. */
uint64_t c1_un_bx : 1; /**< Received Unsupported N-TLP for unknown Bar.
Core 1. */
uint64_t c1_un_wi : 1; /**< Received Unsupported N-TLP for Window Register.
Core 1. */
uint64_t c1_un_b2 : 1; /**< Received Unsupported N-TLP for Bar2.
Core 1. */
uint64_t c1_un_b1 : 1; /**< Received Unsupported N-TLP for Bar1.
Core 1. */
uint64_t c1_un_b0 : 1; /**< Received Unsupported N-TLP for Bar0.
Core 1. */
uint64_t c1_up_bx : 1; /**< Received Unsupported P-TLP for unknown Bar.
Core 1. */
uint64_t c1_up_wi : 1; /**< Received Unsupported P-TLP for Window Register.
Core 1. */
uint64_t c1_up_b2 : 1; /**< Received Unsupported P-TLP for Bar2.
Core 1. */
uint64_t c1_up_b1 : 1; /**< Received Unsupported P-TLP for Bar1.
Core 1. */
uint64_t c1_up_b0 : 1; /**< Received Unsupported P-TLP for Bar0.
Core 1. */
uint64_t c0_un_bx : 1; /**< Received Unsupported N-TLP for unknown Bar.
Core 0. */
uint64_t c0_un_wi : 1; /**< Received Unsupported N-TLP for Window Register.
Core 0. */
uint64_t c0_un_b2 : 1; /**< Received Unsupported N-TLP for Bar2.
Core 0. */
uint64_t c0_un_b1 : 1; /**< Received Unsupported N-TLP for Bar1.
Core 0. */
uint64_t c0_un_b0 : 1; /**< Received Unsupported N-TLP for Bar0.
Core 0. */
uint64_t c0_up_bx : 1; /**< Received Unsupported P-TLP for unknown Bar.
Core 0. */
uint64_t c0_up_wi : 1; /**< Received Unsupported P-TLP for Window Register.
Core 0. */
uint64_t c0_up_b2 : 1; /**< Received Unsupported P-TLP for Bar2.
Core 0. */
uint64_t c0_up_b1 : 1; /**< Received Unsupported P-TLP for Bar1.
Core 0. */
uint64_t c0_up_b0 : 1; /**< Received Unsupported P-TLP for Bar0.
Core 0. */
uint64_t c1_hpint : 1; /**< Hot-Plug Interrupt.
Pcie Core 1 (hp_int).
This interrupt will only be generated when
PCIERC1_CFG034[DLLS_C] is generated. Hot plug is
not supported. */
uint64_t c1_pmei : 1; /**< PME Interrupt.
Pcie Core 1. (cfg_pme_int) */
uint64_t c1_wake : 1; /**< Wake up from Power Management Unit.
Pcie Core 1. (wake_n)
Octeon will never generate this interrupt. */
uint64_t crs1_dr : 1; /**< Had a CRS when Retries were disabled. */
uint64_t c1_se : 1; /**< System Error, RC Mode Only.
Pcie Core 1. (cfg_sys_err_rc) */
uint64_t crs1_er : 1; /**< Had a CRS Timeout when Retries were enabled. */
uint64_t c1_aeri : 1; /**< Advanced Error Reporting Interrupt, RC Mode Only.
Pcie Core 1. */
uint64_t c0_hpint : 1; /**< Hot-Plug Interrupt.
Pcie Core 0 (hp_int).
This interrupt will only be generated when
PCIERC0_CFG034[DLLS_C] is generated. Hot plug is
not supported. */
uint64_t c0_pmei : 1; /**< PME Interrupt.
Pcie Core 0. (cfg_pme_int) */
uint64_t c0_wake : 1; /**< Wake up from Power Management Unit.
Pcie Core 0. (wake_n)
Octeon will never generate this interrupt. */
uint64_t crs0_dr : 1; /**< Had a CRS when Retries were disabled. */
uint64_t c0_se : 1; /**< System Error, RC Mode Only.
Pcie Core 0. (cfg_sys_err_rc) */
uint64_t crs0_er : 1; /**< Had a CRS Timeout when Retries were enabled. */
uint64_t c0_aeri : 1; /**< Advanced Error Reporting Interrupt, RC Mode Only.
Pcie Core 0 (cfg_aer_rc_err_int). */
uint64_t ptime : 1; /**< Packet Timer has an interrupt. Which rings can
be found in NPEI_PKT_TIME_INT. */
uint64_t pcnt : 1; /**< Packet Counter has an interrupt. Which rings can
be found in NPEI_PKT_CNT_INT. */
uint64_t pidbof : 1; /**< Packet Instruction Doorbell count overflowed. Which
doorbell can be found in NPEI_INT_INFO[PIDBOF] */
uint64_t psldbof : 1; /**< Packet Scatterlist Doorbell count overflowed. Which
doorbell can be found in NPEI_INT_INFO[PSLDBOF] */
uint64_t dtime1 : 1; /**< Whenever NPEI_DMA_CNTS[DMA1] is not 0, the
DMA_CNT1 timer increments every core clock. When
DMA_CNT1 timer exceeds NPEI_DMA1_INT_LEVEL[TIME],
this bit is set. Writing a '1' to this bit also
clears the DMA_CNT1 timer. */
uint64_t dtime0 : 1; /**< Whenever NPEI_DMA_CNTS[DMA0] is not 0, the
DMA_CNT0 timer increments every core clock. When
DMA_CNT0 timer exceeds NPEI_DMA0_INT_LEVEL[TIME],
this bit is set. Writing a '1' to this bit also
clears the DMA_CNT0 timer. */
uint64_t dcnt1 : 1; /**< This bit indicates that NPEI_DMA_CNTS[DMA1] was/is
greater than NPEI_DMA1_INT_LEVEL[CNT]. */
uint64_t dcnt0 : 1; /**< This bit indicates that NPEI_DMA_CNTS[DMA0] was/is
greater than NPEI_DMA0_INT_LEVEL[CNT]. */
uint64_t dma1fi : 1; /**< DMA0 set Forced Interrupt. */
uint64_t dma0fi : 1; /**< DMA0 set Forced Interrupt. */
uint64_t dma4dbo : 1; /**< DMA4 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma3dbo : 1; /**< DMA3 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma2dbo : 1; /**< DMA2 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma1dbo : 1; /**< DMA1 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma0dbo : 1; /**< DMA0 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t iob2big : 1; /**< A requested IOBDMA is to large. */
uint64_t bar0_to : 1; /**< BAR0 R/W to a NCB device did not receive
read-data/commit in 0xffff core clocks. */
uint64_t rml_wto : 1; /**< RML write did not get commit in 0xffff core clocks. */
uint64_t rml_rto : 1; /**< RML read did not return data in 0xffff core clocks. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t dma4dbo : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t psldbof : 1;
uint64_t pidbof : 1;
uint64_t pcnt : 1;
uint64_t ptime : 1;
uint64_t c0_aeri : 1;
uint64_t crs0_er : 1;
uint64_t c0_se : 1;
uint64_t crs0_dr : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t crs1_er : 1;
uint64_t c1_se : 1;
uint64_t crs1_dr : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t int_a : 1;
uint64_t reserved_62_62 : 1;
uint64_t mio_inta : 1;
#endif
} s;
struct cvmx_npei_int_sum_s cn52xx;
struct cvmx_npei_int_sum_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mio_inta : 1; /**< Interrupt from MIO. */
uint64_t reserved_62_62 : 1;
uint64_t int_a : 1; /**< Set when a bit in the NPEI_INT_A_SUM register and
the cooresponding bit in the NPEI_INT_A_ENB
register is set. */
uint64_t c1_ldwn : 1; /**< Reset request due to link1 down status. */
uint64_t c0_ldwn : 1; /**< Reset request due to link0 down status. */
uint64_t c1_exc : 1; /**< Set when the PESC1_DBG_INFO register has a bit
set and its cooresponding PESC1_DBG_INFO_EN bit
is set. */
uint64_t c0_exc : 1; /**< Set when the PESC0_DBG_INFO register has a bit
set and its cooresponding PESC0_DBG_INFO_EN bit
is set. */
uint64_t c1_up_wf : 1; /**< Received Unsupported P-TLP for filtered window
register. Core1. */
uint64_t c0_up_wf : 1; /**< Received Unsupported P-TLP for filtered window
register. Core0. */
uint64_t c1_un_wf : 1; /**< Received Unsupported N-TLP for filtered window
register. Core1. */
uint64_t c0_un_wf : 1; /**< Received Unsupported N-TLP for filtered window
register. Core0. */
uint64_t c1_un_bx : 1; /**< Received Unsupported N-TLP for unknown Bar.
Core 1. */
uint64_t c1_un_wi : 1; /**< Received Unsupported N-TLP for Window Register.
Core 1. */
uint64_t c1_un_b2 : 1; /**< Received Unsupported N-TLP for Bar2.
Core 1. */
uint64_t c1_un_b1 : 1; /**< Received Unsupported N-TLP for Bar1.
Core 1. */
uint64_t c1_un_b0 : 1; /**< Received Unsupported N-TLP for Bar0.
Core 1. */
uint64_t c1_up_bx : 1; /**< Received Unsupported P-TLP for unknown Bar.
Core 1. */
uint64_t c1_up_wi : 1; /**< Received Unsupported P-TLP for Window Register.
Core 1. */
uint64_t c1_up_b2 : 1; /**< Received Unsupported P-TLP for Bar2.
Core 1. */
uint64_t c1_up_b1 : 1; /**< Received Unsupported P-TLP for Bar1.
Core 1. */
uint64_t c1_up_b0 : 1; /**< Received Unsupported P-TLP for Bar0.
Core 1. */
uint64_t c0_un_bx : 1; /**< Received Unsupported N-TLP for unknown Bar.
Core 0. */
uint64_t c0_un_wi : 1; /**< Received Unsupported N-TLP for Window Register.
Core 0. */
uint64_t c0_un_b2 : 1; /**< Received Unsupported N-TLP for Bar2.
Core 0. */
uint64_t c0_un_b1 : 1; /**< Received Unsupported N-TLP for Bar1.
Core 0. */
uint64_t c0_un_b0 : 1; /**< Received Unsupported N-TLP for Bar0.
Core 0. */
uint64_t c0_up_bx : 1; /**< Received Unsupported P-TLP for unknown Bar.
Core 0. */
uint64_t c0_up_wi : 1; /**< Received Unsupported P-TLP for Window Register.
Core 0. */
uint64_t c0_up_b2 : 1; /**< Received Unsupported P-TLP for Bar2.
Core 0. */
uint64_t c0_up_b1 : 1; /**< Received Unsupported P-TLP for Bar1.
Core 0. */
uint64_t c0_up_b0 : 1; /**< Received Unsupported P-TLP for Bar0.
Core 0. */
uint64_t c1_hpint : 1; /**< Hot-Plug Interrupt.
Pcie Core 1 (hp_int).
This interrupt will only be generated when
PCIERC1_CFG034[DLLS_C] is generated. Hot plug is
not supported. */
uint64_t c1_pmei : 1; /**< PME Interrupt.
Pcie Core 1. (cfg_pme_int) */
uint64_t c1_wake : 1; /**< Wake up from Power Management Unit.
Pcie Core 1. (wake_n)
Octeon will never generate this interrupt. */
uint64_t crs1_dr : 1; /**< Had a CRS when Retries were disabled. */
uint64_t c1_se : 1; /**< System Error, RC Mode Only.
Pcie Core 1. (cfg_sys_err_rc) */
uint64_t crs1_er : 1; /**< Had a CRS Timeout when Retries were enabled. */
uint64_t c1_aeri : 1; /**< Advanced Error Reporting Interrupt, RC Mode Only.
Pcie Core 1. */
uint64_t c0_hpint : 1; /**< Hot-Plug Interrupt.
Pcie Core 0 (hp_int).
This interrupt will only be generated when
PCIERC0_CFG034[DLLS_C] is generated. Hot plug is
not supported. */
uint64_t c0_pmei : 1; /**< PME Interrupt.
Pcie Core 0. (cfg_pme_int) */
uint64_t c0_wake : 1; /**< Wake up from Power Management Unit.
Pcie Core 0. (wake_n)
Octeon will never generate this interrupt. */
uint64_t crs0_dr : 1; /**< Had a CRS when Retries were disabled. */
uint64_t c0_se : 1; /**< System Error, RC Mode Only.
Pcie Core 0. (cfg_sys_err_rc) */
uint64_t crs0_er : 1; /**< Had a CRS Timeout when Retries were enabled. */
uint64_t c0_aeri : 1; /**< Advanced Error Reporting Interrupt, RC Mode Only.
Pcie Core 0 (cfg_aer_rc_err_int). */
uint64_t reserved_15_18 : 4;
uint64_t dtime1 : 1; /**< Whenever NPEI_DMA_CNTS[DMA1] is not 0, the
DMA_CNT1 timer increments every core clock. When
DMA_CNT1 timer exceeds NPEI_DMA1_INT_LEVEL[TIME],
this bit is set. Writing a '1' to this bit also
clears the DMA_CNT1 timer. */
uint64_t dtime0 : 1; /**< Whenever NPEI_DMA_CNTS[DMA0] is not 0, the
DMA_CNT0 timer increments every core clock. When
DMA_CNT0 timer exceeds NPEI_DMA0_INT_LEVEL[TIME],
this bit is set. Writing a '1' to this bit also
clears the DMA_CNT0 timer. */
uint64_t dcnt1 : 1; /**< This bit indicates that NPEI_DMA_CNTS[DMA1] was/is
greater than NPEI_DMA1_INT_LEVEL[CNT]. */
uint64_t dcnt0 : 1; /**< This bit indicates that NPEI_DMA_CNTS[DMA0] was/is
greater than NPEI_DMA0_INT_LEVEL[CNT]. */
uint64_t dma1fi : 1; /**< DMA0 set Forced Interrupt. */
uint64_t dma0fi : 1; /**< DMA0 set Forced Interrupt. */
uint64_t reserved_8_8 : 1;
uint64_t dma3dbo : 1; /**< DMA3 doorbell count overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma2dbo : 1; /**< DMA2 doorbell count overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma1dbo : 1; /**< DMA1 doorbell count overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma0dbo : 1; /**< DMA0 doorbell count overflow.
Bit[32] of the doorbell count was set. */
uint64_t iob2big : 1; /**< A requested IOBDMA is to large. */
uint64_t bar0_to : 1; /**< BAR0 R/W to a NCB device did not receive
read-data/commit in 0xffff core clocks. */
uint64_t rml_wto : 1; /**< RML write did not get commit in 0xffff core clocks. */
uint64_t rml_rto : 1; /**< RML read did not return data in 0xffff core clocks. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t reserved_8_8 : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t reserved_15_18 : 4;
uint64_t c0_aeri : 1;
uint64_t crs0_er : 1;
uint64_t c0_se : 1;
uint64_t crs0_dr : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t crs1_er : 1;
uint64_t c1_se : 1;
uint64_t crs1_dr : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t int_a : 1;
uint64_t reserved_62_62 : 1;
uint64_t mio_inta : 1;
#endif
} cn52xxp1;
struct cvmx_npei_int_sum_s cn56xx;
struct cvmx_npei_int_sum_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mio_inta : 1; /**< Interrupt from MIO. */
uint64_t reserved_61_62 : 2;
uint64_t c1_ldwn : 1; /**< Reset request due to link1 down status. */
uint64_t c0_ldwn : 1; /**< Reset request due to link0 down status. */
uint64_t c1_exc : 1; /**< Set when the PESC1_DBG_INFO register has a bit
set and its cooresponding PESC1_DBG_INFO_EN bit
is set. */
uint64_t c0_exc : 1; /**< Set when the PESC0_DBG_INFO register has a bit
set and its cooresponding PESC0_DBG_INFO_EN bit
is set. */
uint64_t c1_up_wf : 1; /**< Received Unsupported P-TLP for filtered window
register. Core1. */
uint64_t c0_up_wf : 1; /**< Received Unsupported P-TLP for filtered window
register. Core0. */
uint64_t c1_un_wf : 1; /**< Received Unsupported N-TLP for filtered window
register. Core1. */
uint64_t c0_un_wf : 1; /**< Received Unsupported N-TLP for filtered window
register. Core0. */
uint64_t c1_un_bx : 1; /**< Received Unsupported N-TLP for unknown Bar.
Core 1. */
uint64_t c1_un_wi : 1; /**< Received Unsupported N-TLP for Window Register.
Core 1. */
uint64_t c1_un_b2 : 1; /**< Received Unsupported N-TLP for Bar2.
Core 1. */
uint64_t c1_un_b1 : 1; /**< Received Unsupported N-TLP for Bar1.
Core 1. */
uint64_t c1_un_b0 : 1; /**< Received Unsupported N-TLP for Bar0.
Core 1. */
uint64_t c1_up_bx : 1; /**< Received Unsupported P-TLP for unknown Bar.
Core 1. */
uint64_t c1_up_wi : 1; /**< Received Unsupported P-TLP for Window Register.
Core 1. */
uint64_t c1_up_b2 : 1; /**< Received Unsupported P-TLP for Bar2.
Core 1. */
uint64_t c1_up_b1 : 1; /**< Received Unsupported P-TLP for Bar1.
Core 1. */
uint64_t c1_up_b0 : 1; /**< Received Unsupported P-TLP for Bar0.
Core 1. */
uint64_t c0_un_bx : 1; /**< Received Unsupported N-TLP for unknown Bar.
Core 0. */
uint64_t c0_un_wi : 1; /**< Received Unsupported N-TLP for Window Register.
Core 0. */
uint64_t c0_un_b2 : 1; /**< Received Unsupported N-TLP for Bar2.
Core 0. */
uint64_t c0_un_b1 : 1; /**< Received Unsupported N-TLP for Bar1.
Core 0. */
uint64_t c0_un_b0 : 1; /**< Received Unsupported N-TLP for Bar0.
Core 0. */
uint64_t c0_up_bx : 1; /**< Received Unsupported P-TLP for unknown Bar.
Core 0. */
uint64_t c0_up_wi : 1; /**< Received Unsupported P-TLP for Window Register.
Core 0. */
uint64_t c0_up_b2 : 1; /**< Received Unsupported P-TLP for Bar2.
Core 0. */
uint64_t c0_up_b1 : 1; /**< Received Unsupported P-TLP for Bar1.
Core 0. */
uint64_t c0_up_b0 : 1; /**< Received Unsupported P-TLP for Bar0.
Core 0. */
uint64_t c1_hpint : 1; /**< Hot-Plug Interrupt.
Pcie Core 1 (hp_int).
This interrupt will only be generated when
PCIERC1_CFG034[DLLS_C] is generated. Hot plug is
not supported. */
uint64_t c1_pmei : 1; /**< PME Interrupt.
Pcie Core 1. (cfg_pme_int) */
uint64_t c1_wake : 1; /**< Wake up from Power Management Unit.
Pcie Core 1. (wake_n)
Octeon will never generate this interrupt. */
uint64_t reserved_29_29 : 1;
uint64_t c1_se : 1; /**< System Error, RC Mode Only.
Pcie Core 1. (cfg_sys_err_rc) */
uint64_t reserved_27_27 : 1;
uint64_t c1_aeri : 1; /**< Advanced Error Reporting Interrupt, RC Mode Only.
Pcie Core 1. */
uint64_t c0_hpint : 1; /**< Hot-Plug Interrupt.
Pcie Core 0 (hp_int).
This interrupt will only be generated when
PCIERC0_CFG034[DLLS_C] is generated. Hot plug is
not supported. */
uint64_t c0_pmei : 1; /**< PME Interrupt.
Pcie Core 0. (cfg_pme_int) */
uint64_t c0_wake : 1; /**< Wake up from Power Management Unit.
Pcie Core 0. (wake_n)
Octeon will never generate this interrupt. */
uint64_t reserved_22_22 : 1;
uint64_t c0_se : 1; /**< System Error, RC Mode Only.
Pcie Core 0. (cfg_sys_err_rc) */
uint64_t reserved_20_20 : 1;
uint64_t c0_aeri : 1; /**< Advanced Error Reporting Interrupt, RC Mode Only.
Pcie Core 0 (cfg_aer_rc_err_int). */
uint64_t reserved_15_18 : 4;
uint64_t dtime1 : 1; /**< Whenever NPEI_DMA_CNTS[DMA1] is not 0, the
DMA_CNT1 timer increments every core clock. When
DMA_CNT1 timer exceeds NPEI_DMA1_INT_LEVEL[TIME],
this bit is set. Writing a '1' to this bit also
clears the DMA_CNT1 timer. */
uint64_t dtime0 : 1; /**< Whenever NPEI_DMA_CNTS[DMA0] is not 0, the
DMA_CNT0 timer increments every core clock. When
DMA_CNT0 timer exceeds NPEI_DMA0_INT_LEVEL[TIME],
this bit is set. Writing a '1' to this bit also
clears the DMA_CNT0 timer. */
uint64_t dcnt1 : 1; /**< This bit indicates that NPEI_DMA_CNTS[DMA1] was/is
greater than NPEI_DMA1_INT_LEVEL[CNT]. */
uint64_t dcnt0 : 1; /**< This bit indicates that NPEI_DMA_CNTS[DMA0] was/is
greater than NPEI_DMA0_INT_LEVEL[CNT]. */
uint64_t dma1fi : 1; /**< DMA0 set Forced Interrupt. */
uint64_t dma0fi : 1; /**< DMA0 set Forced Interrupt. */
uint64_t dma4dbo : 1; /**< DMA4 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma3dbo : 1; /**< DMA3 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma2dbo : 1; /**< DMA2 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma1dbo : 1; /**< DMA1 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t dma0dbo : 1; /**< DMA0 doorbell overflow.
Bit[32] of the doorbell count was set. */
uint64_t iob2big : 1; /**< A requested IOBDMA is to large. */
uint64_t bar0_to : 1; /**< BAR0 R/W to a NCB device did not receive
read-data/commit in 0xffff core clocks. */
uint64_t rml_wto : 1; /**< RML write did not get commit in 0xffff core clocks. */
uint64_t rml_rto : 1; /**< RML read did not return data in 0xffff core clocks. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t dma4dbo : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t reserved_15_18 : 4;
uint64_t c0_aeri : 1;
uint64_t reserved_20_20 : 1;
uint64_t c0_se : 1;
uint64_t reserved_22_22 : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t reserved_27_27 : 1;
uint64_t c1_se : 1;
uint64_t reserved_29_29 : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t reserved_61_62 : 2;
uint64_t mio_inta : 1;
#endif
} cn56xxp1;
} cvmx_npei_int_sum_t;
/**
* cvmx_npei_int_sum2
*
* NPEI_INTERRUPT_SUM2 = NPI Interrupt Summary2 Register
*
* This is a read only copy of the NPEI_INTERRUPT_SUM register with bit variances.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_int_sum2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mio_inta : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t reserved_62_62 : 1;
uint64_t int_a : 1; /**< Set when a bit in the NPEI_INT_A_SUM register and
the cooresponding bit in the NPEI_INT_A_ENB2
register is set. */
uint64_t c1_ldwn : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_ldwn : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_exc : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_exc : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_up_wf : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_up_wf : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_un_wf : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_un_wf : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_un_bx : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_un_wi : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_un_b2 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_un_b1 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_un_b0 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_up_bx : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_up_wi : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_up_b2 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_up_b1 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_up_b0 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_un_bx : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_un_wi : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_un_b2 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_un_b1 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_un_b0 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_up_bx : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_up_wi : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_up_b2 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_up_b1 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_up_b0 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_hpint : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_pmei : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_wake : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t crs1_dr : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_se : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t crs1_er : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c1_aeri : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_hpint : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_pmei : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_wake : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t crs0_dr : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_se : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t crs0_er : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t c0_aeri : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t reserved_15_18 : 4;
uint64_t dtime1 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t dtime0 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t dcnt1 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t dcnt0 : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t dma1fi : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t dma0fi : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t reserved_8_8 : 1;
uint64_t dma3dbo : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t dma2dbo : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t dma1dbo : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t dma0dbo : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t iob2big : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t bar0_to : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t rml_wto : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
uint64_t rml_rto : 1; /**< Equal to the cooresponding bit if the
NPEI_INT_SUM register. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t bar0_to : 1;
uint64_t iob2big : 1;
uint64_t dma0dbo : 1;
uint64_t dma1dbo : 1;
uint64_t dma2dbo : 1;
uint64_t dma3dbo : 1;
uint64_t reserved_8_8 : 1;
uint64_t dma0fi : 1;
uint64_t dma1fi : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t reserved_15_18 : 4;
uint64_t c0_aeri : 1;
uint64_t crs0_er : 1;
uint64_t c0_se : 1;
uint64_t crs0_dr : 1;
uint64_t c0_wake : 1;
uint64_t c0_pmei : 1;
uint64_t c0_hpint : 1;
uint64_t c1_aeri : 1;
uint64_t crs1_er : 1;
uint64_t c1_se : 1;
uint64_t crs1_dr : 1;
uint64_t c1_wake : 1;
uint64_t c1_pmei : 1;
uint64_t c1_hpint : 1;
uint64_t c0_up_b0 : 1;
uint64_t c0_up_b1 : 1;
uint64_t c0_up_b2 : 1;
uint64_t c0_up_wi : 1;
uint64_t c0_up_bx : 1;
uint64_t c0_un_b0 : 1;
uint64_t c0_un_b1 : 1;
uint64_t c0_un_b2 : 1;
uint64_t c0_un_wi : 1;
uint64_t c0_un_bx : 1;
uint64_t c1_up_b0 : 1;
uint64_t c1_up_b1 : 1;
uint64_t c1_up_b2 : 1;
uint64_t c1_up_wi : 1;
uint64_t c1_up_bx : 1;
uint64_t c1_un_b0 : 1;
uint64_t c1_un_b1 : 1;
uint64_t c1_un_b2 : 1;
uint64_t c1_un_wi : 1;
uint64_t c1_un_bx : 1;
uint64_t c0_un_wf : 1;
uint64_t c1_un_wf : 1;
uint64_t c0_up_wf : 1;
uint64_t c1_up_wf : 1;
uint64_t c0_exc : 1;
uint64_t c1_exc : 1;
uint64_t c0_ldwn : 1;
uint64_t c1_ldwn : 1;
uint64_t int_a : 1;
uint64_t reserved_62_62 : 1;
uint64_t mio_inta : 1;
#endif
} s;
struct cvmx_npei_int_sum2_s cn52xx;
struct cvmx_npei_int_sum2_s cn52xxp1;
struct cvmx_npei_int_sum2_s cn56xx;
} cvmx_npei_int_sum2_t;
/**
* cvmx_npei_last_win_rdata0
*
* NPEI_LAST_WIN_RDATA0 = NPEI Last Window Read Data Port0
*
* The data from the last initiated window read.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_last_win_rdata0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Last window read data. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_npei_last_win_rdata0_s cn52xx;
struct cvmx_npei_last_win_rdata0_s cn52xxp1;
struct cvmx_npei_last_win_rdata0_s cn56xx;
struct cvmx_npei_last_win_rdata0_s cn56xxp1;
} cvmx_npei_last_win_rdata0_t;
/**
* cvmx_npei_last_win_rdata1
*
* NPEI_LAST_WIN_RDATA1 = NPEI Last Window Read Data Port1
*
* The data from the last initiated window read.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_last_win_rdata1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Last window read data. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_npei_last_win_rdata1_s cn52xx;
struct cvmx_npei_last_win_rdata1_s cn52xxp1;
struct cvmx_npei_last_win_rdata1_s cn56xx;
struct cvmx_npei_last_win_rdata1_s cn56xxp1;
} cvmx_npei_last_win_rdata1_t;
/**
* cvmx_npei_mem_access_ctl
*
* NPEI_MEM_ACCESS_CTL = NPEI's Memory Access Control
*
* Contains control for access to the PCIe address space.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_mem_access_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t max_word : 4; /**< The maximum number of words to merge into a single
write operation from the PPs to the PCIe. Legal
values are 1 to 16, where a '0' is treated as 16. */
uint64_t timer : 10; /**< When the NPEI starts a PP to PCIe write it waits
no longer than the value of TIMER in eclks to
merge additional writes from the PPs into 1
large write. The values for this field is 1 to
1024 where a value of '0' is treated as 1024. */
#else
uint64_t timer : 10;
uint64_t max_word : 4;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_npei_mem_access_ctl_s cn52xx;
struct cvmx_npei_mem_access_ctl_s cn52xxp1;
struct cvmx_npei_mem_access_ctl_s cn56xx;
struct cvmx_npei_mem_access_ctl_s cn56xxp1;
} cvmx_npei_mem_access_ctl_t;
/**
* cvmx_npei_mem_access_subid#
*
* NPEI_MEM_ACCESS_SUBIDX = NPEI Memory Access SubidX Register
*
* Contains address index and control bits for access to memory from Core PPs.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_mem_access_subidx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_42_63 : 22;
uint64_t zero : 1; /**< Causes all byte reads to be zero length reads.
Returns to the EXEC a zero for all read data. */
uint64_t port : 2; /**< Port the request is sent to. */
uint64_t nmerge : 1; /**< No merging is allowed in this window. */
uint64_t esr : 2; /**< Endian-swap for Reads. */
uint64_t esw : 2; /**< Endian-swap for Writes. */
uint64_t nsr : 1; /**< No Snoop for Reads. */
uint64_t nsw : 1; /**< No Snoop for Writes. */
uint64_t ror : 1; /**< Relaxed Ordering for Reads. */
uint64_t row : 1; /**< Relaxed Ordering for Writes. */
uint64_t ba : 30; /**< PCIe Adddress Bits <63:34>. */
#else
uint64_t ba : 30;
uint64_t row : 1;
uint64_t ror : 1;
uint64_t nsw : 1;
uint64_t nsr : 1;
uint64_t esw : 2;
uint64_t esr : 2;
uint64_t nmerge : 1;
uint64_t port : 2;
uint64_t zero : 1;
uint64_t reserved_42_63 : 22;
#endif
} s;
struct cvmx_npei_mem_access_subidx_s cn52xx;
struct cvmx_npei_mem_access_subidx_s cn52xxp1;
struct cvmx_npei_mem_access_subidx_s cn56xx;
struct cvmx_npei_mem_access_subidx_s cn56xxp1;
} cvmx_npei_mem_access_subidx_t;
/**
* cvmx_npei_msi_enb0
*
* NPEI_MSI_ENB0 = NPEI MSI Enable0
*
* Used to enable the interrupt generation for the bits in the NPEI_MSI_RCV0.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_enb0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t enb : 64; /**< Enables bit [63:0] of NPEI_MSI_RCV0. */
#else
uint64_t enb : 64;
#endif
} s;
struct cvmx_npei_msi_enb0_s cn52xx;
struct cvmx_npei_msi_enb0_s cn52xxp1;
struct cvmx_npei_msi_enb0_s cn56xx;
struct cvmx_npei_msi_enb0_s cn56xxp1;
} cvmx_npei_msi_enb0_t;
/**
* cvmx_npei_msi_enb1
*
* NPEI_MSI_ENB1 = NPEI MSI Enable1
*
* Used to enable the interrupt generation for the bits in the NPEI_MSI_RCV1.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_enb1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t enb : 64; /**< Enables bit [63:0] of NPEI_MSI_RCV1. */
#else
uint64_t enb : 64;
#endif
} s;
struct cvmx_npei_msi_enb1_s cn52xx;
struct cvmx_npei_msi_enb1_s cn52xxp1;
struct cvmx_npei_msi_enb1_s cn56xx;
struct cvmx_npei_msi_enb1_s cn56xxp1;
} cvmx_npei_msi_enb1_t;
/**
* cvmx_npei_msi_enb2
*
* NPEI_MSI_ENB2 = NPEI MSI Enable2
*
* Used to enable the interrupt generation for the bits in the NPEI_MSI_RCV2.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_enb2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t enb : 64; /**< Enables bit [63:0] of NPEI_MSI_RCV2. */
#else
uint64_t enb : 64;
#endif
} s;
struct cvmx_npei_msi_enb2_s cn52xx;
struct cvmx_npei_msi_enb2_s cn52xxp1;
struct cvmx_npei_msi_enb2_s cn56xx;
struct cvmx_npei_msi_enb2_s cn56xxp1;
} cvmx_npei_msi_enb2_t;
/**
* cvmx_npei_msi_enb3
*
* NPEI_MSI_ENB3 = NPEI MSI Enable3
*
* Used to enable the interrupt generation for the bits in the NPEI_MSI_RCV3.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_enb3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t enb : 64; /**< Enables bit [63:0] of NPEI_MSI_RCV3. */
#else
uint64_t enb : 64;
#endif
} s;
struct cvmx_npei_msi_enb3_s cn52xx;
struct cvmx_npei_msi_enb3_s cn52xxp1;
struct cvmx_npei_msi_enb3_s cn56xx;
struct cvmx_npei_msi_enb3_s cn56xxp1;
} cvmx_npei_msi_enb3_t;
/**
* cvmx_npei_msi_rcv0
*
* NPEI_MSI_RCV0 = NPEI MSI Receive0
*
* Contains bits [63:0] of the 256 bits oof MSI interrupts.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_rcv0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t intr : 64; /**< Bits 63-0 of the 256 bits of MSI interrupt. */
#else
uint64_t intr : 64;
#endif
} s;
struct cvmx_npei_msi_rcv0_s cn52xx;
struct cvmx_npei_msi_rcv0_s cn52xxp1;
struct cvmx_npei_msi_rcv0_s cn56xx;
struct cvmx_npei_msi_rcv0_s cn56xxp1;
} cvmx_npei_msi_rcv0_t;
/**
* cvmx_npei_msi_rcv1
*
* NPEI_MSI_RCV1 = NPEI MSI Receive1
*
* Contains bits [127:64] of the 256 bits oof MSI interrupts.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_rcv1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t intr : 64; /**< Bits 127-64 of the 256 bits of MSI interrupt. */
#else
uint64_t intr : 64;
#endif
} s;
struct cvmx_npei_msi_rcv1_s cn52xx;
struct cvmx_npei_msi_rcv1_s cn52xxp1;
struct cvmx_npei_msi_rcv1_s cn56xx;
struct cvmx_npei_msi_rcv1_s cn56xxp1;
} cvmx_npei_msi_rcv1_t;
/**
* cvmx_npei_msi_rcv2
*
* NPEI_MSI_RCV2 = NPEI MSI Receive2
*
* Contains bits [191:128] of the 256 bits oof MSI interrupts.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_rcv2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t intr : 64; /**< Bits 191-128 of the 256 bits of MSI interrupt. */
#else
uint64_t intr : 64;
#endif
} s;
struct cvmx_npei_msi_rcv2_s cn52xx;
struct cvmx_npei_msi_rcv2_s cn52xxp1;
struct cvmx_npei_msi_rcv2_s cn56xx;
struct cvmx_npei_msi_rcv2_s cn56xxp1;
} cvmx_npei_msi_rcv2_t;
/**
* cvmx_npei_msi_rcv3
*
* NPEI_MSI_RCV3 = NPEI MSI Receive3
*
* Contains bits [255:192] of the 256 bits oof MSI interrupts.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_rcv3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t intr : 64; /**< Bits 255-192 of the 256 bits of MSI interrupt. */
#else
uint64_t intr : 64;
#endif
} s;
struct cvmx_npei_msi_rcv3_s cn52xx;
struct cvmx_npei_msi_rcv3_s cn52xxp1;
struct cvmx_npei_msi_rcv3_s cn56xx;
struct cvmx_npei_msi_rcv3_s cn56xxp1;
} cvmx_npei_msi_rcv3_t;
/**
* cvmx_npei_msi_rd_map
*
* NPEI_MSI_RD_MAP = NPEI MSI Read MAP
*
* Used to read the mapping function of the NPEI_PCIE_MSI_RCV to NPEI_MSI_RCV registers.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_rd_map_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t rd_int : 8; /**< The value of the map at the location PREVIOUSLY
written to the MSI_INT field of this register. */
uint64_t msi_int : 8; /**< Selects the value that would be received when the
NPEI_PCIE_MSI_RCV register is written. */
#else
uint64_t msi_int : 8;
uint64_t rd_int : 8;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_npei_msi_rd_map_s cn52xx;
struct cvmx_npei_msi_rd_map_s cn52xxp1;
struct cvmx_npei_msi_rd_map_s cn56xx;
struct cvmx_npei_msi_rd_map_s cn56xxp1;
} cvmx_npei_msi_rd_map_t;
/**
* cvmx_npei_msi_w1c_enb0
*
* NPEI_MSI_W1C_ENB0 = NPEI MSI Write 1 To Clear Enable0
*
* Used to clear bits in NPEI_MSI_ENB0. This is a PASS2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_w1c_enb0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t clr : 64; /**< A write of '1' to a vector will clear the
cooresponding bit in NPEI_MSI_ENB0.
A read to this address will return 0. */
#else
uint64_t clr : 64;
#endif
} s;
struct cvmx_npei_msi_w1c_enb0_s cn52xx;
struct cvmx_npei_msi_w1c_enb0_s cn56xx;
} cvmx_npei_msi_w1c_enb0_t;
/**
* cvmx_npei_msi_w1c_enb1
*
* NPEI_MSI_W1C_ENB1 = NPEI MSI Write 1 To Clear Enable1
*
* Used to clear bits in NPEI_MSI_ENB1. This is a PASS2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_w1c_enb1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t clr : 64; /**< A write of '1' to a vector will clear the
cooresponding bit in NPEI_MSI_ENB1.
A read to this address will return 0. */
#else
uint64_t clr : 64;
#endif
} s;
struct cvmx_npei_msi_w1c_enb1_s cn52xx;
struct cvmx_npei_msi_w1c_enb1_s cn56xx;
} cvmx_npei_msi_w1c_enb1_t;
/**
* cvmx_npei_msi_w1c_enb2
*
* NPEI_MSI_W1C_ENB2 = NPEI MSI Write 1 To Clear Enable2
*
* Used to clear bits in NPEI_MSI_ENB2. This is a PASS2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_w1c_enb2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t clr : 64; /**< A write of '1' to a vector will clear the
cooresponding bit in NPEI_MSI_ENB2.
A read to this address will return 0. */
#else
uint64_t clr : 64;
#endif
} s;
struct cvmx_npei_msi_w1c_enb2_s cn52xx;
struct cvmx_npei_msi_w1c_enb2_s cn56xx;
} cvmx_npei_msi_w1c_enb2_t;
/**
* cvmx_npei_msi_w1c_enb3
*
* NPEI_MSI_W1C_ENB3 = NPEI MSI Write 1 To Clear Enable3
*
* Used to clear bits in NPEI_MSI_ENB3. This is a PASS2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_w1c_enb3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t clr : 64; /**< A write of '1' to a vector will clear the
cooresponding bit in NPEI_MSI_ENB3.
A read to this address will return 0. */
#else
uint64_t clr : 64;
#endif
} s;
struct cvmx_npei_msi_w1c_enb3_s cn52xx;
struct cvmx_npei_msi_w1c_enb3_s cn56xx;
} cvmx_npei_msi_w1c_enb3_t;
/**
* cvmx_npei_msi_w1s_enb0
*
* NPEI_MSI_W1S_ENB0 = NPEI MSI Write 1 To Set Enable0
*
* Used to set bits in NPEI_MSI_ENB0. This is a PASS2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_w1s_enb0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t set : 64; /**< A write of '1' to a vector will set the
cooresponding bit in NPEI_MSI_ENB0.
A read to this address will return 0. */
#else
uint64_t set : 64;
#endif
} s;
struct cvmx_npei_msi_w1s_enb0_s cn52xx;
struct cvmx_npei_msi_w1s_enb0_s cn56xx;
} cvmx_npei_msi_w1s_enb0_t;
/**
* cvmx_npei_msi_w1s_enb1
*
* NPEI_MSI_W1S_ENB0 = NPEI MSI Write 1 To Set Enable1
*
* Used to set bits in NPEI_MSI_ENB1. This is a PASS2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_w1s_enb1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t set : 64; /**< A write of '1' to a vector will set the
cooresponding bit in NPEI_MSI_ENB1.
A read to this address will return 0. */
#else
uint64_t set : 64;
#endif
} s;
struct cvmx_npei_msi_w1s_enb1_s cn52xx;
struct cvmx_npei_msi_w1s_enb1_s cn56xx;
} cvmx_npei_msi_w1s_enb1_t;
/**
* cvmx_npei_msi_w1s_enb2
*
* NPEI_MSI_W1S_ENB2 = NPEI MSI Write 1 To Set Enable2
*
* Used to set bits in NPEI_MSI_ENB2. This is a PASS2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_w1s_enb2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t set : 64; /**< A write of '1' to a vector will set the
cooresponding bit in NPEI_MSI_ENB2.
A read to this address will return 0. */
#else
uint64_t set : 64;
#endif
} s;
struct cvmx_npei_msi_w1s_enb2_s cn52xx;
struct cvmx_npei_msi_w1s_enb2_s cn56xx;
} cvmx_npei_msi_w1s_enb2_t;
/**
* cvmx_npei_msi_w1s_enb3
*
* NPEI_MSI_W1S_ENB3 = NPEI MSI Write 1 To Set Enable3
*
* Used to set bits in NPEI_MSI_ENB3. This is a PASS2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_w1s_enb3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t set : 64; /**< A write of '1' to a vector will set the
cooresponding bit in NPEI_MSI_ENB3.
A read to this address will return 0. */
#else
uint64_t set : 64;
#endif
} s;
struct cvmx_npei_msi_w1s_enb3_s cn52xx;
struct cvmx_npei_msi_w1s_enb3_s cn56xx;
} cvmx_npei_msi_w1s_enb3_t;
/**
* cvmx_npei_msi_wr_map
*
* NPEI_MSI_WR_MAP = NPEI MSI Write MAP
*
* Used to write the mapping function of the NPEI_PCIE_MSI_RCV to NPEI_MSI_RCV registers.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_msi_wr_map_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t ciu_int : 8; /**< Selects which bit in the NPEI_MSI_RCV# (0-255)
will be set when the value specified in the
MSI_INT of this register is recevied during a
write to the NPEI_PCIE_MSI_RCV register. */
uint64_t msi_int : 8; /**< Selects the value that would be received when the
NPEI_PCIE_MSI_RCV register is written. */
#else
uint64_t msi_int : 8;
uint64_t ciu_int : 8;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_npei_msi_wr_map_s cn52xx;
struct cvmx_npei_msi_wr_map_s cn52xxp1;
struct cvmx_npei_msi_wr_map_s cn56xx;
struct cvmx_npei_msi_wr_map_s cn56xxp1;
} cvmx_npei_msi_wr_map_t;
/**
* cvmx_npei_pcie_credit_cnt
*
* NPEI_PCIE_CREDIT_CNT = NPEI PCIE Credit Count
*
* Contains the number of credits for the pcie port FIFOs used by the NPEI. This value needs to be set BEFORE PCIe traffic
* flow from NPEI to PCIE Ports starts. A write to this register will cause the credit counts in the NPEI for the two
* PCIE ports to be reset to the value in this register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pcie_credit_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t p1_ccnt : 8; /**< Port1 C-TLP FIFO Credits.
Legal values are 0x25 to 0x80. */
uint64_t p1_ncnt : 8; /**< Port1 N-TLP FIFO Credits.
Legal values are 0x5 to 0x10. */
uint64_t p1_pcnt : 8; /**< Port1 P-TLP FIFO Credits.
Legal values are 0x25 to 0x80. */
uint64_t p0_ccnt : 8; /**< Port0 C-TLP FIFO Credits.
Legal values are 0x25 to 0x80. */
uint64_t p0_ncnt : 8; /**< Port0 N-TLP FIFO Credits.
Legal values are 0x5 to 0x10. */
uint64_t p0_pcnt : 8; /**< Port0 P-TLP FIFO Credits.
Legal values are 0x25 to 0x80. */
#else
uint64_t p0_pcnt : 8;
uint64_t p0_ncnt : 8;
uint64_t p0_ccnt : 8;
uint64_t p1_pcnt : 8;
uint64_t p1_ncnt : 8;
uint64_t p1_ccnt : 8;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_npei_pcie_credit_cnt_s cn52xx;
struct cvmx_npei_pcie_credit_cnt_s cn56xx;
} cvmx_npei_pcie_credit_cnt_t;
/**
* cvmx_npei_pcie_msi_rcv
*
* NPEI_PCIE_MSI_RCV = NPEI PCIe MSI Receive
*
* Register where MSI writes are directed from the PCIe.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pcie_msi_rcv_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t intr : 8; /**< A write to this register will result in a bit in
one of the NPEI_MSI_RCV# registers being set.
Which bit is set is dependent on the previously
written using the NPEI_MSI_WR_MAP register or if
not previously written the reset value of the MAP. */
#else
uint64_t intr : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_npei_pcie_msi_rcv_s cn52xx;
struct cvmx_npei_pcie_msi_rcv_s cn52xxp1;
struct cvmx_npei_pcie_msi_rcv_s cn56xx;
struct cvmx_npei_pcie_msi_rcv_s cn56xxp1;
} cvmx_npei_pcie_msi_rcv_t;
/**
* cvmx_npei_pcie_msi_rcv_b1
*
* NPEI_PCIE_MSI_RCV_B1 = NPEI PCIe MSI Receive Byte 1
*
* Register where MSI writes are directed from the PCIe.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pcie_msi_rcv_b1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t intr : 8; /**< A write to this register will result in a bit in
one of the NPEI_MSI_RCV# registers being set.
Which bit is set is dependent on the previously
written using the NPEI_MSI_WR_MAP register or if
not previously written the reset value of the MAP. */
uint64_t reserved_0_7 : 8;
#else
uint64_t reserved_0_7 : 8;
uint64_t intr : 8;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_npei_pcie_msi_rcv_b1_s cn52xx;
struct cvmx_npei_pcie_msi_rcv_b1_s cn52xxp1;
struct cvmx_npei_pcie_msi_rcv_b1_s cn56xx;
struct cvmx_npei_pcie_msi_rcv_b1_s cn56xxp1;
} cvmx_npei_pcie_msi_rcv_b1_t;
/**
* cvmx_npei_pcie_msi_rcv_b2
*
* NPEI_PCIE_MSI_RCV_B2 = NPEI PCIe MSI Receive Byte 2
*
* Register where MSI writes are directed from the PCIe.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pcie_msi_rcv_b2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t intr : 8; /**< A write to this register will result in a bit in
one of the NPEI_MSI_RCV# registers being set.
Which bit is set is dependent on the previously
written using the NPEI_MSI_WR_MAP register or if
not previously written the reset value of the MAP. */
uint64_t reserved_0_15 : 16;
#else
uint64_t reserved_0_15 : 16;
uint64_t intr : 8;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_npei_pcie_msi_rcv_b2_s cn52xx;
struct cvmx_npei_pcie_msi_rcv_b2_s cn52xxp1;
struct cvmx_npei_pcie_msi_rcv_b2_s cn56xx;
struct cvmx_npei_pcie_msi_rcv_b2_s cn56xxp1;
} cvmx_npei_pcie_msi_rcv_b2_t;
/**
* cvmx_npei_pcie_msi_rcv_b3
*
* NPEI_PCIE_MSI_RCV_B3 = NPEI PCIe MSI Receive Byte 3
*
* Register where MSI writes are directed from the PCIe.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pcie_msi_rcv_b3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t intr : 8; /**< A write to this register will result in a bit in
one of the NPEI_MSI_RCV# registers being set.
Which bit is set is dependent on the previously
written using the NPEI_MSI_WR_MAP register or if
not previously written the reset value of the MAP. */
uint64_t reserved_0_23 : 24;
#else
uint64_t reserved_0_23 : 24;
uint64_t intr : 8;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pcie_msi_rcv_b3_s cn52xx;
struct cvmx_npei_pcie_msi_rcv_b3_s cn52xxp1;
struct cvmx_npei_pcie_msi_rcv_b3_s cn56xx;
struct cvmx_npei_pcie_msi_rcv_b3_s cn56xxp1;
} cvmx_npei_pcie_msi_rcv_b3_t;
/**
* cvmx_npei_pkt#_cnts
*
* NPEI_PKT[0..31]_CNTS = NPEI Packet ring# Counts
*
* The counters for output rings.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_cnts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_54_63 : 10;
uint64_t timer : 22; /**< Timer incremented every 1024 core clocks
when NPEI_PKTS#_CNTS[CNT] is non zero. Field
cleared when NPEI_PKTS#_CNTS[CNT] goes to 0.
Field is also cleared when NPEI_PKT_TIME_INT is
cleared.
The first increment of this count can occur
between 0 to 1023 core clocks. */
uint64_t cnt : 32; /**< ring counter. This field is incremented as
packets are sent out and decremented in response to
writes to this field.
When NPEI_PKT_OUT_BMODE is '0' a value of 1 is
added to the register for each packet, when '1'
and the info-pointer is NOT used the length of the
packet plus 8 is added, when '1' and info-pointer
mode IS used the packet length is added to this
field. */
#else
uint64_t cnt : 32;
uint64_t timer : 22;
uint64_t reserved_54_63 : 10;
#endif
} s;
struct cvmx_npei_pktx_cnts_s cn52xx;
struct cvmx_npei_pktx_cnts_s cn56xx;
} cvmx_npei_pktx_cnts_t;
/**
* cvmx_npei_pkt#_in_bp
*
* NPEI_PKT[0..31]_IN_BP = NPEI Packet ring# Input Backpressure
*
* The counters and thresholds for input packets to apply backpressure to processing of the packets.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_in_bp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t wmark : 32; /**< When CNT is greater than this threshold no more
packets will be processed for this ring.
When writing this field of the NPEI_PKT#_IN_BP
register, use a 4-byte write so as to not write
any other field of this register. */
uint64_t cnt : 32; /**< ring counter. This field is incremented by one
whenever OCTEON receives, buffers, and creates a
work queue entry for a packet that arrives by the
cooresponding input ring. A write to this field
will be subtracted from the field value.
When writing this field of the NPEI_PKT#_IN_BP
register, use a 4-byte write so as to not write
any other field of this register. */
#else
uint64_t cnt : 32;
uint64_t wmark : 32;
#endif
} s;
struct cvmx_npei_pktx_in_bp_s cn52xx;
struct cvmx_npei_pktx_in_bp_s cn56xx;
} cvmx_npei_pktx_in_bp_t;
/**
* cvmx_npei_pkt#_instr_baddr
*
* NPEI_PKT[0..31]_INSTR_BADDR = NPEI Packet ring# Instruction Base Address
*
* Start of Instruction for input packets.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_instr_baddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t addr : 61; /**< Base address for Instructions. */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t addr : 61;
#endif
} s;
struct cvmx_npei_pktx_instr_baddr_s cn52xx;
struct cvmx_npei_pktx_instr_baddr_s cn56xx;
} cvmx_npei_pktx_instr_baddr_t;
/**
* cvmx_npei_pkt#_instr_baoff_dbell
*
* NPEI_PKT[0..31]_INSTR_BAOFF_DBELL = NPEI Packet ring# Instruction Base Address Offset and Doorbell
*
* The doorbell and base address offset for next read.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_instr_baoff_dbell_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t aoff : 32; /**< The offset from the NPEI_PKT[0..31]_INSTR_BADDR
where the next instruction will be read. */
uint64_t dbell : 32; /**< Instruction doorbell count. Writes to this field
will increment the value here. Reads will return
present value. A write of 0xffffffff will set the
DBELL and AOFF fields to '0'. */
#else
uint64_t dbell : 32;
uint64_t aoff : 32;
#endif
} s;
struct cvmx_npei_pktx_instr_baoff_dbell_s cn52xx;
struct cvmx_npei_pktx_instr_baoff_dbell_s cn56xx;
} cvmx_npei_pktx_instr_baoff_dbell_t;
/**
* cvmx_npei_pkt#_instr_fifo_rsize
*
* NPEI_PKT[0..31]_INSTR_FIFO_RSIZE = NPEI Packet ring# Instruction FIFO and Ring Size.
*
* Fifo field and ring size for Instructions.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_instr_fifo_rsize_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t max : 9; /**< Max Fifo Size. */
uint64_t rrp : 9; /**< Fifo read pointer. */
uint64_t wrp : 9; /**< Fifo write pointer. */
uint64_t fcnt : 5; /**< Fifo count. */
uint64_t rsize : 32; /**< Instruction ring size. */
#else
uint64_t rsize : 32;
uint64_t fcnt : 5;
uint64_t wrp : 9;
uint64_t rrp : 9;
uint64_t max : 9;
#endif
} s;
struct cvmx_npei_pktx_instr_fifo_rsize_s cn52xx;
struct cvmx_npei_pktx_instr_fifo_rsize_s cn56xx;
} cvmx_npei_pktx_instr_fifo_rsize_t;
/**
* cvmx_npei_pkt#_instr_header
*
* NPEI_PKT[0..31]_INSTR_HEADER = NPEI Packet ring# Instruction Header.
*
* VAlues used to build input packet header.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_instr_header_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t pbp : 1; /**< Enable Packet-by-packet mode. */
uint64_t reserved_38_42 : 5;
uint64_t rparmode : 2; /**< Parse Mode. Used when packet is raw and PBP==0. */
uint64_t reserved_35_35 : 1;
uint64_t rskp_len : 7; /**< Skip Length. Used when packet is raw and PBP==0. */
uint64_t reserved_22_27 : 6;
uint64_t use_ihdr : 1; /**< When set '1' the instruction header will be sent
as part of the packet data, regardless of the
value of bit [63] of the instruction header.
USE_IHDR must be set whenever PBP is set. */
uint64_t reserved_16_20 : 5;
uint64_t par_mode : 2; /**< Parse Mode. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t reserved_13_13 : 1;
uint64_t skp_len : 7; /**< Skip Length. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t reserved_0_5 : 6;
#else
uint64_t reserved_0_5 : 6;
uint64_t skp_len : 7;
uint64_t reserved_13_13 : 1;
uint64_t par_mode : 2;
uint64_t reserved_16_20 : 5;
uint64_t use_ihdr : 1;
uint64_t reserved_22_27 : 6;
uint64_t rskp_len : 7;
uint64_t reserved_35_35 : 1;
uint64_t rparmode : 2;
uint64_t reserved_38_42 : 5;
uint64_t pbp : 1;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_npei_pktx_instr_header_s cn52xx;
struct cvmx_npei_pktx_instr_header_s cn56xx;
} cvmx_npei_pktx_instr_header_t;
/**
* cvmx_npei_pkt#_slist_baddr
*
* NPEI_PKT[0..31]_SLIST_BADDR = NPEI Packet ring# Scatter List Base Address
*
* Start of Scatter List for output packet pointers - MUST be 16 byte alligned
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_slist_baddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t addr : 60; /**< Base address for scatter list pointers. */
uint64_t reserved_0_3 : 4;
#else
uint64_t reserved_0_3 : 4;
uint64_t addr : 60;
#endif
} s;
struct cvmx_npei_pktx_slist_baddr_s cn52xx;
struct cvmx_npei_pktx_slist_baddr_s cn56xx;
} cvmx_npei_pktx_slist_baddr_t;
/**
* cvmx_npei_pkt#_slist_baoff_dbell
*
* NPEI_PKT[0..31]_SLIST_BAOFF_DBELL = NPEI Packet ring# Scatter List Base Address Offset and Doorbell
*
* The doorbell and base address offset for next read.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_slist_baoff_dbell_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t aoff : 32; /**< The offset from the NPEI_PKT[0..31]_SLIST_BADDR
where the next SList pointer will be read.
A write of 0xFFFFFFFF to the DBELL field will
clear DBELL and AOFF */
uint64_t dbell : 32; /**< Scatter list doorbell count. Writes to this field
will increment the value here. Reads will return
present value. The value of this field is
decremented as read operations are ISSUED for
scatter pointers.
A write of 0xFFFFFFFF will clear DBELL and AOFF */
#else
uint64_t dbell : 32;
uint64_t aoff : 32;
#endif
} s;
struct cvmx_npei_pktx_slist_baoff_dbell_s cn52xx;
struct cvmx_npei_pktx_slist_baoff_dbell_s cn56xx;
} cvmx_npei_pktx_slist_baoff_dbell_t;
/**
* cvmx_npei_pkt#_slist_fifo_rsize
*
* NPEI_PKT[0..31]_SLIST_FIFO_RSIZE = NPEI Packet ring# Scatter List FIFO and Ring Size.
*
* The number of scatter pointer pairs in the scatter list.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pktx_slist_fifo_rsize_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rsize : 32; /**< The number of scatter pointer pairs contained in
the scatter list ring. */
#else
uint64_t rsize : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pktx_slist_fifo_rsize_s cn52xx;
struct cvmx_npei_pktx_slist_fifo_rsize_s cn56xx;
} cvmx_npei_pktx_slist_fifo_rsize_t;
/**
* cvmx_npei_pkt_cnt_int
*
* NPEI_PKT_CNT_INT = NPI Packet Counter Interrupt
*
* The packets rings that are interrupting because of Packet Counters.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_cnt_int_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t port : 32; /**< Bit vector cooresponding to ring number is set when
NPEI_PKT#_CNTS[CNT] is greater
than NPEI_PKT_INT_LEVELS[CNT]. */
#else
uint64_t port : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_cnt_int_s cn52xx;
struct cvmx_npei_pkt_cnt_int_s cn56xx;
} cvmx_npei_pkt_cnt_int_t;
/**
* cvmx_npei_pkt_cnt_int_enb
*
* NPEI_PKT_CNT_INT_ENB = NPI Packet Counter Interrupt Enable
*
* Enable for the packets rings that are interrupting because of Packet Counters.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_cnt_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t port : 32; /**< Bit vector cooresponding to ring number when set
allows NPEI_PKT_CNT_INT to generate an interrupt. */
#else
uint64_t port : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_cnt_int_enb_s cn52xx;
struct cvmx_npei_pkt_cnt_int_enb_s cn56xx;
} cvmx_npei_pkt_cnt_int_enb_t;
/**
* cvmx_npei_pkt_data_out_es
*
* NPEI_PKT_DATA_OUT_ES = NPEI's Packet Data Out Endian Swap
*
* The Endian Swap for writing Data Out.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_data_out_es_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t es : 64; /**< The endian swap mode for Packet rings 0 through 31.
Two bits are used per ring (i.e. ring 0 [1:0],
ring 1 [3:2], ....). */
#else
uint64_t es : 64;
#endif
} s;
struct cvmx_npei_pkt_data_out_es_s cn52xx;
struct cvmx_npei_pkt_data_out_es_s cn56xx;
} cvmx_npei_pkt_data_out_es_t;
/**
* cvmx_npei_pkt_data_out_ns
*
* NPEI_PKT_DATA_OUT_NS = NPEI's Packet Data Out No Snoop
*
* The NS field for the TLP when writing packet data.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_data_out_ns_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t nsr : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring will enable NS in TLP header. */
#else
uint64_t nsr : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_data_out_ns_s cn52xx;
struct cvmx_npei_pkt_data_out_ns_s cn56xx;
} cvmx_npei_pkt_data_out_ns_t;
/**
* cvmx_npei_pkt_data_out_ror
*
* NPEI_PKT_DATA_OUT_ROR = NPEI's Packet Data Out Relaxed Ordering
*
* The ROR field for the TLP when writing Packet Data.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_data_out_ror_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ror : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring will enable ROR in TLP header. */
#else
uint64_t ror : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_data_out_ror_s cn52xx;
struct cvmx_npei_pkt_data_out_ror_s cn56xx;
} cvmx_npei_pkt_data_out_ror_t;
/**
* cvmx_npei_pkt_dpaddr
*
* NPEI_PKT_DPADDR = NPEI's Packet Data Pointer Addr
*
* Used to detemine address and attributes for packet data writes.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_dpaddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t dptr : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring will use:
the address[63:60] to write packet data
comes from the DPTR[63:60] in the scatter-list
pair and the RO, NS, ES values come from the O0_ES,
O0_NS, O0_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O0_ES[1:0], O0_NS, O0_RO. */
#else
uint64_t dptr : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_dpaddr_s cn52xx;
struct cvmx_npei_pkt_dpaddr_s cn56xx;
} cvmx_npei_pkt_dpaddr_t;
/**
* cvmx_npei_pkt_in_bp
*
* NPEI_PKT_IN_BP = NPEI Packet Input Backpressure
*
* Which input rings have backpressure applied.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_in_bp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t bp : 32; /**< A packet input ring that has its count greater
than its WMARK will have backpressure applied.
Each of the 32 bits coorespond to an input ring.
When '1' that ring has backpressure applied an
will fetch no more instructions, but will process
any previously fetched instructions. */
#else
uint64_t bp : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_in_bp_s cn52xx;
struct cvmx_npei_pkt_in_bp_s cn56xx;
} cvmx_npei_pkt_in_bp_t;
/**
* cvmx_npei_pkt_in_done#_cnts
*
* NPEI_PKT_IN_DONE[0..31]_CNTS = NPEI Instruction Done ring# Counts
*
* Counters for instructions completed on Input rings.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_in_donex_cnts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< This field is incrmented by '1' when an instruction
is completed. This field is incremented as the
last of the data is read from the PCIe. */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_in_donex_cnts_s cn52xx;
struct cvmx_npei_pkt_in_donex_cnts_s cn56xx;
} cvmx_npei_pkt_in_donex_cnts_t;
/**
* cvmx_npei_pkt_in_instr_counts
*
* NPEI_PKT_IN_INSTR_COUNTS = NPEI Packet Input Instrutction Counts
*
* Keeps track of the number of instructions read into the FIFO and Packets sent to IPD.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_in_instr_counts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t wr_cnt : 32; /**< Shows the number of packets sent to the IPD. */
uint64_t rd_cnt : 32; /**< Shows the value of instructions that have had reads
issued for them.
to the Packet-ring is in reset. */
#else
uint64_t rd_cnt : 32;
uint64_t wr_cnt : 32;
#endif
} s;
struct cvmx_npei_pkt_in_instr_counts_s cn52xx;
struct cvmx_npei_pkt_in_instr_counts_s cn56xx;
} cvmx_npei_pkt_in_instr_counts_t;
/**
* cvmx_npei_pkt_in_pcie_port
*
* NPEI_PKT_IN_PCIE_PORT = NPEI's Packet In To PCIe Port Assignment
*
* Assigns Packet Input rings to PCIe ports.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_in_pcie_port_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pp : 64; /**< The PCIe port that the Packet ring number is
assigned. Two bits are used per ring (i.e. ring 0
[1:0], ring 1 [3:2], ....). A value of '0 means
that the Packetring is assign to PCIe Port 0, a '1'
PCIe Port 1, '2' and '3' are reserved. */
#else
uint64_t pp : 64;
#endif
} s;
struct cvmx_npei_pkt_in_pcie_port_s cn52xx;
struct cvmx_npei_pkt_in_pcie_port_s cn56xx;
} cvmx_npei_pkt_in_pcie_port_t;
/**
* cvmx_npei_pkt_input_control
*
* NPEI_PKT_INPUT_CONTROL = NPEI's Packet Input Control
*
* Control for reads for gather list and instructions.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_input_control_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t pkt_rr : 1; /**< When set '1' the input packet selection will be
made with a Round Robin arbitration. When '0'
the input packet ring is fixed in priority,
where the lower ring number has higher priority. */
uint64_t pbp_dhi : 13; /**< Field when in [PBP] is set to be used in
calculating a DPTR. */
uint64_t d_nsr : 1; /**< Enables '1' NoSnoop for reading of
gather data. */
uint64_t d_esr : 2; /**< The Endian-Swap-Mode for reading of
gather data. */
uint64_t d_ror : 1; /**< Enables '1' Relaxed Ordering for reading of
gather data. */
uint64_t use_csr : 1; /**< When set '1' the csr value will be used for
ROR, ESR, and NSR. When clear '0' the value in
DPTR will be used. In turn the bits not used for
ROR, ESR, and NSR, will be used for bits [63:60]
of the address used to fetch packet data. */
uint64_t nsr : 1; /**< Enables '1' NoSnoop for reading of
gather list and gather instruction. */
uint64_t esr : 2; /**< The Endian-Swap-Mode for reading of
gather list and gather instruction. */
uint64_t ror : 1; /**< Enables '1' Relaxed Ordering for reading of
gather list and gather instruction. */
#else
uint64_t ror : 1;
uint64_t esr : 2;
uint64_t nsr : 1;
uint64_t use_csr : 1;
uint64_t d_ror : 1;
uint64_t d_esr : 2;
uint64_t d_nsr : 1;
uint64_t pbp_dhi : 13;
uint64_t pkt_rr : 1;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_npei_pkt_input_control_s cn52xx;
struct cvmx_npei_pkt_input_control_s cn56xx;
} cvmx_npei_pkt_input_control_t;
/**
* cvmx_npei_pkt_instr_enb
*
* NPEI_PKT_INSTR_ENB = NPEI's Packet Instruction Enable
*
* Enables the instruction fetch for a Packet-ring.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_instr_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t enb : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring is enabled. */
#else
uint64_t enb : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_instr_enb_s cn52xx;
struct cvmx_npei_pkt_instr_enb_s cn56xx;
} cvmx_npei_pkt_instr_enb_t;
/**
* cvmx_npei_pkt_instr_rd_size
*
* NPEI_PKT_INSTR_RD_SIZE = NPEI Instruction Read Size
*
* The number of instruction allowed to be read at one time.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_instr_rd_size_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t rdsize : 64; /**< Number of instructions to be read in one PCIe read
request for the 4 PKOport - 8 rings. Every two bits
(i.e. 1:0, 3:2, 5:4..) are assign to the port/ring
combinations.
- 15:0 PKOPort0,Ring 7..0 31:16 PKOPort1,Ring 7..0
- 47:32 PKOPort2,Ring 7..0 63:48 PKOPort3,Ring 7..0
Two bit value are:
0 - 1 Instruction
1 - 2 Instructions
2 - 3 Instructions
3 - 4 Instructions */
#else
uint64_t rdsize : 64;
#endif
} s;
struct cvmx_npei_pkt_instr_rd_size_s cn52xx;
struct cvmx_npei_pkt_instr_rd_size_s cn56xx;
} cvmx_npei_pkt_instr_rd_size_t;
/**
* cvmx_npei_pkt_instr_size
*
* NPEI_PKT_INSTR_SIZE = NPEI's Packet Instruction Size
*
* Determines if instructions are 64 or 32 byte in size for a Packet-ring.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_instr_size_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t is_64b : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring is a 64-byte instruction. */
#else
uint64_t is_64b : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_instr_size_s cn52xx;
struct cvmx_npei_pkt_instr_size_s cn56xx;
} cvmx_npei_pkt_instr_size_t;
/**
* cvmx_npei_pkt_int_levels
*
* 0x90F0 reserved NPEI_PKT_PCIE_PORT2
*
*
* NPEI_PKT_INT_LEVELS = NPEI's Packet Interrupt Levels
*
* Output packet interrupt levels.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_int_levels_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_54_63 : 10;
uint64_t time : 22; /**< When NPEI_PKT#_CNTS[TIME] is equal to this value
an interrupt is generated. */
uint64_t cnt : 32; /**< When NPEI_PKT#_CNTS[CNT] becomes
greater than this value an interrupt is generated. */
#else
uint64_t cnt : 32;
uint64_t time : 22;
uint64_t reserved_54_63 : 10;
#endif
} s;
struct cvmx_npei_pkt_int_levels_s cn52xx;
struct cvmx_npei_pkt_int_levels_s cn56xx;
} cvmx_npei_pkt_int_levels_t;
/**
* cvmx_npei_pkt_iptr
*
* NPEI_PKT_IPTR = NPEI's Packet Info Poitner
*
* Controls using the Info-Pointer to store length and data.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_iptr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t iptr : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring will use the Info-Pointer to
store length and data. */
#else
uint64_t iptr : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_iptr_s cn52xx;
struct cvmx_npei_pkt_iptr_s cn56xx;
} cvmx_npei_pkt_iptr_t;
/**
* cvmx_npei_pkt_out_bmode
*
* NPEI_PKT_OUT_BMODE = NPEI's Packet Out Byte Mode
*
* Control the updating of the NPEI_PKT#_CNT register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_out_bmode_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t bmode : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring will have its NPEI_PKT#_CNT
register updated with the number of bytes in the
packet sent, when '0' the register will have a
value of '1' added. */
#else
uint64_t bmode : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_out_bmode_s cn52xx;
struct cvmx_npei_pkt_out_bmode_s cn56xx;
} cvmx_npei_pkt_out_bmode_t;
/**
* cvmx_npei_pkt_out_enb
*
* NPEI_PKT_OUT_ENB = NPEI's Packet Output Enable
*
* Enables the output packet engines.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_out_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t enb : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring is enabled.
If an error occurs on reading pointers for an
output ring, the ring will be disabled by clearing
the bit associated with the ring to '0'. */
#else
uint64_t enb : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_out_enb_s cn52xx;
struct cvmx_npei_pkt_out_enb_s cn56xx;
} cvmx_npei_pkt_out_enb_t;
/**
* cvmx_npei_pkt_output_wmark
*
* NPEI_PKT_OUTPUT_WMARK = NPEI's Packet Output Water Mark
*
* Value that when the NPEI_PKT#_SLIST_BAOFF_DBELL[DBELL] value is less then that backpressure for the rings will be applied.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_output_wmark_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t wmark : 32; /**< Value when DBELL count drops below backpressure
for the ring will be applied to the PKO. */
#else
uint64_t wmark : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_output_wmark_s cn52xx;
struct cvmx_npei_pkt_output_wmark_s cn56xx;
} cvmx_npei_pkt_output_wmark_t;
/**
* cvmx_npei_pkt_pcie_port
*
* NPEI_PKT_PCIE_PORT = NPEI's Packet To PCIe Port Assignment
*
* Assigns Packet Ports to PCIe ports.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_pcie_port_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pp : 64; /**< The PCIe port that the Packet ring number is
assigned. Two bits are used per ring (i.e. ring 0
[1:0], ring 1 [3:2], ....). A value of '0 means
that the Packetring is assign to PCIe Port 0, a '1'
PCIe Port 1, '2' and '3' are reserved. */
#else
uint64_t pp : 64;
#endif
} s;
struct cvmx_npei_pkt_pcie_port_s cn52xx;
struct cvmx_npei_pkt_pcie_port_s cn56xx;
} cvmx_npei_pkt_pcie_port_t;
/**
* cvmx_npei_pkt_port_in_rst
*
* NPEI_PKT_PORT_IN_RST = NPEI Packet Port In Reset
*
* Vector bits related to ring-port for ones that are reset.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_port_in_rst_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t in_rst : 32; /**< When asserted '1' the vector bit cooresponding
to the inbound Packet-ring is in reset. */
uint64_t out_rst : 32; /**< When asserted '1' the vector bit cooresponding
to the outbound Packet-ring is in reset. */
#else
uint64_t out_rst : 32;
uint64_t in_rst : 32;
#endif
} s;
struct cvmx_npei_pkt_port_in_rst_s cn52xx;
struct cvmx_npei_pkt_port_in_rst_s cn56xx;
} cvmx_npei_pkt_port_in_rst_t;
/**
* cvmx_npei_pkt_slist_es
*
* NPEI_PKT_SLIST_ES = NPEI's Packet Scatter List Endian Swap
*
* The Endian Swap for Scatter List Read.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_slist_es_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t es : 64; /**< The endian swap mode for Packet rings 0 through 31.
Two bits are used per ring (i.e. ring 0 [1:0],
ring 1 [3:2], ....). */
#else
uint64_t es : 64;
#endif
} s;
struct cvmx_npei_pkt_slist_es_s cn52xx;
struct cvmx_npei_pkt_slist_es_s cn56xx;
} cvmx_npei_pkt_slist_es_t;
/**
* cvmx_npei_pkt_slist_id_size
*
* NPEI_PKT_SLIST_ID_SIZE = NPEI Packet Scatter List Info and Data Size
*
* The Size of the information and data fields pointed to by Scatter List pointers.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_slist_id_size_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t isize : 7; /**< Information size. Legal sizes are 0 to 120. */
uint64_t bsize : 16; /**< Data size. */
#else
uint64_t bsize : 16;
uint64_t isize : 7;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_npei_pkt_slist_id_size_s cn52xx;
struct cvmx_npei_pkt_slist_id_size_s cn56xx;
} cvmx_npei_pkt_slist_id_size_t;
/**
* cvmx_npei_pkt_slist_ns
*
* NPEI_PKT_SLIST_NS = NPEI's Packet Scatter List No Snoop
*
* The NS field for the TLP when fetching Scatter List.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_slist_ns_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t nsr : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring will enable NS in TLP header. */
#else
uint64_t nsr : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_slist_ns_s cn52xx;
struct cvmx_npei_pkt_slist_ns_s cn56xx;
} cvmx_npei_pkt_slist_ns_t;
/**
* cvmx_npei_pkt_slist_ror
*
* NPEI_PKT_SLIST_ROR = NPEI's Packet Scatter List Relaxed Ordering
*
* The ROR field for the TLP when fetching Scatter List.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_slist_ror_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ror : 32; /**< When asserted '1' the vector bit cooresponding
to the Packet-ring will enable ROR in TLP header. */
#else
uint64_t ror : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_slist_ror_s cn52xx;
struct cvmx_npei_pkt_slist_ror_s cn56xx;
} cvmx_npei_pkt_slist_ror_t;
/**
* cvmx_npei_pkt_time_int
*
* NPEI_PKT_TIME_INT = NPEI Packet Timer Interrupt
*
* The packets rings that are interrupting because of Packet Timers.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_time_int_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t port : 32; /**< Bit vector cooresponding to ring number is set when
NPEI_PKT#_CNTS[TIMER] is greater than
NPEI_PKT_INT_LEVELS[TIME]. */
#else
uint64_t port : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_time_int_s cn52xx;
struct cvmx_npei_pkt_time_int_s cn56xx;
} cvmx_npei_pkt_time_int_t;
/**
* cvmx_npei_pkt_time_int_enb
*
* NPEI_PKT_TIME_INT_ENB = NPEI Packet Timer Interrupt Enable
*
* The packets rings that are interrupting because of Packet Timers.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_pkt_time_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t port : 32; /**< Bit vector cooresponding to ring number when set
allows NPEI_PKT_TIME_INT to generate an interrupt. */
#else
uint64_t port : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_pkt_time_int_enb_s cn52xx;
struct cvmx_npei_pkt_time_int_enb_s cn56xx;
} cvmx_npei_pkt_time_int_enb_t;
/**
* cvmx_npei_rsl_int_blocks
*
* NPEI_RSL_INT_BLOCKS = NPEI RSL Interrupt Blocks Register
*
* Reading this register will return a vector with a bit set '1' for a corresponding RSL block
* that presently has an interrupt pending. The Field Description below supplies the name of the
* register that software should read to find out why that intterupt bit is set.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_rsl_int_blocks_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t iob : 1; /**< IOB_INT_SUM */
uint64_t lmc1 : 1; /**< LMC1_MEM_CFG0 */
uint64_t agl : 1; /**< AGL_GMX_RX0_INT_REG & AGL_GMX_TX_INT_REG */
uint64_t reserved_24_27 : 4;
uint64_t asxpcs1 : 1; /**< PCS1_INT*_REG */
uint64_t asxpcs0 : 1; /**< PCS0_INT*_REG */
uint64_t reserved_21_21 : 1;
uint64_t pip : 1; /**< PIP_INT_REG. */
uint64_t spx1 : 1; /**< Always reads as zero */
uint64_t spx0 : 1; /**< Always reads as zero */
uint64_t lmc0 : 1; /**< LMC0_MEM_CFG0 */
uint64_t l2c : 1; /**< L2C_INT_STAT */
uint64_t usb1 : 1; /**< Always reads as zero */
uint64_t rad : 1; /**< RAD_REG_ERROR */
uint64_t usb : 1; /**< USBN0_INT_SUM */
uint64_t pow : 1; /**< POW_ECC_ERR */
uint64_t tim : 1; /**< TIM_REG_ERROR */
uint64_t pko : 1; /**< PKO_REG_ERROR */
uint64_t ipd : 1; /**< IPD_INT_SUM */
uint64_t reserved_8_8 : 1;
uint64_t zip : 1; /**< ZIP_ERROR */
uint64_t dfa : 1; /**< Always reads as zero */
uint64_t fpa : 1; /**< FPA_INT_SUM */
uint64_t key : 1; /**< KEY_INT_SUM */
uint64_t npei : 1; /**< NPEI_INT_SUM */
uint64_t gmx1 : 1; /**< GMX1_RX*_INT_REG & GMX1_TX_INT_REG */
uint64_t gmx0 : 1; /**< GMX0_RX*_INT_REG & GMX0_TX_INT_REG */
uint64_t mio : 1; /**< MIO_BOOT_ERR */
#else
uint64_t mio : 1;
uint64_t gmx0 : 1;
uint64_t gmx1 : 1;
uint64_t npei : 1;
uint64_t key : 1;
uint64_t fpa : 1;
uint64_t dfa : 1;
uint64_t zip : 1;
uint64_t reserved_8_8 : 1;
uint64_t ipd : 1;
uint64_t pko : 1;
uint64_t tim : 1;
uint64_t pow : 1;
uint64_t usb : 1;
uint64_t rad : 1;
uint64_t usb1 : 1;
uint64_t l2c : 1;
uint64_t lmc0 : 1;
uint64_t spx0 : 1;
uint64_t spx1 : 1;
uint64_t pip : 1;
uint64_t reserved_21_21 : 1;
uint64_t asxpcs0 : 1;
uint64_t asxpcs1 : 1;
uint64_t reserved_24_27 : 4;
uint64_t agl : 1;
uint64_t lmc1 : 1;
uint64_t iob : 1;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_npei_rsl_int_blocks_s cn52xx;
struct cvmx_npei_rsl_int_blocks_s cn52xxp1;
struct cvmx_npei_rsl_int_blocks_s cn56xx;
struct cvmx_npei_rsl_int_blocks_s cn56xxp1;
} cvmx_npei_rsl_int_blocks_t;
/**
* cvmx_npei_scratch_1
*
* NPEI_SCRATCH_1 = NPEI's Scratch 1
*
* A general purpose 64 bit register for SW use.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_scratch_1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< The value in this register is totaly SW dependent. */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_npei_scratch_1_s cn52xx;
struct cvmx_npei_scratch_1_s cn52xxp1;
struct cvmx_npei_scratch_1_s cn56xx;
struct cvmx_npei_scratch_1_s cn56xxp1;
} cvmx_npei_scratch_1_t;
/**
* cvmx_npei_state1
*
* NPEI_STATE1 = NPEI State 1
*
* State machines in NPEI. For debug.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_state1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t cpl1 : 12; /**< CPL1 State */
uint64_t cpl0 : 12; /**< CPL0 State */
uint64_t arb : 1; /**< ARB State */
uint64_t csr : 39; /**< CSR State */
#else
uint64_t csr : 39;
uint64_t arb : 1;
uint64_t cpl0 : 12;
uint64_t cpl1 : 12;
#endif
} s;
struct cvmx_npei_state1_s cn52xx;
struct cvmx_npei_state1_s cn52xxp1;
struct cvmx_npei_state1_s cn56xx;
struct cvmx_npei_state1_s cn56xxp1;
} cvmx_npei_state1_t;
/**
* cvmx_npei_state2
*
* NPEI_STATE2 = NPEI State 2
*
* State machines in NPEI. For debug.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_state2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t npei : 1; /**< NPEI State */
uint64_t rac : 1; /**< RAC State */
uint64_t csm1 : 15; /**< CSM1 State */
uint64_t csm0 : 15; /**< CSM0 State */
uint64_t nnp0 : 8; /**< NNP0 State */
uint64_t nnd : 8; /**< NND State */
#else
uint64_t nnd : 8;
uint64_t nnp0 : 8;
uint64_t csm0 : 15;
uint64_t csm1 : 15;
uint64_t rac : 1;
uint64_t npei : 1;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_npei_state2_s cn52xx;
struct cvmx_npei_state2_s cn52xxp1;
struct cvmx_npei_state2_s cn56xx;
struct cvmx_npei_state2_s cn56xxp1;
} cvmx_npei_state2_t;
/**
* cvmx_npei_state3
*
* NPEI_STATE3 = NPEI State 3
*
* State machines in NPEI. For debug.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_state3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t psm1 : 15; /**< PSM1 State */
uint64_t psm0 : 15; /**< PSM0 State */
uint64_t nsm1 : 13; /**< NSM1 State */
uint64_t nsm0 : 13; /**< NSM0 State */
#else
uint64_t nsm0 : 13;
uint64_t nsm1 : 13;
uint64_t psm0 : 15;
uint64_t psm1 : 15;
uint64_t reserved_56_63 : 8;
#endif
} s;
struct cvmx_npei_state3_s cn52xx;
struct cvmx_npei_state3_s cn52xxp1;
struct cvmx_npei_state3_s cn56xx;
struct cvmx_npei_state3_s cn56xxp1;
} cvmx_npei_state3_t;
/**
* cvmx_npei_win_rd_addr
*
* NPEI_WIN_RD_ADDR = NPEI Window Read Address Register
*
* The address to be read when the NPEI_WIN_RD_DATA register is read.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_win_rd_addr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_51_63 : 13;
uint64_t ld_cmd : 2; /**< The load command sent wit hthe read.
0x0 == Load 8-bytes, 0x1 == Load 4-bytes,
0x2 == Load 2-bytes, 0x3 == Load 1-bytes, */
uint64_t iobit : 1; /**< A 1 or 0 can be written here but this will always
read as '0'. */
uint64_t rd_addr : 48; /**< The address to be read from. Whenever the LSB of
this register is written, the Read Operation will
take place.
[47:40] = NCB_ID
[39:0] = Address
When [47:43] == NPI & [42:0] == 0 bits [39:0] are:
[39:32] == x, Not Used
[31:27] == RSL_ID
[12:0] == RSL Register Offset */
#else
uint64_t rd_addr : 48;
uint64_t iobit : 1;
uint64_t ld_cmd : 2;
uint64_t reserved_51_63 : 13;
#endif
} s;
struct cvmx_npei_win_rd_addr_s cn52xx;
struct cvmx_npei_win_rd_addr_s cn52xxp1;
struct cvmx_npei_win_rd_addr_s cn56xx;
struct cvmx_npei_win_rd_addr_s cn56xxp1;
} cvmx_npei_win_rd_addr_t;
/**
* cvmx_npei_win_rd_data
*
* NPEI_WIN_RD_DATA = NPEI Window Read Data Register
*
* Reading this register causes a window read operation to take place. Address read is taht contained in the NPEI_WIN_RD_ADDR
* register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_win_rd_data_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t rd_data : 64; /**< The read data. */
#else
uint64_t rd_data : 64;
#endif
} s;
struct cvmx_npei_win_rd_data_s cn52xx;
struct cvmx_npei_win_rd_data_s cn52xxp1;
struct cvmx_npei_win_rd_data_s cn56xx;
struct cvmx_npei_win_rd_data_s cn56xxp1;
} cvmx_npei_win_rd_data_t;
/**
* cvmx_npei_win_wr_addr
*
* NPEI_WIN_WR_ADDR = NPEI Window Write Address Register
*
* Contains the address to be writen to when a write operation is started by writing the
* NPEI_WIN_WR_DATA register (see below).
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_win_wr_addr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t iobit : 1; /**< A 1 or 0 can be written here but this will always
read as '0'. */
uint64_t wr_addr : 46; /**< The address that will be written to when the
NPEI_WIN_WR_DATA register is written.
[47:40] = NCB_ID
[39:3] = Address
When [47:43] == NPI & [42:0] == 0 bits [39:0] are:
[39:32] == x, Not Used
[31:27] == RSL_ID
[12:2] == RSL Register Offset
[1:0] == x, Not Used */
uint64_t reserved_0_1 : 2;
#else
uint64_t reserved_0_1 : 2;
uint64_t wr_addr : 46;
uint64_t iobit : 1;
uint64_t reserved_49_63 : 15;
#endif
} s;
struct cvmx_npei_win_wr_addr_s cn52xx;
struct cvmx_npei_win_wr_addr_s cn52xxp1;
struct cvmx_npei_win_wr_addr_s cn56xx;
struct cvmx_npei_win_wr_addr_s cn56xxp1;
} cvmx_npei_win_wr_addr_t;
/**
* cvmx_npei_win_wr_data
*
* NPEI_WIN_WR_DATA = NPEI Window Write Data Register
*
* Contains the data to write to the address located in the NPEI_WIN_WR_ADDR Register.
* Writing the least-significant-byte of this register will cause a write operation to take place.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_win_wr_data_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t wr_data : 64; /**< The data to be written. Whenever the LSB of this
register is written, the Window Write will take
place. */
#else
uint64_t wr_data : 64;
#endif
} s;
struct cvmx_npei_win_wr_data_s cn52xx;
struct cvmx_npei_win_wr_data_s cn52xxp1;
struct cvmx_npei_win_wr_data_s cn56xx;
struct cvmx_npei_win_wr_data_s cn56xxp1;
} cvmx_npei_win_wr_data_t;
/**
* cvmx_npei_win_wr_mask
*
* NPEI_WIN_WR_MASK = NPEI Window Write Mask Register
*
* Contains the mask for the data in the NPEI_WIN_WR_DATA Register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_win_wr_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t wr_mask : 8; /**< The data to be written. When a bit is '0'
the corresponding byte will be written. */
#else
uint64_t wr_mask : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_npei_win_wr_mask_s cn52xx;
struct cvmx_npei_win_wr_mask_s cn52xxp1;
struct cvmx_npei_win_wr_mask_s cn56xx;
struct cvmx_npei_win_wr_mask_s cn56xxp1;
} cvmx_npei_win_wr_mask_t;
/**
* cvmx_npei_window_ctl
*
* NPEI_WINDOW_CTL = NPEI's Window Control
*
* The name of this register is misleading. The timeout value is used for BAR0 access from PCIE0 and PCIE1.
* Any access to the regigisters on the RML will timeout as 0xFFFF clock cycle. At time of timeout the next
* RML access will start, and interrupt will be set, and in the case of reads no data will be returned.
*
* The value of this register should be set to a minimum of 0x200000 to ensure that a timeout to an RML register
* occurs on the RML 0xFFFF timer before the timeout for a BAR0 access from the PCIE#.
*/
typedef union
{
uint64_t u64;
struct cvmx_npei_window_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t time : 32; /**< Time to wait in core clocks to wait for a
BAR0 access to completeon the NCB
before timing out. A value of 0 will cause no
timeouts. A minimum value of 0x200000 should be
used when this register is not set to 0x0. */
#else
uint64_t time : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npei_window_ctl_s cn52xx;
struct cvmx_npei_window_ctl_s cn52xxp1;
struct cvmx_npei_window_ctl_s cn56xx;
struct cvmx_npei_window_ctl_s cn56xxp1;
} cvmx_npei_window_ctl_t;
/**
* cvmx_npi_base_addr_input#
*
* NPI_BASE_ADDR_INPUT0 = NPI's Base Address Input 0 Register
*
* The address to start reading Instructions from for Input-0.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_base_addr_inputx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t baddr : 61; /**< The address to read Instruction from for output 0.
This address is 8-byte aligned, for this reason
address bits [2:0] will always be zero. */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t baddr : 61;
#endif
} s;
struct cvmx_npi_base_addr_inputx_s cn30xx;
struct cvmx_npi_base_addr_inputx_s cn31xx;
struct cvmx_npi_base_addr_inputx_s cn38xx;
struct cvmx_npi_base_addr_inputx_s cn38xxp2;
struct cvmx_npi_base_addr_inputx_s cn50xx;
struct cvmx_npi_base_addr_inputx_s cn58xx;
struct cvmx_npi_base_addr_inputx_s cn58xxp1;
} cvmx_npi_base_addr_inputx_t;
/**
* cvmx_npi_base_addr_output#
*
* NPI_BASE_ADDR_OUTPUT0 = NPI's Base Address Output 0 Register
*
* The address to start reading Instructions from for Output-0.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_base_addr_outputx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t baddr : 61; /**< The address to read Instruction from for output 0.
This address is 8-byte aligned, for this reason
address bits [2:0] will always be zero. */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t baddr : 61;
#endif
} s;
struct cvmx_npi_base_addr_outputx_s cn30xx;
struct cvmx_npi_base_addr_outputx_s cn31xx;
struct cvmx_npi_base_addr_outputx_s cn38xx;
struct cvmx_npi_base_addr_outputx_s cn38xxp2;
struct cvmx_npi_base_addr_outputx_s cn50xx;
struct cvmx_npi_base_addr_outputx_s cn58xx;
struct cvmx_npi_base_addr_outputx_s cn58xxp1;
} cvmx_npi_base_addr_outputx_t;
/**
* cvmx_npi_bist_status
*
* NPI_BIST_STATUS = NPI's BIST Status Register
*
* Results from BIST runs of NPI's memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t csr_bs : 1; /**< BIST Status for the csr_fifo */
uint64_t dif_bs : 1; /**< BIST Status for the dif_fifo */
uint64_t rdp_bs : 1; /**< BIST Status for the rdp_fifo */
uint64_t pcnc_bs : 1; /**< BIST Status for the pcn_cnt_fifo */
uint64_t pcn_bs : 1; /**< BIST Status for the pcn_fifo */
uint64_t rdn_bs : 1; /**< BIST Status for the rdn_fifo */
uint64_t pcac_bs : 1; /**< BIST Status for the pca_cmd_fifo */
uint64_t pcad_bs : 1; /**< BIST Status for the pca_data_fifo */
uint64_t rdnl_bs : 1; /**< BIST Status for the rdn_length_fifo */
uint64_t pgf_bs : 1; /**< BIST Status for the pgf_fifo */
uint64_t pig_bs : 1; /**< BIST Status for the pig_fifo */
uint64_t pof0_bs : 1; /**< BIST Status for the pof0_fifo */
uint64_t pof1_bs : 1; /**< BIST Status for the pof1_fifo */
uint64_t pof2_bs : 1; /**< BIST Status for the pof2_fifo */
uint64_t pof3_bs : 1; /**< BIST Status for the pof3_fifo */
uint64_t pos_bs : 1; /**< BIST Status for the pos_fifo */
uint64_t nus_bs : 1; /**< BIST Status for the nus_fifo */
uint64_t dob_bs : 1; /**< BIST Status for the dob_fifo */
uint64_t pdf_bs : 1; /**< BIST Status for the pdf_fifo */
uint64_t dpi_bs : 1; /**< BIST Status for the dpi_fifo */
#else
uint64_t dpi_bs : 1;
uint64_t pdf_bs : 1;
uint64_t dob_bs : 1;
uint64_t nus_bs : 1;
uint64_t pos_bs : 1;
uint64_t pof3_bs : 1;
uint64_t pof2_bs : 1;
uint64_t pof1_bs : 1;
uint64_t pof0_bs : 1;
uint64_t pig_bs : 1;
uint64_t pgf_bs : 1;
uint64_t rdnl_bs : 1;
uint64_t pcad_bs : 1;
uint64_t pcac_bs : 1;
uint64_t rdn_bs : 1;
uint64_t pcn_bs : 1;
uint64_t pcnc_bs : 1;
uint64_t rdp_bs : 1;
uint64_t dif_bs : 1;
uint64_t csr_bs : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_npi_bist_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t csr_bs : 1; /**< BIST Status for the csr_fifo */
uint64_t dif_bs : 1; /**< BIST Status for the dif_fifo */
uint64_t rdp_bs : 1; /**< BIST Status for the rdp_fifo */
uint64_t pcnc_bs : 1; /**< BIST Status for the pcn_cnt_fifo */
uint64_t pcn_bs : 1; /**< BIST Status for the pcn_fifo */
uint64_t rdn_bs : 1; /**< BIST Status for the rdn_fifo */
uint64_t pcac_bs : 1; /**< BIST Status for the pca_cmd_fifo */
uint64_t pcad_bs : 1; /**< BIST Status for the pca_data_fifo */
uint64_t rdnl_bs : 1; /**< BIST Status for the rdn_length_fifo */
uint64_t pgf_bs : 1; /**< BIST Status for the pgf_fifo */
uint64_t pig_bs : 1; /**< BIST Status for the pig_fifo */
uint64_t pof0_bs : 1; /**< BIST Status for the pof0_fifo */
uint64_t reserved_5_7 : 3;
uint64_t pos_bs : 1; /**< BIST Status for the pos_fifo */
uint64_t nus_bs : 1; /**< BIST Status for the nus_fifo */
uint64_t dob_bs : 1; /**< BIST Status for the dob_fifo */
uint64_t pdf_bs : 1; /**< BIST Status for the pdf_fifo */
uint64_t dpi_bs : 1; /**< BIST Status for the dpi_fifo */
#else
uint64_t dpi_bs : 1;
uint64_t pdf_bs : 1;
uint64_t dob_bs : 1;
uint64_t nus_bs : 1;
uint64_t pos_bs : 1;
uint64_t reserved_5_7 : 3;
uint64_t pof0_bs : 1;
uint64_t pig_bs : 1;
uint64_t pgf_bs : 1;
uint64_t rdnl_bs : 1;
uint64_t pcad_bs : 1;
uint64_t pcac_bs : 1;
uint64_t rdn_bs : 1;
uint64_t pcn_bs : 1;
uint64_t pcnc_bs : 1;
uint64_t rdp_bs : 1;
uint64_t dif_bs : 1;
uint64_t csr_bs : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn30xx;
struct cvmx_npi_bist_status_s cn31xx;
struct cvmx_npi_bist_status_s cn38xx;
struct cvmx_npi_bist_status_s cn38xxp2;
struct cvmx_npi_bist_status_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t csr_bs : 1; /**< BIST Status for the csr_fifo */
uint64_t dif_bs : 1; /**< BIST Status for the dif_fifo */
uint64_t rdp_bs : 1; /**< BIST Status for the rdp_fifo */
uint64_t pcnc_bs : 1; /**< BIST Status for the pcn_cnt_fifo */
uint64_t pcn_bs : 1; /**< BIST Status for the pcn_fifo */
uint64_t rdn_bs : 1; /**< BIST Status for the rdn_fifo */
uint64_t pcac_bs : 1; /**< BIST Status for the pca_cmd_fifo */
uint64_t pcad_bs : 1; /**< BIST Status for the pca_data_fifo */
uint64_t rdnl_bs : 1; /**< BIST Status for the rdn_length_fifo */
uint64_t pgf_bs : 1; /**< BIST Status for the pgf_fifo */
uint64_t pig_bs : 1; /**< BIST Status for the pig_fifo */
uint64_t pof0_bs : 1; /**< BIST Status for the pof0_fifo */
uint64_t pof1_bs : 1; /**< BIST Status for the pof1_fifo */
uint64_t reserved_5_6 : 2;
uint64_t pos_bs : 1; /**< BIST Status for the pos_fifo */
uint64_t nus_bs : 1; /**< BIST Status for the nus_fifo */
uint64_t dob_bs : 1; /**< BIST Status for the dob_fifo */
uint64_t pdf_bs : 1; /**< BIST Status for the pdf_fifo */
uint64_t dpi_bs : 1; /**< BIST Status for the dpi_fifo */
#else
uint64_t dpi_bs : 1;
uint64_t pdf_bs : 1;
uint64_t dob_bs : 1;
uint64_t nus_bs : 1;
uint64_t pos_bs : 1;
uint64_t reserved_5_6 : 2;
uint64_t pof1_bs : 1;
uint64_t pof0_bs : 1;
uint64_t pig_bs : 1;
uint64_t pgf_bs : 1;
uint64_t rdnl_bs : 1;
uint64_t pcad_bs : 1;
uint64_t pcac_bs : 1;
uint64_t rdn_bs : 1;
uint64_t pcn_bs : 1;
uint64_t pcnc_bs : 1;
uint64_t rdp_bs : 1;
uint64_t dif_bs : 1;
uint64_t csr_bs : 1;
uint64_t reserved_20_63 : 44;
#endif
} cn50xx;
struct cvmx_npi_bist_status_s cn58xx;
struct cvmx_npi_bist_status_s cn58xxp1;
} cvmx_npi_bist_status_t;
/**
* cvmx_npi_buff_size_output#
*
* NPI_BUFF_SIZE_OUTPUT0 = NPI's D/I Buffer Sizes For Output 0
*
* The size in bytes of the Data Bufffer and Information Buffer for output 0.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_buff_size_outputx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t isize : 7; /**< The number of bytes to move to the Info-Pointer
from the front of the packet.
Legal values are 0-120. */
uint64_t bsize : 16; /**< The size in bytes of the area pointed to by
buffer pointer for output packet data. */
#else
uint64_t bsize : 16;
uint64_t isize : 7;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_npi_buff_size_outputx_s cn30xx;
struct cvmx_npi_buff_size_outputx_s cn31xx;
struct cvmx_npi_buff_size_outputx_s cn38xx;
struct cvmx_npi_buff_size_outputx_s cn38xxp2;
struct cvmx_npi_buff_size_outputx_s cn50xx;
struct cvmx_npi_buff_size_outputx_s cn58xx;
struct cvmx_npi_buff_size_outputx_s cn58xxp1;
} cvmx_npi_buff_size_outputx_t;
/**
* cvmx_npi_comp_ctl
*
* NPI_COMP_CTL = PCI Compensation Control
*
* PCI Compensation Control
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_comp_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t pctl : 5; /**< Bypass value for PCTL */
uint64_t nctl : 5; /**< Bypass value for NCTL */
#else
uint64_t nctl : 5;
uint64_t pctl : 5;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_npi_comp_ctl_s cn50xx;
struct cvmx_npi_comp_ctl_s cn58xx;
struct cvmx_npi_comp_ctl_s cn58xxp1;
} cvmx_npi_comp_ctl_t;
/**
* cvmx_npi_ctl_status
*
* NPI_CTL_STATUS = NPI's Control Status Register
*
* Contains control ans status for NPI.
* Writes to this register are not ordered with writes/reads to the PCI Memory space.
* To ensure that a write has completed the user must read the register before
* making an access(i.e. PCI memory space) that requires the value of this register to be updated.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_63_63 : 1;
uint64_t chip_rev : 8; /**< The revision of the N3. */
uint64_t dis_pniw : 1; /**< When asserted '1' access from the PNI Window
Registers are disabled. */
uint64_t out3_enb : 1; /**< When asserted '1' the output3 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t out2_enb : 1; /**< When asserted '1' the output2 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t out1_enb : 1; /**< When asserted '1' the output1 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t out0_enb : 1; /**< When asserted '1' the output0 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t ins3_enb : 1; /**< When asserted '1' the gather3 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t ins2_enb : 1; /**< When asserted '1' the gather2 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t ins1_enb : 1; /**< When asserted '1' the gather1 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t ins0_enb : 1; /**< When asserted '1' the gather0 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t ins3_64b : 1; /**< When asserted '1' the instructions read by the
gather3 engine are 64-Byte instructions, when
de-asserted '0' instructions are 32-byte. */
uint64_t ins2_64b : 1; /**< When asserted '1' the instructions read by the
gather2 engine are 64-Byte instructions, when
de-asserted '0' instructions are 32-byte. */
uint64_t ins1_64b : 1; /**< When asserted '1' the instructions read by the
gather1 engine are 64-Byte instructions, when
de-asserted '0' instructions are 32-byte. */
uint64_t ins0_64b : 1; /**< When asserted '1' the instructions read by the
gather0 engine are 64-Byte instructions, when
de-asserted '0' instructions are 32-byte. */
uint64_t pci_wdis : 1; /**< When set '1' disables access to registers in
PNI address range 0x1000 - 0x17FF from the PCI. */
uint64_t wait_com : 1; /**< When set '1' casues the NPI to wait for a commit
from the L2C before sending additional access to
the L2C from the PCI. */
uint64_t reserved_37_39 : 3;
uint64_t max_word : 5; /**< The maximum number of words to merge into a single
write operation from the PPs to the PCI. Legal
values are 1 to 32, where a '0' is treated as 32. */
uint64_t reserved_10_31 : 22;
uint64_t timer : 10; /**< When the NPI starts a PP to PCI write it will wait
no longer than the value of TIMER in eclks to
merge additional writes from the PPs into 1
large write. The values for this field is 1 to
1024 where a value of '0' is treated as 1024. */
#else
uint64_t timer : 10;
uint64_t reserved_10_31 : 22;
uint64_t max_word : 5;
uint64_t reserved_37_39 : 3;
uint64_t wait_com : 1;
uint64_t pci_wdis : 1;
uint64_t ins0_64b : 1;
uint64_t ins1_64b : 1;
uint64_t ins2_64b : 1;
uint64_t ins3_64b : 1;
uint64_t ins0_enb : 1;
uint64_t ins1_enb : 1;
uint64_t ins2_enb : 1;
uint64_t ins3_enb : 1;
uint64_t out0_enb : 1;
uint64_t out1_enb : 1;
uint64_t out2_enb : 1;
uint64_t out3_enb : 1;
uint64_t dis_pniw : 1;
uint64_t chip_rev : 8;
uint64_t reserved_63_63 : 1;
#endif
} s;
struct cvmx_npi_ctl_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_63_63 : 1;
uint64_t chip_rev : 8; /**< The revision of the N3. */
uint64_t dis_pniw : 1; /**< When asserted '1' access from the PNI Window
Registers are disabled. */
uint64_t reserved_51_53 : 3;
uint64_t out0_enb : 1; /**< When asserted '1' the output0 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t reserved_47_49 : 3;
uint64_t ins0_enb : 1; /**< When asserted '1' the gather0 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t reserved_43_45 : 3;
uint64_t ins0_64b : 1; /**< When asserted '1' the instructions read by the
gather0 engine are 64-Byte instructions, when
de-asserted '0' instructions are 32-byte. */
uint64_t pci_wdis : 1; /**< When set '1' disables access to registers in
PNI address range 0x1000 - 0x17FF from the PCI. */
uint64_t wait_com : 1; /**< When set '1' casues the NPI to wait for a commit
from the L2C before sending additional access to
the L2C from the PCI. */
uint64_t reserved_37_39 : 3;
uint64_t max_word : 5; /**< The maximum number of words to merge into a single
write operation from the PPs to the PCI. Legal
values are 1 to 32, where a '0' is treated as 32. */
uint64_t reserved_10_31 : 22;
uint64_t timer : 10; /**< When the NPI starts a PP to PCI write it will wait
no longer than the value of TIMER in eclks to
merge additional writes from the PPs into 1
large write. The values for this field is 1 to
1024 where a value of '0' is treated as 1024. */
#else
uint64_t timer : 10;
uint64_t reserved_10_31 : 22;
uint64_t max_word : 5;
uint64_t reserved_37_39 : 3;
uint64_t wait_com : 1;
uint64_t pci_wdis : 1;
uint64_t ins0_64b : 1;
uint64_t reserved_43_45 : 3;
uint64_t ins0_enb : 1;
uint64_t reserved_47_49 : 3;
uint64_t out0_enb : 1;
uint64_t reserved_51_53 : 3;
uint64_t dis_pniw : 1;
uint64_t chip_rev : 8;
uint64_t reserved_63_63 : 1;
#endif
} cn30xx;
struct cvmx_npi_ctl_status_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_63_63 : 1;
uint64_t chip_rev : 8; /**< The revision of the N3.
0 => pass1.x, 1 => 2.0 */
uint64_t dis_pniw : 1; /**< When asserted '1' access from the PNI Window
Registers are disabled. */
uint64_t reserved_52_53 : 2;
uint64_t out1_enb : 1; /**< When asserted '1' the output1 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t out0_enb : 1; /**< When asserted '1' the output0 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t reserved_48_49 : 2;
uint64_t ins1_enb : 1; /**< When asserted '1' the gather1 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t ins0_enb : 1; /**< When asserted '1' the gather0 engine is enabled.
After enabling the values of the associated
Address and Size Register should not be changed. */
uint64_t reserved_44_45 : 2;
uint64_t ins1_64b : 1; /**< When asserted '1' the instructions read by the
gather1 engine are 64-Byte instructions, when
de-asserted '0' instructions are 32-byte. */
uint64_t ins0_64b : 1; /**< When asserted '1' the instructions read by the
gather0 engine are 64-Byte instructions, when
de-asserted '0' instructions are 32-byte. */
uint64_t pci_wdis : 1; /**< When set '1' disables access to registers in
PNI address range 0x1000 - 0x17FF from the PCI. */
uint64_t wait_com : 1; /**< When set '1' casues the NPI to wait for a commit
from the L2C before sending additional access to
the L2C from the PCI. */
uint64_t reserved_37_39 : 3;
uint64_t max_word : 5; /**< The maximum number of words to merge into a single
write operation from the PPs to the PCI. Legal
values are 1 to 32, where a '0' is treated as 32. */
uint64_t reserved_10_31 : 22;
uint64_t timer : 10; /**< When the NPI starts a PP to PCI write it will wait
no longer than the value of TIMER in eclks to
merge additional writes from the PPs into 1
large write. The values for this field is 1 to
1024 where a value of '0' is treated as 1024. */
#else
uint64_t timer : 10;
uint64_t reserved_10_31 : 22;
uint64_t max_word : 5;
uint64_t reserved_37_39 : 3;
uint64_t wait_com : 1;
uint64_t pci_wdis : 1;
uint64_t ins0_64b : 1;
uint64_t ins1_64b : 1;
uint64_t reserved_44_45 : 2;
uint64_t ins0_enb : 1;
uint64_t ins1_enb : 1;
uint64_t reserved_48_49 : 2;
uint64_t out0_enb : 1;
uint64_t out1_enb : 1;
uint64_t reserved_52_53 : 2;
uint64_t dis_pniw : 1;
uint64_t chip_rev : 8;
uint64_t reserved_63_63 : 1;
#endif
} cn31xx;
struct cvmx_npi_ctl_status_s cn38xx;
struct cvmx_npi_ctl_status_s cn38xxp2;
struct cvmx_npi_ctl_status_cn31xx cn50xx;
struct cvmx_npi_ctl_status_s cn58xx;
struct cvmx_npi_ctl_status_s cn58xxp1;
} cvmx_npi_ctl_status_t;
/**
* cvmx_npi_dbg_select
*
* NPI_DBG_SELECT = Debug Select Register
*
* Contains the debug select value in last written to the RSLs.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_dbg_select_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t dbg_sel : 16; /**< When this register is written its value is sent to
all RSLs. */
#else
uint64_t dbg_sel : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_npi_dbg_select_s cn30xx;
struct cvmx_npi_dbg_select_s cn31xx;
struct cvmx_npi_dbg_select_s cn38xx;
struct cvmx_npi_dbg_select_s cn38xxp2;
struct cvmx_npi_dbg_select_s cn50xx;
struct cvmx_npi_dbg_select_s cn58xx;
struct cvmx_npi_dbg_select_s cn58xxp1;
} cvmx_npi_dbg_select_t;
/**
* cvmx_npi_dma_control
*
* NPI_DMA_CONTROL = DMA Control Register
*
* Controls operation of the DMA IN/OUT of the NPI.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_dma_control_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t b0_lend : 1; /**< When set '1' and the NPI is in the mode to write
0 to L2C memory when a DMA is done, the address
to be written to will be treated as a Little
Endian address. This field is new to PASS-2. */
uint64_t dwb_denb : 1; /**< When set '1' the NPI will send a value in the DWB
field for a free page operation for the memory
that contained the data in N3. */
uint64_t dwb_ichk : 9; /**< When Instruction Chunks for DMA operations are freed
this value is used for the DWB field of the
operation. */
uint64_t fpa_que : 3; /**< The FPA queue that the instruction-chunk page will
be returned to when used. */
uint64_t o_add1 : 1; /**< When set '1' 1 will be added to the DMA counters,
if '0' then the number of bytes in the dma transfer
will be added to the count register. */
uint64_t o_ro : 1; /**< Relaxed Ordering Mode for DMA. */
uint64_t o_ns : 1; /**< Nosnoop For DMA. */
uint64_t o_es : 2; /**< Endian Swap Mode for DMA. */
uint64_t o_mode : 1; /**< Select PCI_POINTER MODE to be used.
'1' use pointer values for address and register
values for RO, ES, and NS, '0' use register
values for address and pointer values for
RO, ES, and NS. */
uint64_t hp_enb : 1; /**< Enables the High Priority DMA.
While this bit is disabled '0' then the value
in the NPI_HIGHP_IBUFF_SADDR is re-loaded to the
starting address of the High Priority DMA engine.
CSIZE field will be reloaded, for the High Priority
DMA Engine. */
uint64_t lp_enb : 1; /**< Enables the Low Priority DMA.
While this bit is disabled '0' then the value
in the NPI_LOWP_IBUFF_SADDR is re-loaded to the
starting address of the Low Priority DMA engine.
PASS-2: When this bit is '0' the value in the
CSIZE field will be reloaded, for the Low Priority
DMA Engine. */
uint64_t csize : 14; /**< The size in words of the DMA Instruction Chunk.
This value should only be written once. After
writing this value a new value will not be
recognized until the end of the DMA I-Chunk is
reached. */
#else
uint64_t csize : 14;
uint64_t lp_enb : 1;
uint64_t hp_enb : 1;
uint64_t o_mode : 1;
uint64_t o_es : 2;
uint64_t o_ns : 1;
uint64_t o_ro : 1;
uint64_t o_add1 : 1;
uint64_t fpa_que : 3;
uint64_t dwb_ichk : 9;
uint64_t dwb_denb : 1;
uint64_t b0_lend : 1;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_npi_dma_control_s cn30xx;
struct cvmx_npi_dma_control_s cn31xx;
struct cvmx_npi_dma_control_s cn38xx;
struct cvmx_npi_dma_control_s cn38xxp2;
struct cvmx_npi_dma_control_s cn50xx;
struct cvmx_npi_dma_control_s cn58xx;
struct cvmx_npi_dma_control_s cn58xxp1;
} cvmx_npi_dma_control_t;
/**
* cvmx_npi_dma_highp_counts
*
* NPI_DMA_HIGHP_COUNTS = NPI's High Priority DMA Counts
*
* Values for determing the number of instructions for High Priority DMA in the NPI.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_dma_highp_counts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_39_63 : 25;
uint64_t fcnt : 7; /**< Number of words in the Instruction FIFO. */
uint64_t dbell : 32; /**< Number of available words of Instructions to read. */
#else
uint64_t dbell : 32;
uint64_t fcnt : 7;
uint64_t reserved_39_63 : 25;
#endif
} s;
struct cvmx_npi_dma_highp_counts_s cn30xx;
struct cvmx_npi_dma_highp_counts_s cn31xx;
struct cvmx_npi_dma_highp_counts_s cn38xx;
struct cvmx_npi_dma_highp_counts_s cn38xxp2;
struct cvmx_npi_dma_highp_counts_s cn50xx;
struct cvmx_npi_dma_highp_counts_s cn58xx;
struct cvmx_npi_dma_highp_counts_s cn58xxp1;
} cvmx_npi_dma_highp_counts_t;
/**
* cvmx_npi_dma_highp_naddr
*
* NPI_DMA_HIGHP_NADDR = NPI's High Priority DMA Next Ichunk Address
*
* Place NPI will read the next Ichunk data from. This is valid when state is 0
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_dma_highp_naddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t state : 4; /**< The DMA instruction engine state vector.
Typical value is 0 (IDLE). */
uint64_t addr : 36; /**< The next L2C address to read DMA instructions
from for the High Priority DMA engine. */
#else
uint64_t addr : 36;
uint64_t state : 4;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_npi_dma_highp_naddr_s cn30xx;
struct cvmx_npi_dma_highp_naddr_s cn31xx;
struct cvmx_npi_dma_highp_naddr_s cn38xx;
struct cvmx_npi_dma_highp_naddr_s cn38xxp2;
struct cvmx_npi_dma_highp_naddr_s cn50xx;
struct cvmx_npi_dma_highp_naddr_s cn58xx;
struct cvmx_npi_dma_highp_naddr_s cn58xxp1;
} cvmx_npi_dma_highp_naddr_t;
/**
* cvmx_npi_dma_lowp_counts
*
* NPI_DMA_LOWP_COUNTS = NPI's Low Priority DMA Counts
*
* Values for determing the number of instructions for Low Priority DMA in the NPI.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_dma_lowp_counts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_39_63 : 25;
uint64_t fcnt : 7; /**< Number of words in the Instruction FIFO. */
uint64_t dbell : 32; /**< Number of available words of Instructions to read. */
#else
uint64_t dbell : 32;
uint64_t fcnt : 7;
uint64_t reserved_39_63 : 25;
#endif
} s;
struct cvmx_npi_dma_lowp_counts_s cn30xx;
struct cvmx_npi_dma_lowp_counts_s cn31xx;
struct cvmx_npi_dma_lowp_counts_s cn38xx;
struct cvmx_npi_dma_lowp_counts_s cn38xxp2;
struct cvmx_npi_dma_lowp_counts_s cn50xx;
struct cvmx_npi_dma_lowp_counts_s cn58xx;
struct cvmx_npi_dma_lowp_counts_s cn58xxp1;
} cvmx_npi_dma_lowp_counts_t;
/**
* cvmx_npi_dma_lowp_naddr
*
* NPI_DMA_LOWP_NADDR = NPI's Low Priority DMA Next Ichunk Address
*
* Place NPI will read the next Ichunk data from. This is valid when state is 0
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_dma_lowp_naddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t state : 4; /**< The DMA instruction engine state vector.
Typical value is 0 (IDLE). */
uint64_t addr : 36; /**< The next L2C address to read DMA instructions
from for the Low Priority DMA engine. */
#else
uint64_t addr : 36;
uint64_t state : 4;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_npi_dma_lowp_naddr_s cn30xx;
struct cvmx_npi_dma_lowp_naddr_s cn31xx;
struct cvmx_npi_dma_lowp_naddr_s cn38xx;
struct cvmx_npi_dma_lowp_naddr_s cn38xxp2;
struct cvmx_npi_dma_lowp_naddr_s cn50xx;
struct cvmx_npi_dma_lowp_naddr_s cn58xx;
struct cvmx_npi_dma_lowp_naddr_s cn58xxp1;
} cvmx_npi_dma_lowp_naddr_t;
/**
* cvmx_npi_highp_dbell
*
* NPI_HIGHP_DBELL = High Priority Door Bell
*
* The door bell register for the high priority DMA queue.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_highp_dbell_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t dbell : 16; /**< The value written to this register is added to the
number of 8byte words to be read and processes for
the high priority dma queue. */
#else
uint64_t dbell : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_npi_highp_dbell_s cn30xx;
struct cvmx_npi_highp_dbell_s cn31xx;
struct cvmx_npi_highp_dbell_s cn38xx;
struct cvmx_npi_highp_dbell_s cn38xxp2;
struct cvmx_npi_highp_dbell_s cn50xx;
struct cvmx_npi_highp_dbell_s cn58xx;
struct cvmx_npi_highp_dbell_s cn58xxp1;
} cvmx_npi_highp_dbell_t;
/**
* cvmx_npi_highp_ibuff_saddr
*
* NPI_HIGHP_IBUFF_SADDR = DMA High Priority Instruction Buffer Starting Address
*
* The address to start reading Instructions from for HIGHP.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_highp_ibuff_saddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t saddr : 36; /**< The starting address to read the first instruction. */
#else
uint64_t saddr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_npi_highp_ibuff_saddr_s cn30xx;
struct cvmx_npi_highp_ibuff_saddr_s cn31xx;
struct cvmx_npi_highp_ibuff_saddr_s cn38xx;
struct cvmx_npi_highp_ibuff_saddr_s cn38xxp2;
struct cvmx_npi_highp_ibuff_saddr_s cn50xx;
struct cvmx_npi_highp_ibuff_saddr_s cn58xx;
struct cvmx_npi_highp_ibuff_saddr_s cn58xxp1;
} cvmx_npi_highp_ibuff_saddr_t;
/**
* cvmx_npi_input_control
*
* NPI_INPUT_CONTROL = NPI's Input Control Register
*
* Control for reads for gather list and instructions.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_input_control_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t pkt_rr : 1; /**< When set '1' the input packet selection will be
made with a Round Robin arbitration. When '0'
the input packet port is fixed in priority,
where the lower port number has higher priority.
PASS3 Field */
uint64_t pbp_dhi : 13; /**< Field when in [PBP] is set to be used in
calculating a DPTR. */
uint64_t d_nsr : 1; /**< Enables '1' NoSnoop for reading of
gather data. */
uint64_t d_esr : 2; /**< The Endian-Swap-Mode for reading of
gather data. */
uint64_t d_ror : 1; /**< Enables '1' Relaxed Ordering for reading of
gather data. */
uint64_t use_csr : 1; /**< When set '1' the csr value will be used for
ROR, ESR, and NSR. When clear '0' the value in
DPTR will be used. In turn the bits not used for
ROR, ESR, and NSR, will be used for bits [63:60]
of the address used to fetch packet data. */
uint64_t nsr : 1; /**< Enables '1' NoSnoop for reading of
gather list and gather instruction. */
uint64_t esr : 2; /**< The Endian-Swap-Mode for reading of
gather list and gather instruction. */
uint64_t ror : 1; /**< Enables '1' Relaxed Ordering for reading of
gather list and gather instruction. */
#else
uint64_t ror : 1;
uint64_t esr : 2;
uint64_t nsr : 1;
uint64_t use_csr : 1;
uint64_t d_ror : 1;
uint64_t d_esr : 2;
uint64_t d_nsr : 1;
uint64_t pbp_dhi : 13;
uint64_t pkt_rr : 1;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_npi_input_control_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_22_63 : 42;
uint64_t pbp_dhi : 13; /**< Field when in [PBP] is set to be used in
calculating a DPTR. */
uint64_t d_nsr : 1; /**< Enables '1' NoSnoop for reading of
gather data. */
uint64_t d_esr : 2; /**< The Endian-Swap-Mode for reading of
gather data. */
uint64_t d_ror : 1; /**< Enables '1' Relaxed Ordering for reading of
gather data. */
uint64_t use_csr : 1; /**< When set '1' the csr value will be used for
ROR, ESR, and NSR. When clear '0' the value in
DPTR will be used. In turn the bits not used for
ROR, ESR, and NSR, will be used for bits [63:60]
of the address used to fetch packet data. */
uint64_t nsr : 1; /**< Enables '1' NoSnoop for reading of
gather list and gather instruction. */
uint64_t esr : 2; /**< The Endian-Swap-Mode for reading of
gather list and gather instruction. */
uint64_t ror : 1; /**< Enables '1' Relaxed Ordering for reading of
gather list and gather instruction. */
#else
uint64_t ror : 1;
uint64_t esr : 2;
uint64_t nsr : 1;
uint64_t use_csr : 1;
uint64_t d_ror : 1;
uint64_t d_esr : 2;
uint64_t d_nsr : 1;
uint64_t pbp_dhi : 13;
uint64_t reserved_22_63 : 42;
#endif
} cn30xx;
struct cvmx_npi_input_control_cn30xx cn31xx;
struct cvmx_npi_input_control_s cn38xx;
struct cvmx_npi_input_control_cn30xx cn38xxp2;
struct cvmx_npi_input_control_s cn50xx;
struct cvmx_npi_input_control_s cn58xx;
struct cvmx_npi_input_control_s cn58xxp1;
} cvmx_npi_input_control_t;
/**
* cvmx_npi_int_enb
*
* NPI_INTERRUPT_ENB = NPI's Interrupt Enable Register
*
* Used to enable the various interrupting conditions of NPI
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t q1_a_f : 1; /**< Enables NPI_INT_SUM[Q1_A_F] to generate an
interrupt. */
uint64_t q1_s_e : 1; /**< Enables NPI_INT_SUM[Q1_S_E] to generate an
interrupt. */
uint64_t pdf_p_f : 1; /**< Enables NPI_INT_SUM[PDF_P_F] to generate an
interrupt. */
uint64_t pdf_p_e : 1; /**< Enables NPI_INT_SUM[PDF_P_E] to generate an
interrupt. */
uint64_t pcf_p_f : 1; /**< Enables NPI_INT_SUM[PCF_P_F] to generate an
interrupt. */
uint64_t pcf_p_e : 1; /**< Enables NPI_INT_SUM[PCF_P_E] to generate an
interrupt. */
uint64_t rdx_s_e : 1; /**< Enables NPI_INT_SUM[RDX_S_E] to generate an
interrupt. */
uint64_t rwx_s_e : 1; /**< Enables NPI_INT_SUM[RWX_S_E] to generate an
interrupt. */
uint64_t pnc_a_f : 1; /**< Enables NPI_INT_SUM[PNC_A_F] to generate an
interrupt. */
uint64_t pnc_s_e : 1; /**< Enables NPI_INT_SUM[PNC_S_E] to generate an
interrupt. */
uint64_t com_a_f : 1; /**< Enables NPI_INT_SUM[COM_A_F] to generate an
interrupt. */
uint64_t com_s_e : 1; /**< Enables NPI_INT_SUM[COM_S_E] to generate an
interrupt. */
uint64_t q3_a_f : 1; /**< Enables NPI_INT_SUM[Q3_A_F] to generate an
interrupt. */
uint64_t q3_s_e : 1; /**< Enables NPI_INT_SUM[Q3_S_E] to generate an
interrupt. */
uint64_t q2_a_f : 1; /**< Enables NPI_INT_SUM[Q2_A_F] to generate an
interrupt. */
uint64_t q2_s_e : 1; /**< Enables NPI_INT_SUM[Q2_S_E] to generate an
interrupt. */
uint64_t pcr_a_f : 1; /**< Enables NPI_INT_SUM[PCR_A_F] to generate an
interrupt. */
uint64_t pcr_s_e : 1; /**< Enables NPI_INT_SUM[PCR_S_E] to generate an
interrupt. */
uint64_t fcr_a_f : 1; /**< Enables NPI_INT_SUM[FCR_A_F] to generate an
interrupt. */
uint64_t fcr_s_e : 1; /**< Enables NPI_INT_SUM[FCR_S_E] to generate an
interrupt. */
uint64_t iobdma : 1; /**< Enables NPI_INT_SUM[IOBDMA] to generate an
interrupt. */
uint64_t p_dperr : 1; /**< Enables NPI_INT_SUM[P_DPERR] to generate an
interrupt. */
uint64_t win_rto : 1; /**< Enables NPI_INT_SUM[WIN_RTO] to generate an
interrupt. */
uint64_t i3_pperr : 1; /**< Enables NPI_INT_SUM[I3_PPERR] to generate an
interrupt. */
uint64_t i2_pperr : 1; /**< Enables NPI_INT_SUM[I2_PPERR] to generate an
interrupt. */
uint64_t i1_pperr : 1; /**< Enables NPI_INT_SUM[I1_PPERR] to generate an
interrupt. */
uint64_t i0_pperr : 1; /**< Enables NPI_INT_SUM[I0_PPERR] to generate an
interrupt. */
uint64_t p3_ptout : 1; /**< Enables NPI_INT_SUM[P3_PTOUT] to generate an
interrupt. */
uint64_t p2_ptout : 1; /**< Enables NPI_INT_SUM[P2_PTOUT] to generate an
interrupt. */
uint64_t p1_ptout : 1; /**< Enables NPI_INT_SUM[P1_PTOUT] to generate an
interrupt. */
uint64_t p0_ptout : 1; /**< Enables NPI_INT_SUM[P0_PTOUT] to generate an
interrupt. */
uint64_t p3_pperr : 1; /**< Enables NPI_INT_SUM[P3_PPERR] to generate an
interrupt. */
uint64_t p2_pperr : 1; /**< Enables NPI_INT_SUM[P2_PPERR] to generate an
interrupt. */
uint64_t p1_pperr : 1; /**< Enables NPI_INT_SUM[P1_PPERR] to generate an
interrupt. */
uint64_t p0_pperr : 1; /**< Enables NPI_INT_SUM[P0_PPERR] to generate an
interrupt. */
uint64_t g3_rtout : 1; /**< Enables NPI_INT_SUM[G3_RTOUT] to generate an
interrupt. */
uint64_t g2_rtout : 1; /**< Enables NPI_INT_SUM[G2_RTOUT] to generate an
interrupt. */
uint64_t g1_rtout : 1; /**< Enables NPI_INT_SUM[G1_RTOUT] to generate an
interrupt. */
uint64_t g0_rtout : 1; /**< Enables NPI_INT_SUM[G0_RTOUT] to generate an
interrupt. */
uint64_t p3_perr : 1; /**< Enables NPI_INT_SUM[P3_PERR] to generate an
interrupt. */
uint64_t p2_perr : 1; /**< Enables NPI_INT_SUM[P2_PERR] to generate an
interrupt. */
uint64_t p1_perr : 1; /**< Enables NPI_INT_SUM[P1_PERR] to generate an
interrupt. */
uint64_t p0_perr : 1; /**< Enables NPI_INT_SUM[P0_PERR] to generate an
interrupt. */
uint64_t p3_rtout : 1; /**< Enables NPI_INT_SUM[P3_RTOUT] to generate an
interrupt. */
uint64_t p2_rtout : 1; /**< Enables NPI_INT_SUM[P2_RTOUT] to generate an
interrupt. */
uint64_t p1_rtout : 1; /**< Enables NPI_INT_SUM[P1_RTOUT] to generate an
interrupt. */
uint64_t p0_rtout : 1; /**< Enables NPI_INT_SUM[P0_RTOUT] to generate an
interrupt. */
uint64_t i3_overf : 1; /**< Enables NPI_INT_SUM[I3_OVERF] to generate an
interrupt. */
uint64_t i2_overf : 1; /**< Enables NPI_INT_SUM[I2_OVERF] to generate an
interrupt. */
uint64_t i1_overf : 1; /**< Enables NPI_INT_SUM[I1_OVERF] to generate an
interrupt. */
uint64_t i0_overf : 1; /**< Enables NPI_INT_SUM[I0_OVERF] to generate an
interrupt. */
uint64_t i3_rtout : 1; /**< Enables NPI_INT_SUM[I3_RTOUT] to generate an
interrupt. */
uint64_t i2_rtout : 1; /**< Enables NPI_INT_SUM[I2_RTOUT] to generate an
interrupt. */
uint64_t i1_rtout : 1; /**< Enables NPI_INT_SUM[I1_RTOUT] to generate an
interrupt. */
uint64_t i0_rtout : 1; /**< Enables NPI_INT_SUM[I0_RTOUT] to generate an
interrupt. */
uint64_t po3_2sml : 1; /**< Enables NPI_INT_SUM[PO3_2SML] to generate an
interrupt. */
uint64_t po2_2sml : 1; /**< Enables NPI_INT_SUM[PO2_2SML] to generate an
interrupt. */
uint64_t po1_2sml : 1; /**< Enables NPI_INT_SUM[PO1_2SML] to generate an
interrupt. */
uint64_t po0_2sml : 1; /**< Enables NPI_INT_SUM[PO0_2SML] to generate an
interrupt. */
uint64_t pci_rsl : 1; /**< Enables NPI_INT_SUM[PCI_RSL] to generate an
interrupt. */
uint64_t rml_wto : 1; /**< Enables NPI_INT_SUM[RML_WTO] to generate an
interrupt. */
uint64_t rml_rto : 1; /**< Enables NPI_INT_SUM[RML_RTO] to generate an
interrupt. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t pci_rsl : 1;
uint64_t po0_2sml : 1;
uint64_t po1_2sml : 1;
uint64_t po2_2sml : 1;
uint64_t po3_2sml : 1;
uint64_t i0_rtout : 1;
uint64_t i1_rtout : 1;
uint64_t i2_rtout : 1;
uint64_t i3_rtout : 1;
uint64_t i0_overf : 1;
uint64_t i1_overf : 1;
uint64_t i2_overf : 1;
uint64_t i3_overf : 1;
uint64_t p0_rtout : 1;
uint64_t p1_rtout : 1;
uint64_t p2_rtout : 1;
uint64_t p3_rtout : 1;
uint64_t p0_perr : 1;
uint64_t p1_perr : 1;
uint64_t p2_perr : 1;
uint64_t p3_perr : 1;
uint64_t g0_rtout : 1;
uint64_t g1_rtout : 1;
uint64_t g2_rtout : 1;
uint64_t g3_rtout : 1;
uint64_t p0_pperr : 1;
uint64_t p1_pperr : 1;
uint64_t p2_pperr : 1;
uint64_t p3_pperr : 1;
uint64_t p0_ptout : 1;
uint64_t p1_ptout : 1;
uint64_t p2_ptout : 1;
uint64_t p3_ptout : 1;
uint64_t i0_pperr : 1;
uint64_t i1_pperr : 1;
uint64_t i2_pperr : 1;
uint64_t i3_pperr : 1;
uint64_t win_rto : 1;
uint64_t p_dperr : 1;
uint64_t iobdma : 1;
uint64_t fcr_s_e : 1;
uint64_t fcr_a_f : 1;
uint64_t pcr_s_e : 1;
uint64_t pcr_a_f : 1;
uint64_t q2_s_e : 1;
uint64_t q2_a_f : 1;
uint64_t q3_s_e : 1;
uint64_t q3_a_f : 1;
uint64_t com_s_e : 1;
uint64_t com_a_f : 1;
uint64_t pnc_s_e : 1;
uint64_t pnc_a_f : 1;
uint64_t rwx_s_e : 1;
uint64_t rdx_s_e : 1;
uint64_t pcf_p_e : 1;
uint64_t pcf_p_f : 1;
uint64_t pdf_p_e : 1;
uint64_t pdf_p_f : 1;
uint64_t q1_s_e : 1;
uint64_t q1_a_f : 1;
uint64_t reserved_62_63 : 2;
#endif
} s;
struct cvmx_npi_int_enb_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t q1_a_f : 1; /**< Enables NPI_INT_SUM[Q1_A_F] to generate an
interrupt. */
uint64_t q1_s_e : 1; /**< Enables NPI_INT_SUM[Q1_S_E] to generate an
interrupt. */
uint64_t pdf_p_f : 1; /**< Enables NPI_INT_SUM[PDF_P_F] to generate an
interrupt. */
uint64_t pdf_p_e : 1; /**< Enables NPI_INT_SUM[PDF_P_E] to generate an
interrupt. */
uint64_t pcf_p_f : 1; /**< Enables NPI_INT_SUM[PCF_P_F] to generate an
interrupt. */
uint64_t pcf_p_e : 1; /**< Enables NPI_INT_SUM[PCF_P_E] to generate an
interrupt. */
uint64_t rdx_s_e : 1; /**< Enables NPI_INT_SUM[RDX_S_E] to generate an
interrupt. */
uint64_t rwx_s_e : 1; /**< Enables NPI_INT_SUM[RWX_S_E] to generate an
interrupt. */
uint64_t pnc_a_f : 1; /**< Enables NPI_INT_SUM[PNC_A_F] to generate an
interrupt. */
uint64_t pnc_s_e : 1; /**< Enables NPI_INT_SUM[PNC_S_E] to generate an
interrupt. */
uint64_t com_a_f : 1; /**< Enables NPI_INT_SUM[COM_A_F] to generate an
interrupt. */
uint64_t com_s_e : 1; /**< Enables NPI_INT_SUM[COM_S_E] to generate an
interrupt. */
uint64_t q3_a_f : 1; /**< Enables NPI_INT_SUM[Q3_A_F] to generate an
interrupt. */
uint64_t q3_s_e : 1; /**< Enables NPI_INT_SUM[Q3_S_E] to generate an
interrupt. */
uint64_t q2_a_f : 1; /**< Enables NPI_INT_SUM[Q2_A_F] to generate an
interrupt. */
uint64_t q2_s_e : 1; /**< Enables NPI_INT_SUM[Q2_S_E] to generate an
interrupt. */
uint64_t pcr_a_f : 1; /**< Enables NPI_INT_SUM[PCR_A_F] to generate an
interrupt. */
uint64_t pcr_s_e : 1; /**< Enables NPI_INT_SUM[PCR_S_E] to generate an
interrupt. */
uint64_t fcr_a_f : 1; /**< Enables NPI_INT_SUM[FCR_A_F] to generate an
interrupt. */
uint64_t fcr_s_e : 1; /**< Enables NPI_INT_SUM[FCR_S_E] to generate an
interrupt. */
uint64_t iobdma : 1; /**< Enables NPI_INT_SUM[IOBDMA] to generate an
interrupt. */
uint64_t p_dperr : 1; /**< Enables NPI_INT_SUM[P_DPERR] to generate an
interrupt. */
uint64_t win_rto : 1; /**< Enables NPI_INT_SUM[WIN_RTO] to generate an
interrupt. */
uint64_t reserved_36_38 : 3;
uint64_t i0_pperr : 1; /**< Enables NPI_INT_SUM[I0_PPERR] to generate an
interrupt. */
uint64_t reserved_32_34 : 3;
uint64_t p0_ptout : 1; /**< Enables NPI_INT_SUM[P0_PTOUT] to generate an
interrupt. */
uint64_t reserved_28_30 : 3;
uint64_t p0_pperr : 1; /**< Enables NPI_INT_SUM[P0_PPERR] to generate an
interrupt. */
uint64_t reserved_24_26 : 3;
uint64_t g0_rtout : 1; /**< Enables NPI_INT_SUM[G0_RTOUT] to generate an
interrupt. */
uint64_t reserved_20_22 : 3;
uint64_t p0_perr : 1; /**< Enables NPI_INT_SUM[P0_PERR] to generate an
interrupt. */
uint64_t reserved_16_18 : 3;
uint64_t p0_rtout : 1; /**< Enables NPI_INT_SUM[P0_RTOUT] to generate an
interrupt. */
uint64_t reserved_12_14 : 3;
uint64_t i0_overf : 1; /**< Enables NPI_INT_SUM[I0_OVERF] to generate an
interrupt. */
uint64_t reserved_8_10 : 3;
uint64_t i0_rtout : 1; /**< Enables NPI_INT_SUM[I0_RTOUT] to generate an
interrupt. */
uint64_t reserved_4_6 : 3;
uint64_t po0_2sml : 1; /**< Enables NPI_INT_SUM[PO0_2SML] to generate an
interrupt. */
uint64_t pci_rsl : 1; /**< Enables NPI_INT_SUM[PCI_RSL] to generate an
interrupt. */
uint64_t rml_wto : 1; /**< Enables NPI_INT_SUM[RML_WTO] to generate an
interrupt. */
uint64_t rml_rto : 1; /**< Enables NPI_INT_SUM[RML_RTO] to generate an
interrupt. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t pci_rsl : 1;
uint64_t po0_2sml : 1;
uint64_t reserved_4_6 : 3;
uint64_t i0_rtout : 1;
uint64_t reserved_8_10 : 3;
uint64_t i0_overf : 1;
uint64_t reserved_12_14 : 3;
uint64_t p0_rtout : 1;
uint64_t reserved_16_18 : 3;
uint64_t p0_perr : 1;
uint64_t reserved_20_22 : 3;
uint64_t g0_rtout : 1;
uint64_t reserved_24_26 : 3;
uint64_t p0_pperr : 1;
uint64_t reserved_28_30 : 3;
uint64_t p0_ptout : 1;
uint64_t reserved_32_34 : 3;
uint64_t i0_pperr : 1;
uint64_t reserved_36_38 : 3;
uint64_t win_rto : 1;
uint64_t p_dperr : 1;
uint64_t iobdma : 1;
uint64_t fcr_s_e : 1;
uint64_t fcr_a_f : 1;
uint64_t pcr_s_e : 1;
uint64_t pcr_a_f : 1;
uint64_t q2_s_e : 1;
uint64_t q2_a_f : 1;
uint64_t q3_s_e : 1;
uint64_t q3_a_f : 1;
uint64_t com_s_e : 1;
uint64_t com_a_f : 1;
uint64_t pnc_s_e : 1;
uint64_t pnc_a_f : 1;
uint64_t rwx_s_e : 1;
uint64_t rdx_s_e : 1;
uint64_t pcf_p_e : 1;
uint64_t pcf_p_f : 1;
uint64_t pdf_p_e : 1;
uint64_t pdf_p_f : 1;
uint64_t q1_s_e : 1;
uint64_t q1_a_f : 1;
uint64_t reserved_62_63 : 2;
#endif
} cn30xx;
struct cvmx_npi_int_enb_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t q1_a_f : 1; /**< Enables NPI_INT_SUM[Q1_A_F] to generate an
interrupt. */
uint64_t q1_s_e : 1; /**< Enables NPI_INT_SUM[Q1_S_E] to generate an
interrupt. */
uint64_t pdf_p_f : 1; /**< Enables NPI_INT_SUM[PDF_P_F] to generate an
interrupt. */
uint64_t pdf_p_e : 1; /**< Enables NPI_INT_SUM[PDF_P_E] to generate an
interrupt. */
uint64_t pcf_p_f : 1; /**< Enables NPI_INT_SUM[PCF_P_F] to generate an
interrupt. */
uint64_t pcf_p_e : 1; /**< Enables NPI_INT_SUM[PCF_P_E] to generate an
interrupt. */
uint64_t rdx_s_e : 1; /**< Enables NPI_INT_SUM[RDX_S_E] to generate an
interrupt. */
uint64_t rwx_s_e : 1; /**< Enables NPI_INT_SUM[RWX_S_E] to generate an
interrupt. */
uint64_t pnc_a_f : 1; /**< Enables NPI_INT_SUM[PNC_A_F] to generate an
interrupt. */
uint64_t pnc_s_e : 1; /**< Enables NPI_INT_SUM[PNC_S_E] to generate an
interrupt. */
uint64_t com_a_f : 1; /**< Enables NPI_INT_SUM[COM_A_F] to generate an
interrupt. */
uint64_t com_s_e : 1; /**< Enables NPI_INT_SUM[COM_S_E] to generate an
interrupt. */
uint64_t q3_a_f : 1; /**< Enables NPI_INT_SUM[Q3_A_F] to generate an
interrupt. */
uint64_t q3_s_e : 1; /**< Enables NPI_INT_SUM[Q3_S_E] to generate an
interrupt. */
uint64_t q2_a_f : 1; /**< Enables NPI_INT_SUM[Q2_A_F] to generate an
interrupt. */
uint64_t q2_s_e : 1; /**< Enables NPI_INT_SUM[Q2_S_E] to generate an
interrupt. */
uint64_t pcr_a_f : 1; /**< Enables NPI_INT_SUM[PCR_A_F] to generate an
interrupt. */
uint64_t pcr_s_e : 1; /**< Enables NPI_INT_SUM[PCR_S_E] to generate an
interrupt. */
uint64_t fcr_a_f : 1; /**< Enables NPI_INT_SUM[FCR_A_F] to generate an
interrupt. */
uint64_t fcr_s_e : 1; /**< Enables NPI_INT_SUM[FCR_S_E] to generate an
interrupt. */
uint64_t iobdma : 1; /**< Enables NPI_INT_SUM[IOBDMA] to generate an
interrupt. */
uint64_t p_dperr : 1; /**< Enables NPI_INT_SUM[P_DPERR] to generate an
interrupt. */
uint64_t win_rto : 1; /**< Enables NPI_INT_SUM[WIN_RTO] to generate an
interrupt. */
uint64_t reserved_37_38 : 2;
uint64_t i1_pperr : 1; /**< Enables NPI_INT_SUM[I1_PPERR] to generate an
interrupt. */
uint64_t i0_pperr : 1; /**< Enables NPI_INT_SUM[I0_PPERR] to generate an
interrupt. */
uint64_t reserved_33_34 : 2;
uint64_t p1_ptout : 1; /**< Enables NPI_INT_SUM[P1_PTOUT] to generate an
interrupt. */
uint64_t p0_ptout : 1; /**< Enables NPI_INT_SUM[P0_PTOUT] to generate an
interrupt. */
uint64_t reserved_29_30 : 2;
uint64_t p1_pperr : 1; /**< Enables NPI_INT_SUM[P1_PPERR] to generate an
interrupt. */
uint64_t p0_pperr : 1; /**< Enables NPI_INT_SUM[P0_PPERR] to generate an
interrupt. */
uint64_t reserved_25_26 : 2;
uint64_t g1_rtout : 1; /**< Enables NPI_INT_SUM[G1_RTOUT] to generate an
interrupt. */
uint64_t g0_rtout : 1; /**< Enables NPI_INT_SUM[G0_RTOUT] to generate an
interrupt. */
uint64_t reserved_21_22 : 2;
uint64_t p1_perr : 1; /**< Enables NPI_INT_SUM[P1_PERR] to generate an
interrupt. */
uint64_t p0_perr : 1; /**< Enables NPI_INT_SUM[P0_PERR] to generate an
interrupt. */
uint64_t reserved_17_18 : 2;
uint64_t p1_rtout : 1; /**< Enables NPI_INT_SUM[P1_RTOUT] to generate an
interrupt. */
uint64_t p0_rtout : 1; /**< Enables NPI_INT_SUM[P0_RTOUT] to generate an
interrupt. */
uint64_t reserved_13_14 : 2;
uint64_t i1_overf : 1; /**< Enables NPI_INT_SUM[I1_OVERF] to generate an
interrupt. */
uint64_t i0_overf : 1; /**< Enables NPI_INT_SUM[I0_OVERF] to generate an
interrupt. */
uint64_t reserved_9_10 : 2;
uint64_t i1_rtout : 1; /**< Enables NPI_INT_SUM[I1_RTOUT] to generate an
interrupt. */
uint64_t i0_rtout : 1; /**< Enables NPI_INT_SUM[I0_RTOUT] to generate an
interrupt. */
uint64_t reserved_5_6 : 2;
uint64_t po1_2sml : 1; /**< Enables NPI_INT_SUM[PO1_2SML] to generate an
interrupt. */
uint64_t po0_2sml : 1; /**< Enables NPI_INT_SUM[PO0_2SML] to generate an
interrupt. */
uint64_t pci_rsl : 1; /**< Enables NPI_INT_SUM[PCI_RSL] to generate an
interrupt. */
uint64_t rml_wto : 1; /**< Enables NPI_INT_SUM[RML_WTO] to generate an
interrupt. */
uint64_t rml_rto : 1; /**< Enables NPI_INT_SUM[RML_RTO] to generate an
interrupt. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t pci_rsl : 1;
uint64_t po0_2sml : 1;
uint64_t po1_2sml : 1;
uint64_t reserved_5_6 : 2;
uint64_t i0_rtout : 1;
uint64_t i1_rtout : 1;
uint64_t reserved_9_10 : 2;
uint64_t i0_overf : 1;
uint64_t i1_overf : 1;
uint64_t reserved_13_14 : 2;
uint64_t p0_rtout : 1;
uint64_t p1_rtout : 1;
uint64_t reserved_17_18 : 2;
uint64_t p0_perr : 1;
uint64_t p1_perr : 1;
uint64_t reserved_21_22 : 2;
uint64_t g0_rtout : 1;
uint64_t g1_rtout : 1;
uint64_t reserved_25_26 : 2;
uint64_t p0_pperr : 1;
uint64_t p1_pperr : 1;
uint64_t reserved_29_30 : 2;
uint64_t p0_ptout : 1;
uint64_t p1_ptout : 1;
uint64_t reserved_33_34 : 2;
uint64_t i0_pperr : 1;
uint64_t i1_pperr : 1;
uint64_t reserved_37_38 : 2;
uint64_t win_rto : 1;
uint64_t p_dperr : 1;
uint64_t iobdma : 1;
uint64_t fcr_s_e : 1;
uint64_t fcr_a_f : 1;
uint64_t pcr_s_e : 1;
uint64_t pcr_a_f : 1;
uint64_t q2_s_e : 1;
uint64_t q2_a_f : 1;
uint64_t q3_s_e : 1;
uint64_t q3_a_f : 1;
uint64_t com_s_e : 1;
uint64_t com_a_f : 1;
uint64_t pnc_s_e : 1;
uint64_t pnc_a_f : 1;
uint64_t rwx_s_e : 1;
uint64_t rdx_s_e : 1;
uint64_t pcf_p_e : 1;
uint64_t pcf_p_f : 1;
uint64_t pdf_p_e : 1;
uint64_t pdf_p_f : 1;
uint64_t q1_s_e : 1;
uint64_t q1_a_f : 1;
uint64_t reserved_62_63 : 2;
#endif
} cn31xx;
struct cvmx_npi_int_enb_s cn38xx;
struct cvmx_npi_int_enb_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_42_63 : 22;
uint64_t iobdma : 1; /**< Enables NPI_INT_SUM[IOBDMA] to generate an
interrupt. */
uint64_t p_dperr : 1; /**< Enables NPI_INT_SUM[P_DPERR] to generate an
interrupt. */
uint64_t win_rto : 1; /**< Enables NPI_INT_SUM[WIN_RTO] to generate an
interrupt. */
uint64_t i3_pperr : 1; /**< Enables NPI_INT_SUM[I3_PPERR] to generate an
interrupt. */
uint64_t i2_pperr : 1; /**< Enables NPI_INT_SUM[I2_PPERR] to generate an
interrupt. */
uint64_t i1_pperr : 1; /**< Enables NPI_INT_SUM[I1_PPERR] to generate an
interrupt. */
uint64_t i0_pperr : 1; /**< Enables NPI_INT_SUM[I0_PPERR] to generate an
interrupt. */
uint64_t p3_ptout : 1; /**< Enables NPI_INT_SUM[P3_PTOUT] to generate an
interrupt. */
uint64_t p2_ptout : 1; /**< Enables NPI_INT_SUM[P2_PTOUT] to generate an
interrupt. */
uint64_t p1_ptout : 1; /**< Enables NPI_INT_SUM[P1_PTOUT] to generate an
interrupt. */
uint64_t p0_ptout : 1; /**< Enables NPI_INT_SUM[P0_PTOUT] to generate an
interrupt. */
uint64_t p3_pperr : 1; /**< Enables NPI_INT_SUM[P3_PPERR] to generate an
interrupt. */
uint64_t p2_pperr : 1; /**< Enables NPI_INT_SUM[P2_PPERR] to generate an
interrupt. */
uint64_t p1_pperr : 1; /**< Enables NPI_INT_SUM[P1_PPERR] to generate an
interrupt. */
uint64_t p0_pperr : 1; /**< Enables NPI_INT_SUM[P0_PPERR] to generate an
interrupt. */
uint64_t g3_rtout : 1; /**< Enables NPI_INT_SUM[G3_RTOUT] to generate an
interrupt. */
uint64_t g2_rtout : 1; /**< Enables NPI_INT_SUM[G2_RTOUT] to generate an
interrupt. */
uint64_t g1_rtout : 1; /**< Enables NPI_INT_SUM[G1_RTOUT] to generate an
interrupt. */
uint64_t g0_rtout : 1; /**< Enables NPI_INT_SUM[G0_RTOUT] to generate an
interrupt. */
uint64_t p3_perr : 1; /**< Enables NPI_INT_SUM[P3_PERR] to generate an
interrupt. */
uint64_t p2_perr : 1; /**< Enables NPI_INT_SUM[P2_PERR] to generate an
interrupt. */
uint64_t p1_perr : 1; /**< Enables NPI_INT_SUM[P1_PERR] to generate an
interrupt. */
uint64_t p0_perr : 1; /**< Enables NPI_INT_SUM[P0_PERR] to generate an
interrupt. */
uint64_t p3_rtout : 1; /**< Enables NPI_INT_SUM[P3_RTOUT] to generate an
interrupt. */
uint64_t p2_rtout : 1; /**< Enables NPI_INT_SUM[P2_RTOUT] to generate an
interrupt. */
uint64_t p1_rtout : 1; /**< Enables NPI_INT_SUM[P1_RTOUT] to generate an
interrupt. */
uint64_t p0_rtout : 1; /**< Enables NPI_INT_SUM[P0_RTOUT] to generate an
interrupt. */
uint64_t i3_overf : 1; /**< Enables NPI_INT_SUM[I3_OVERF] to generate an
interrupt. */
uint64_t i2_overf : 1; /**< Enables NPI_INT_SUM[I2_OVERF] to generate an
interrupt. */
uint64_t i1_overf : 1; /**< Enables NPI_INT_SUM[I1_OVERF] to generate an
interrupt. */
uint64_t i0_overf : 1; /**< Enables NPI_INT_SUM[I0_OVERF] to generate an
interrupt. */
uint64_t i3_rtout : 1; /**< Enables NPI_INT_SUM[I3_RTOUT] to generate an
interrupt. */
uint64_t i2_rtout : 1; /**< Enables NPI_INT_SUM[I2_RTOUT] to generate an
interrupt. */
uint64_t i1_rtout : 1; /**< Enables NPI_INT_SUM[I1_RTOUT] to generate an
interrupt. */
uint64_t i0_rtout : 1; /**< Enables NPI_INT_SUM[I0_RTOUT] to generate an
interrupt. */
uint64_t po3_2sml : 1; /**< Enables NPI_INT_SUM[PO3_2SML] to generate an
interrupt. */
uint64_t po2_2sml : 1; /**< Enables NPI_INT_SUM[PO2_2SML] to generate an
interrupt. */
uint64_t po1_2sml : 1; /**< Enables NPI_INT_SUM[PO1_2SML] to generate an
interrupt. */
uint64_t po0_2sml : 1; /**< Enables NPI_INT_SUM[PO0_2SML] to generate an
interrupt. */
uint64_t pci_rsl : 1; /**< Enables NPI_INT_SUM[PCI_RSL] to generate an
interrupt. */
uint64_t rml_wto : 1; /**< Enables NPI_INT_SUM[RML_WTO] to generate an
interrupt. */
uint64_t rml_rto : 1; /**< Enables NPI_INT_SUM[RML_RTO] to generate an
interrupt. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t pci_rsl : 1;
uint64_t po0_2sml : 1;
uint64_t po1_2sml : 1;
uint64_t po2_2sml : 1;
uint64_t po3_2sml : 1;
uint64_t i0_rtout : 1;
uint64_t i1_rtout : 1;
uint64_t i2_rtout : 1;
uint64_t i3_rtout : 1;
uint64_t i0_overf : 1;
uint64_t i1_overf : 1;
uint64_t i2_overf : 1;
uint64_t i3_overf : 1;
uint64_t p0_rtout : 1;
uint64_t p1_rtout : 1;
uint64_t p2_rtout : 1;
uint64_t p3_rtout : 1;
uint64_t p0_perr : 1;
uint64_t p1_perr : 1;
uint64_t p2_perr : 1;
uint64_t p3_perr : 1;
uint64_t g0_rtout : 1;
uint64_t g1_rtout : 1;
uint64_t g2_rtout : 1;
uint64_t g3_rtout : 1;
uint64_t p0_pperr : 1;
uint64_t p1_pperr : 1;
uint64_t p2_pperr : 1;
uint64_t p3_pperr : 1;
uint64_t p0_ptout : 1;
uint64_t p1_ptout : 1;
uint64_t p2_ptout : 1;
uint64_t p3_ptout : 1;
uint64_t i0_pperr : 1;
uint64_t i1_pperr : 1;
uint64_t i2_pperr : 1;
uint64_t i3_pperr : 1;
uint64_t win_rto : 1;
uint64_t p_dperr : 1;
uint64_t iobdma : 1;
uint64_t reserved_42_63 : 22;
#endif
} cn38xxp2;
struct cvmx_npi_int_enb_cn31xx cn50xx;
struct cvmx_npi_int_enb_s cn58xx;
struct cvmx_npi_int_enb_s cn58xxp1;
} cvmx_npi_int_enb_t;
/**
* cvmx_npi_int_sum
*
* NPI_INTERRUPT_SUM = NPI Interrupt Summary Register
*
* Set when an interrupt condition occurs, write '1' to clear.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t q1_a_f : 1; /**< Attempted to add when Queue-1 FIFO is full.
PASS3 Field. */
uint64_t q1_s_e : 1; /**< Attempted to subtract when Queue-1 FIFO is empty.
PASS3 Field. */
uint64_t pdf_p_f : 1; /**< Attempted to push a full PCN-DATA-FIFO.
PASS3 Field. */
uint64_t pdf_p_e : 1; /**< Attempted to pop an empty PCN-DATA-FIFO.
PASS3 Field. */
uint64_t pcf_p_f : 1; /**< Attempted to push a full PCN-CNT-FIFO.
PASS3 Field. */
uint64_t pcf_p_e : 1; /**< Attempted to pop an empty PCN-CNT-FIFO.
PASS3 Field. */
uint64_t rdx_s_e : 1; /**< Attempted to subtract when DPI-XFR-Wait count is 0.
PASS3 Field. */
uint64_t rwx_s_e : 1; /**< Attempted to subtract when RDN-XFR-Wait count is 0.
PASS3 Field. */
uint64_t pnc_a_f : 1; /**< Attempted to add when PNI-NPI Credits are max.
PASS3 Field. */
uint64_t pnc_s_e : 1; /**< Attempted to subtract when PNI-NPI Credits are 0.
PASS3 Field. */
uint64_t com_a_f : 1; /**< Attempted to add when PCN-Commit Counter is max.
PASS3 Field. */
uint64_t com_s_e : 1; /**< Attempted to subtract when PCN-Commit Counter is 0.
PASS3 Field. */
uint64_t q3_a_f : 1; /**< Attempted to add when Queue-3 FIFO is full.
PASS3 Field. */
uint64_t q3_s_e : 1; /**< Attempted to subtract when Queue-3 FIFO is empty.
PASS3 Field. */
uint64_t q2_a_f : 1; /**< Attempted to add when Queue-2 FIFO is full.
PASS3 Field. */
uint64_t q2_s_e : 1; /**< Attempted to subtract when Queue-2 FIFO is empty.
PASS3 Field. */
uint64_t pcr_a_f : 1; /**< Attempted to add when POW Credits is full.
PASS3 Field. */
uint64_t pcr_s_e : 1; /**< Attempted to subtract when POW Credits is empty.
PASS3 Field. */
uint64_t fcr_a_f : 1; /**< Attempted to add when FPA Credits is full.
PASS3 Field. */
uint64_t fcr_s_e : 1; /**< Attempted to subtract when FPA Credits is empty.
PASS3 Field. */
uint64_t iobdma : 1; /**< Requested IOBDMA read size exceeded 128 words. */
uint64_t p_dperr : 1; /**< If a parity error occured on data written to L2C
from the PCI this bit may be set. */
uint64_t win_rto : 1; /**< Windowed Load Timed Out. */
uint64_t i3_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t i2_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t i1_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t i0_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t p3_ptout : 1; /**< Port-3 output had a read timeout on a DATA/INFO
pair. */
uint64_t p2_ptout : 1; /**< Port-2 output had a read timeout on a DATA/INFO
pair. */
uint64_t p1_ptout : 1; /**< Port-1 output had a read timeout on a DATA/INFO
pair. */
uint64_t p0_ptout : 1; /**< Port-0 output had a read timeout on a DATA/INFO
pair. */
uint64_t p3_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t p2_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t p1_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t p0_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t g3_rtout : 1; /**< Port-3 had a read timeout while attempting to
read a gather list. */
uint64_t g2_rtout : 1; /**< Port-2 had a read timeout while attempting to
read a gather list. */
uint64_t g1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read a gather list. */
uint64_t g0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read a gather list. */
uint64_t p3_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p2_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p1_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p0_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p3_rtout : 1; /**< Port-3 had a read timeout while attempting to
read packet data. */
uint64_t p2_rtout : 1; /**< Port-2 had a read timeout while attempting to
read packet data. */
uint64_t p1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read packet data. */
uint64_t p0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read packet data. */
uint64_t i3_overf : 1; /**< Port-3 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i2_overf : 1; /**< Port-2 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i1_overf : 1; /**< Port-1 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i0_overf : 1; /**< Port-0 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i3_rtout : 1; /**< Port-3 had a read timeout while attempting to
read instructions. */
uint64_t i2_rtout : 1; /**< Port-2 had a read timeout while attempting to
read instructions. */
uint64_t i1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read instructions. */
uint64_t i0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read instructions. */
uint64_t po3_2sml : 1; /**< The packet being sent out on Port3 is smaller
than the NPI_BUFF_SIZE_OUTPUT3[ISIZE] field. */
uint64_t po2_2sml : 1; /**< The packet being sent out on Port2 is smaller
than the NPI_BUFF_SIZE_OUTPUT2[ISIZE] field. */
uint64_t po1_2sml : 1; /**< The packet being sent out on Port1 is smaller
than the NPI_BUFF_SIZE_OUTPUT1[ISIZE] field. */
uint64_t po0_2sml : 1; /**< The packet being sent out on Port0 is smaller
than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field. */
uint64_t pci_rsl : 1; /**< This '1' when a bit in PCI_INT_SUM2 is SET and the
corresponding bit in the PCI_INT_ENB2 is SET. */
uint64_t rml_wto : 1; /**< Set '1' when the RML does not receive a commit
back from a RSL after sending a write command to
a RSL. */
uint64_t rml_rto : 1; /**< Set '1' when the RML does not receive read data
back from a RSL after sending a read command to
a RSL. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t pci_rsl : 1;
uint64_t po0_2sml : 1;
uint64_t po1_2sml : 1;
uint64_t po2_2sml : 1;
uint64_t po3_2sml : 1;
uint64_t i0_rtout : 1;
uint64_t i1_rtout : 1;
uint64_t i2_rtout : 1;
uint64_t i3_rtout : 1;
uint64_t i0_overf : 1;
uint64_t i1_overf : 1;
uint64_t i2_overf : 1;
uint64_t i3_overf : 1;
uint64_t p0_rtout : 1;
uint64_t p1_rtout : 1;
uint64_t p2_rtout : 1;
uint64_t p3_rtout : 1;
uint64_t p0_perr : 1;
uint64_t p1_perr : 1;
uint64_t p2_perr : 1;
uint64_t p3_perr : 1;
uint64_t g0_rtout : 1;
uint64_t g1_rtout : 1;
uint64_t g2_rtout : 1;
uint64_t g3_rtout : 1;
uint64_t p0_pperr : 1;
uint64_t p1_pperr : 1;
uint64_t p2_pperr : 1;
uint64_t p3_pperr : 1;
uint64_t p0_ptout : 1;
uint64_t p1_ptout : 1;
uint64_t p2_ptout : 1;
uint64_t p3_ptout : 1;
uint64_t i0_pperr : 1;
uint64_t i1_pperr : 1;
uint64_t i2_pperr : 1;
uint64_t i3_pperr : 1;
uint64_t win_rto : 1;
uint64_t p_dperr : 1;
uint64_t iobdma : 1;
uint64_t fcr_s_e : 1;
uint64_t fcr_a_f : 1;
uint64_t pcr_s_e : 1;
uint64_t pcr_a_f : 1;
uint64_t q2_s_e : 1;
uint64_t q2_a_f : 1;
uint64_t q3_s_e : 1;
uint64_t q3_a_f : 1;
uint64_t com_s_e : 1;
uint64_t com_a_f : 1;
uint64_t pnc_s_e : 1;
uint64_t pnc_a_f : 1;
uint64_t rwx_s_e : 1;
uint64_t rdx_s_e : 1;
uint64_t pcf_p_e : 1;
uint64_t pcf_p_f : 1;
uint64_t pdf_p_e : 1;
uint64_t pdf_p_f : 1;
uint64_t q1_s_e : 1;
uint64_t q1_a_f : 1;
uint64_t reserved_62_63 : 2;
#endif
} s;
struct cvmx_npi_int_sum_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t q1_a_f : 1; /**< Attempted to add when Queue-1 FIFO is full. */
uint64_t q1_s_e : 1; /**< Attempted to subtract when Queue-1 FIFO is empty. */
uint64_t pdf_p_f : 1; /**< Attempted to push a full PCN-DATA-FIFO. */
uint64_t pdf_p_e : 1; /**< Attempted to pop an empty PCN-DATA-FIFO. */
uint64_t pcf_p_f : 1; /**< Attempted to push a full PCN-CNT-FIFO. */
uint64_t pcf_p_e : 1; /**< Attempted to pop an empty PCN-CNT-FIFO. */
uint64_t rdx_s_e : 1; /**< Attempted to subtract when DPI-XFR-Wait count is 0. */
uint64_t rwx_s_e : 1; /**< Attempted to subtract when RDN-XFR-Wait count is 0. */
uint64_t pnc_a_f : 1; /**< Attempted to add when PNI-NPI Credits are max. */
uint64_t pnc_s_e : 1; /**< Attempted to subtract when PNI-NPI Credits are 0. */
uint64_t com_a_f : 1; /**< Attempted to add when PCN-Commit Counter is max. */
uint64_t com_s_e : 1; /**< Attempted to subtract when PCN-Commit Counter is 0. */
uint64_t q3_a_f : 1; /**< Attempted to add when Queue-3 FIFO is full. */
uint64_t q3_s_e : 1; /**< Attempted to subtract when Queue-3 FIFO is empty. */
uint64_t q2_a_f : 1; /**< Attempted to add when Queue-2 FIFO is full. */
uint64_t q2_s_e : 1; /**< Attempted to subtract when Queue-2 FIFO is empty. */
uint64_t pcr_a_f : 1; /**< Attempted to add when POW Credits is full. */
uint64_t pcr_s_e : 1; /**< Attempted to subtract when POW Credits is empty. */
uint64_t fcr_a_f : 1; /**< Attempted to add when FPA Credits is full. */
uint64_t fcr_s_e : 1; /**< Attempted to subtract when FPA Credits is empty. */
uint64_t iobdma : 1; /**< Requested IOBDMA read size exceeded 128 words. */
uint64_t p_dperr : 1; /**< If a parity error occured on data written to L2C
from the PCI this bit may be set. */
uint64_t win_rto : 1; /**< Windowed Load Timed Out. */
uint64_t reserved_36_38 : 3;
uint64_t i0_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t reserved_32_34 : 3;
uint64_t p0_ptout : 1; /**< Port-0 output had a read timeout on a DATA/INFO
pair. */
uint64_t reserved_28_30 : 3;
uint64_t p0_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t reserved_24_26 : 3;
uint64_t g0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read a gather list. */
uint64_t reserved_20_22 : 3;
uint64_t p0_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t reserved_16_18 : 3;
uint64_t p0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read packet data. */
uint64_t reserved_12_14 : 3;
uint64_t i0_overf : 1; /**< Port-0 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t reserved_8_10 : 3;
uint64_t i0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read instructions. */
uint64_t reserved_4_6 : 3;
uint64_t po0_2sml : 1; /**< The packet being sent out on Port0 is smaller
than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field. */
uint64_t pci_rsl : 1; /**< This '1' when a bit in PCI_INT_SUM2 is SET and the
corresponding bit in the PCI_INT_ENB2 is SET. */
uint64_t rml_wto : 1; /**< Set '1' when the RML does not receive a commit
back from a RSL after sending a write command to
a RSL. */
uint64_t rml_rto : 1; /**< Set '1' when the RML does not receive read data
back from a RSL after sending a read command to
a RSL. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t pci_rsl : 1;
uint64_t po0_2sml : 1;
uint64_t reserved_4_6 : 3;
uint64_t i0_rtout : 1;
uint64_t reserved_8_10 : 3;
uint64_t i0_overf : 1;
uint64_t reserved_12_14 : 3;
uint64_t p0_rtout : 1;
uint64_t reserved_16_18 : 3;
uint64_t p0_perr : 1;
uint64_t reserved_20_22 : 3;
uint64_t g0_rtout : 1;
uint64_t reserved_24_26 : 3;
uint64_t p0_pperr : 1;
uint64_t reserved_28_30 : 3;
uint64_t p0_ptout : 1;
uint64_t reserved_32_34 : 3;
uint64_t i0_pperr : 1;
uint64_t reserved_36_38 : 3;
uint64_t win_rto : 1;
uint64_t p_dperr : 1;
uint64_t iobdma : 1;
uint64_t fcr_s_e : 1;
uint64_t fcr_a_f : 1;
uint64_t pcr_s_e : 1;
uint64_t pcr_a_f : 1;
uint64_t q2_s_e : 1;
uint64_t q2_a_f : 1;
uint64_t q3_s_e : 1;
uint64_t q3_a_f : 1;
uint64_t com_s_e : 1;
uint64_t com_a_f : 1;
uint64_t pnc_s_e : 1;
uint64_t pnc_a_f : 1;
uint64_t rwx_s_e : 1;
uint64_t rdx_s_e : 1;
uint64_t pcf_p_e : 1;
uint64_t pcf_p_f : 1;
uint64_t pdf_p_e : 1;
uint64_t pdf_p_f : 1;
uint64_t q1_s_e : 1;
uint64_t q1_a_f : 1;
uint64_t reserved_62_63 : 2;
#endif
} cn30xx;
struct cvmx_npi_int_sum_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t q1_a_f : 1; /**< Attempted to add when Queue-1 FIFO is full. */
uint64_t q1_s_e : 1; /**< Attempted to subtract when Queue-1 FIFO is empty. */
uint64_t pdf_p_f : 1; /**< Attempted to push a full PCN-DATA-FIFO. */
uint64_t pdf_p_e : 1; /**< Attempted to pop an empty PCN-DATA-FIFO. */
uint64_t pcf_p_f : 1; /**< Attempted to push a full PCN-CNT-FIFO. */
uint64_t pcf_p_e : 1; /**< Attempted to pop an empty PCN-CNT-FIFO. */
uint64_t rdx_s_e : 1; /**< Attempted to subtract when DPI-XFR-Wait count is 0. */
uint64_t rwx_s_e : 1; /**< Attempted to subtract when RDN-XFR-Wait count is 0. */
uint64_t pnc_a_f : 1; /**< Attempted to add when PNI-NPI Credits are max. */
uint64_t pnc_s_e : 1; /**< Attempted to subtract when PNI-NPI Credits are 0. */
uint64_t com_a_f : 1; /**< Attempted to add when PCN-Commit Counter is max. */
uint64_t com_s_e : 1; /**< Attempted to subtract when PCN-Commit Counter is 0. */
uint64_t q3_a_f : 1; /**< Attempted to add when Queue-3 FIFO is full. */
uint64_t q3_s_e : 1; /**< Attempted to subtract when Queue-3 FIFO is empty. */
uint64_t q2_a_f : 1; /**< Attempted to add when Queue-2 FIFO is full. */
uint64_t q2_s_e : 1; /**< Attempted to subtract when Queue-2 FIFO is empty. */
uint64_t pcr_a_f : 1; /**< Attempted to add when POW Credits is full. */
uint64_t pcr_s_e : 1; /**< Attempted to subtract when POW Credits is empty. */
uint64_t fcr_a_f : 1; /**< Attempted to add when FPA Credits is full. */
uint64_t fcr_s_e : 1; /**< Attempted to subtract when FPA Credits is empty. */
uint64_t iobdma : 1; /**< Requested IOBDMA read size exceeded 128 words. */
uint64_t p_dperr : 1; /**< If a parity error occured on data written to L2C
from the PCI this bit may be set. */
uint64_t win_rto : 1; /**< Windowed Load Timed Out. */
uint64_t reserved_37_38 : 2;
uint64_t i1_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t i0_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t reserved_33_34 : 2;
uint64_t p1_ptout : 1; /**< Port-1 output had a read timeout on a DATA/INFO
pair. */
uint64_t p0_ptout : 1; /**< Port-0 output had a read timeout on a DATA/INFO
pair. */
uint64_t reserved_29_30 : 2;
uint64_t p1_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t p0_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t reserved_25_26 : 2;
uint64_t g1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read a gather list. */
uint64_t g0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read a gather list. */
uint64_t reserved_21_22 : 2;
uint64_t p1_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p0_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t reserved_17_18 : 2;
uint64_t p1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read packet data. */
uint64_t p0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read packet data. */
uint64_t reserved_13_14 : 2;
uint64_t i1_overf : 1; /**< Port-1 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i0_overf : 1; /**< Port-0 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t reserved_9_10 : 2;
uint64_t i1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read instructions. */
uint64_t i0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read instructions. */
uint64_t reserved_5_6 : 2;
uint64_t po1_2sml : 1; /**< The packet being sent out on Port1 is smaller
than the NPI_BUFF_SIZE_OUTPUT1[ISIZE] field. */
uint64_t po0_2sml : 1; /**< The packet being sent out on Port0 is smaller
than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field. */
uint64_t pci_rsl : 1; /**< This '1' when a bit in PCI_INT_SUM2 is SET and the
corresponding bit in the PCI_INT_ENB2 is SET. */
uint64_t rml_wto : 1; /**< Set '1' when the RML does not receive a commit
back from a RSL after sending a write command to
a RSL. */
uint64_t rml_rto : 1; /**< Set '1' when the RML does not receive read data
back from a RSL after sending a read command to
a RSL. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t pci_rsl : 1;
uint64_t po0_2sml : 1;
uint64_t po1_2sml : 1;
uint64_t reserved_5_6 : 2;
uint64_t i0_rtout : 1;
uint64_t i1_rtout : 1;
uint64_t reserved_9_10 : 2;
uint64_t i0_overf : 1;
uint64_t i1_overf : 1;
uint64_t reserved_13_14 : 2;
uint64_t p0_rtout : 1;
uint64_t p1_rtout : 1;
uint64_t reserved_17_18 : 2;
uint64_t p0_perr : 1;
uint64_t p1_perr : 1;
uint64_t reserved_21_22 : 2;
uint64_t g0_rtout : 1;
uint64_t g1_rtout : 1;
uint64_t reserved_25_26 : 2;
uint64_t p0_pperr : 1;
uint64_t p1_pperr : 1;
uint64_t reserved_29_30 : 2;
uint64_t p0_ptout : 1;
uint64_t p1_ptout : 1;
uint64_t reserved_33_34 : 2;
uint64_t i0_pperr : 1;
uint64_t i1_pperr : 1;
uint64_t reserved_37_38 : 2;
uint64_t win_rto : 1;
uint64_t p_dperr : 1;
uint64_t iobdma : 1;
uint64_t fcr_s_e : 1;
uint64_t fcr_a_f : 1;
uint64_t pcr_s_e : 1;
uint64_t pcr_a_f : 1;
uint64_t q2_s_e : 1;
uint64_t q2_a_f : 1;
uint64_t q3_s_e : 1;
uint64_t q3_a_f : 1;
uint64_t com_s_e : 1;
uint64_t com_a_f : 1;
uint64_t pnc_s_e : 1;
uint64_t pnc_a_f : 1;
uint64_t rwx_s_e : 1;
uint64_t rdx_s_e : 1;
uint64_t pcf_p_e : 1;
uint64_t pcf_p_f : 1;
uint64_t pdf_p_e : 1;
uint64_t pdf_p_f : 1;
uint64_t q1_s_e : 1;
uint64_t q1_a_f : 1;
uint64_t reserved_62_63 : 2;
#endif
} cn31xx;
struct cvmx_npi_int_sum_s cn38xx;
struct cvmx_npi_int_sum_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_42_63 : 22;
uint64_t iobdma : 1; /**< Requested IOBDMA read size exceeded 128 words. */
uint64_t p_dperr : 1; /**< If a parity error occured on data written to L2C
from the PCI this bit may be set. */
uint64_t win_rto : 1; /**< Windowed Load Timed Out. */
uint64_t i3_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t i2_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t i1_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t i0_pperr : 1; /**< If a parity error occured on the port's instruction
this bit may be set. */
uint64_t p3_ptout : 1; /**< Port-3 output had a read timeout on a DATA/INFO
pair. */
uint64_t p2_ptout : 1; /**< Port-2 output had a read timeout on a DATA/INFO
pair. */
uint64_t p1_ptout : 1; /**< Port-1 output had a read timeout on a DATA/INFO
pair. */
uint64_t p0_ptout : 1; /**< Port-0 output had a read timeout on a DATA/INFO
pair. */
uint64_t p3_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t p2_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t p1_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t p0_pperr : 1; /**< If a parity error occured on the port DATA/INFO
pointer-pair, this bit may be set. */
uint64_t g3_rtout : 1; /**< Port-3 had a read timeout while attempting to
read a gather list. */
uint64_t g2_rtout : 1; /**< Port-2 had a read timeout while attempting to
read a gather list. */
uint64_t g1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read a gather list. */
uint64_t g0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read a gather list. */
uint64_t p3_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p2_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p1_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p0_perr : 1; /**< If a parity error occured on the port's packet
data this bit may be set. */
uint64_t p3_rtout : 1; /**< Port-3 had a read timeout while attempting to
read packet data. */
uint64_t p2_rtout : 1; /**< Port-2 had a read timeout while attempting to
read packet data. */
uint64_t p1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read packet data. */
uint64_t p0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read packet data. */
uint64_t i3_overf : 1; /**< Port-3 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i2_overf : 1; /**< Port-2 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i1_overf : 1; /**< Port-1 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i0_overf : 1; /**< Port-0 had a doorbell overflow. Bit[31] of the
doorbell count was set. */
uint64_t i3_rtout : 1; /**< Port-3 had a read timeout while attempting to
read instructions. */
uint64_t i2_rtout : 1; /**< Port-2 had a read timeout while attempting to
read instructions. */
uint64_t i1_rtout : 1; /**< Port-1 had a read timeout while attempting to
read instructions. */
uint64_t i0_rtout : 1; /**< Port-0 had a read timeout while attempting to
read instructions. */
uint64_t po3_2sml : 1; /**< The packet being sent out on Port3 is smaller
than the NPI_BUFF_SIZE_OUTPUT3[ISIZE] field. */
uint64_t po2_2sml : 1; /**< The packet being sent out on Port2 is smaller
than the NPI_BUFF_SIZE_OUTPUT2[ISIZE] field. */
uint64_t po1_2sml : 1; /**< The packet being sent out on Port1 is smaller
than the NPI_BUFF_SIZE_OUTPUT1[ISIZE] field. */
uint64_t po0_2sml : 1; /**< The packet being sent out on Port0 is smaller
than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field. */
uint64_t pci_rsl : 1; /**< This '1' when a bit in PCI_INT_SUM2 is SET and the
corresponding bit in the PCI_INT_ENB2 is SET. */
uint64_t rml_wto : 1; /**< Set '1' when the RML does not receive a commit
back from a RSL after sending a write command to
a RSL. */
uint64_t rml_rto : 1; /**< Set '1' when the RML does not receive read data
back from a RSL after sending a read command to
a RSL. */
#else
uint64_t rml_rto : 1;
uint64_t rml_wto : 1;
uint64_t pci_rsl : 1;
uint64_t po0_2sml : 1;
uint64_t po1_2sml : 1;
uint64_t po2_2sml : 1;
uint64_t po3_2sml : 1;
uint64_t i0_rtout : 1;
uint64_t i1_rtout : 1;
uint64_t i2_rtout : 1;
uint64_t i3_rtout : 1;
uint64_t i0_overf : 1;
uint64_t i1_overf : 1;
uint64_t i2_overf : 1;
uint64_t i3_overf : 1;
uint64_t p0_rtout : 1;
uint64_t p1_rtout : 1;
uint64_t p2_rtout : 1;
uint64_t p3_rtout : 1;
uint64_t p0_perr : 1;
uint64_t p1_perr : 1;
uint64_t p2_perr : 1;
uint64_t p3_perr : 1;
uint64_t g0_rtout : 1;
uint64_t g1_rtout : 1;
uint64_t g2_rtout : 1;
uint64_t g3_rtout : 1;
uint64_t p0_pperr : 1;
uint64_t p1_pperr : 1;
uint64_t p2_pperr : 1;
uint64_t p3_pperr : 1;
uint64_t p0_ptout : 1;
uint64_t p1_ptout : 1;
uint64_t p2_ptout : 1;
uint64_t p3_ptout : 1;
uint64_t i0_pperr : 1;
uint64_t i1_pperr : 1;
uint64_t i2_pperr : 1;
uint64_t i3_pperr : 1;
uint64_t win_rto : 1;
uint64_t p_dperr : 1;
uint64_t iobdma : 1;
uint64_t reserved_42_63 : 22;
#endif
} cn38xxp2;
struct cvmx_npi_int_sum_cn31xx cn50xx;
struct cvmx_npi_int_sum_s cn58xx;
struct cvmx_npi_int_sum_s cn58xxp1;
} cvmx_npi_int_sum_t;
/**
* cvmx_npi_lowp_dbell
*
* NPI_LOWP_DBELL = Low Priority Door Bell
*
* The door bell register for the low priority DMA queue.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_lowp_dbell_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t dbell : 16; /**< The value written to this register is added to the
number of 8byte words to be read and processes for
the low priority dma queue. */
#else
uint64_t dbell : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_npi_lowp_dbell_s cn30xx;
struct cvmx_npi_lowp_dbell_s cn31xx;
struct cvmx_npi_lowp_dbell_s cn38xx;
struct cvmx_npi_lowp_dbell_s cn38xxp2;
struct cvmx_npi_lowp_dbell_s cn50xx;
struct cvmx_npi_lowp_dbell_s cn58xx;
struct cvmx_npi_lowp_dbell_s cn58xxp1;
} cvmx_npi_lowp_dbell_t;
/**
* cvmx_npi_lowp_ibuff_saddr
*
* NPI_LOWP_IBUFF_SADDR = DMA Low Priority's Instruction Buffer Starting Address
*
* The address to start reading Instructions from for LOWP.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_lowp_ibuff_saddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t saddr : 36; /**< The starting address to read the first instruction. */
#else
uint64_t saddr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_npi_lowp_ibuff_saddr_s cn30xx;
struct cvmx_npi_lowp_ibuff_saddr_s cn31xx;
struct cvmx_npi_lowp_ibuff_saddr_s cn38xx;
struct cvmx_npi_lowp_ibuff_saddr_s cn38xxp2;
struct cvmx_npi_lowp_ibuff_saddr_s cn50xx;
struct cvmx_npi_lowp_ibuff_saddr_s cn58xx;
struct cvmx_npi_lowp_ibuff_saddr_s cn58xxp1;
} cvmx_npi_lowp_ibuff_saddr_t;
/**
* cvmx_npi_mem_access_subid#
*
* NPI_MEM_ACCESS_SUBID3 = Memory Access SubId 3Register
*
* Carries Read/Write parameters for PP access to PCI memory that use NPI SubId3.
* Writes to this register are not ordered with writes/reads to the PCI Memory space.
* To ensure that a write has completed the user must read the register before
* making an access(i.e. PCI memory space) that requires the value of this register to be updated.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_mem_access_subidx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t shortl : 1; /**< Generate CMD-6 on PCI(x) when '1'.
Loads from the cores to the corresponding subid
that are 32-bits or smaller:
- Will generate the PCI-X "Memory Read DWORD"
command in PCI-X mode. (Note that "Memory
Read DWORD" appears much like an IO read on
the PCI-X bus.)
- Will generate the PCI "Memory Read" command
in PCI-X mode, irrespective of the
NPI_PCI_READ_CMD[CMD_SIZE] value.
NOT IN PASS 1 NOR PASS 2 */
uint64_t nmerge : 1; /**< No Merge. (NOT IN PASS 1 NOR PASS 2) */
uint64_t esr : 2; /**< Endian-Swap on read. */
uint64_t esw : 2; /**< Endian-Swap on write. */
uint64_t nsr : 1; /**< No-Snoop on read. */
uint64_t nsw : 1; /**< No-Snoop on write. */
uint64_t ror : 1; /**< Relax Read on read. */
uint64_t row : 1; /**< Relax Order on write. */
uint64_t ba : 28; /**< PCI Address bits [63:36]. */
#else
uint64_t ba : 28;
uint64_t row : 1;
uint64_t ror : 1;
uint64_t nsw : 1;
uint64_t nsr : 1;
uint64_t esw : 2;
uint64_t esr : 2;
uint64_t nmerge : 1;
uint64_t shortl : 1;
uint64_t reserved_38_63 : 26;
#endif
} s;
struct cvmx_npi_mem_access_subidx_s cn30xx;
struct cvmx_npi_mem_access_subidx_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t esr : 2; /**< Endian-Swap on read. */
uint64_t esw : 2; /**< Endian-Swap on write. */
uint64_t nsr : 1; /**< No-Snoop on read. */
uint64_t nsw : 1; /**< No-Snoop on write. */
uint64_t ror : 1; /**< Relax Read on read. */
uint64_t row : 1; /**< Relax Order on write. */
uint64_t ba : 28; /**< PCI Address bits [63:36]. */
#else
uint64_t ba : 28;
uint64_t row : 1;
uint64_t ror : 1;
uint64_t nsw : 1;
uint64_t nsr : 1;
uint64_t esw : 2;
uint64_t esr : 2;
uint64_t reserved_36_63 : 28;
#endif
} cn31xx;
struct cvmx_npi_mem_access_subidx_s cn38xx;
struct cvmx_npi_mem_access_subidx_cn31xx cn38xxp2;
struct cvmx_npi_mem_access_subidx_s cn50xx;
struct cvmx_npi_mem_access_subidx_s cn58xx;
struct cvmx_npi_mem_access_subidx_s cn58xxp1;
} cvmx_npi_mem_access_subidx_t;
/**
* cvmx_npi_msi_rcv
*
* NPI_MSI_RCV = NPI MSI Receive Vector Register
*
* A bit is set in this register relative to the vector received during a MSI. And cleared by a W1 to the register.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_msi_rcv_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t int_vec : 64; /**< Refer to PCI_MSI_RCV */
#else
uint64_t int_vec : 64;
#endif
} s;
struct cvmx_npi_msi_rcv_s cn30xx;
struct cvmx_npi_msi_rcv_s cn31xx;
struct cvmx_npi_msi_rcv_s cn38xx;
struct cvmx_npi_msi_rcv_s cn38xxp2;
struct cvmx_npi_msi_rcv_s cn50xx;
struct cvmx_npi_msi_rcv_s cn58xx;
struct cvmx_npi_msi_rcv_s cn58xxp1;
} cvmx_npi_msi_rcv_t;
/**
* cvmx_npi_num_desc_output#
*
* NUM_DESC_OUTPUT0 = Number Of Descriptors Available For Output 0
*
* The size of the Buffer/Info Pointer Pair ring for Output-0.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_num_desc_outputx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t size : 32; /**< The size of the Buffer/Info Pointer Pair ring. */
#else
uint64_t size : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npi_num_desc_outputx_s cn30xx;
struct cvmx_npi_num_desc_outputx_s cn31xx;
struct cvmx_npi_num_desc_outputx_s cn38xx;
struct cvmx_npi_num_desc_outputx_s cn38xxp2;
struct cvmx_npi_num_desc_outputx_s cn50xx;
struct cvmx_npi_num_desc_outputx_s cn58xx;
struct cvmx_npi_num_desc_outputx_s cn58xxp1;
} cvmx_npi_num_desc_outputx_t;
/**
* cvmx_npi_output_control
*
* NPI_OUTPUT_CONTROL = NPI's Output Control Register
*
* The address to start reading Instructions from for Output-3.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_output_control_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t pkt_rr : 1; /**< When set '1' the output packet selection will be
made with a Round Robin arbitration. When '0'
the output packet port is fixed in priority,
where the lower port number has higher priority.
PASS3 Field */
uint64_t p3_bmode : 1; /**< When set '1' PCI_PKTS_SENT3 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t p2_bmode : 1; /**< When set '1' PCI_PKTS_SENT2 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t p1_bmode : 1; /**< When set '1' PCI_PKTS_SENT1 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t p0_bmode : 1; /**< When set '1' PCI_PKTS_SENT0 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t o3_es : 2; /**< Endian Swap for Output3 Data. */
uint64_t o3_ns : 1; /**< NoSnoop Enable for Output3 Data. */
uint64_t o3_ro : 1; /**< Relaxed Ordering Enable for Output3 Data. */
uint64_t o2_es : 2; /**< Endian Swap for Output2 Data. */
uint64_t o2_ns : 1; /**< NoSnoop Enable for Output2 Data. */
uint64_t o2_ro : 1; /**< Relaxed Ordering Enable for Output2 Data. */
uint64_t o1_es : 2; /**< Endian Swap for Output1 Data. */
uint64_t o1_ns : 1; /**< NoSnoop Enable for Output1 Data. */
uint64_t o1_ro : 1; /**< Relaxed Ordering Enable for Output1 Data. */
uint64_t o0_es : 2; /**< Endian Swap for Output0 Data. */
uint64_t o0_ns : 1; /**< NoSnoop Enable for Output0 Data. */
uint64_t o0_ro : 1; /**< Relaxed Ordering Enable for Output0 Data. */
uint64_t o3_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O3_ES,
O3_NS, O3_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O3_ES[1:0], O3_NS, O3_RO. For Output Port-3. */
uint64_t o2_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O2_ES,
O2_NS, O2_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O2_ES[1:0], O2_NS, O2_RO. For Output Port-2. */
uint64_t o1_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O1_ES,
O1_NS, O1_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O1_ES[1:0], O1_NS, O1_RO. For Output Port-1. */
uint64_t o0_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O0_ES,
O0_NS, O0_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */
uint64_t reserved_20_23 : 4;
uint64_t iptr_o3 : 1; /**< Uses the Info-Pointer to store length and data
for output-3. */
uint64_t iptr_o2 : 1; /**< Uses the Info-Pointer to store length and data
for output-2. */
uint64_t iptr_o1 : 1; /**< Uses the Info-Pointer to store length and data
for output-1. */
uint64_t iptr_o0 : 1; /**< Uses the Info-Pointer to store length and data
for output-0. */
uint64_t esr_sl3 : 2; /**< The Endian-Swap-Mode for Slist3 reads. */
uint64_t nsr_sl3 : 1; /**< Enables '1' NoSnoop for Slist3 reads. */
uint64_t ror_sl3 : 1; /**< Enables '1' Relaxed Ordering for Slist3 reads. */
uint64_t esr_sl2 : 2; /**< The Endian-Swap-Mode for Slist2 reads. */
uint64_t nsr_sl2 : 1; /**< Enables '1' NoSnoop for Slist2 reads. */
uint64_t ror_sl2 : 1; /**< Enables '1' Relaxed Ordering for Slist2 reads. */
uint64_t esr_sl1 : 2; /**< The Endian-Swap-Mode for Slist1 reads. */
uint64_t nsr_sl1 : 1; /**< Enables '1' NoSnoop for Slist1 reads. */
uint64_t ror_sl1 : 1; /**< Enables '1' Relaxed Ordering for Slist1 reads. */
uint64_t esr_sl0 : 2; /**< The Endian-Swap-Mode for Slist0 reads. */
uint64_t nsr_sl0 : 1; /**< Enables '1' NoSnoop for Slist0 reads. */
uint64_t ror_sl0 : 1; /**< Enables '1' Relaxed Ordering for Slist0 reads. */
#else
uint64_t ror_sl0 : 1;
uint64_t nsr_sl0 : 1;
uint64_t esr_sl0 : 2;
uint64_t ror_sl1 : 1;
uint64_t nsr_sl1 : 1;
uint64_t esr_sl1 : 2;
uint64_t ror_sl2 : 1;
uint64_t nsr_sl2 : 1;
uint64_t esr_sl2 : 2;
uint64_t ror_sl3 : 1;
uint64_t nsr_sl3 : 1;
uint64_t esr_sl3 : 2;
uint64_t iptr_o0 : 1;
uint64_t iptr_o1 : 1;
uint64_t iptr_o2 : 1;
uint64_t iptr_o3 : 1;
uint64_t reserved_20_23 : 4;
uint64_t o0_csrm : 1;
uint64_t o1_csrm : 1;
uint64_t o2_csrm : 1;
uint64_t o3_csrm : 1;
uint64_t o0_ro : 1;
uint64_t o0_ns : 1;
uint64_t o0_es : 2;
uint64_t o1_ro : 1;
uint64_t o1_ns : 1;
uint64_t o1_es : 2;
uint64_t o2_ro : 1;
uint64_t o2_ns : 1;
uint64_t o2_es : 2;
uint64_t o3_ro : 1;
uint64_t o3_ns : 1;
uint64_t o3_es : 2;
uint64_t p0_bmode : 1;
uint64_t p1_bmode : 1;
uint64_t p2_bmode : 1;
uint64_t p3_bmode : 1;
uint64_t pkt_rr : 1;
uint64_t reserved_49_63 : 15;
#endif
} s;
struct cvmx_npi_output_control_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_45_63 : 19;
uint64_t p0_bmode : 1; /**< When set '1' PCI_PKTS_SENT0 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t reserved_32_43 : 12;
uint64_t o0_es : 2; /**< Endian Swap for Output0 Data. */
uint64_t o0_ns : 1; /**< NoSnoop Enable for Output0 Data. */
uint64_t o0_ro : 1; /**< Relaxed Ordering Enable for Output0 Data. */
uint64_t reserved_25_27 : 3;
uint64_t o0_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O0_ES,
O0_NS, O0_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */
uint64_t reserved_17_23 : 7;
uint64_t iptr_o0 : 1; /**< Uses the Info-Pointer to store length and data
for output-0. */
uint64_t reserved_4_15 : 12;
uint64_t esr_sl0 : 2; /**< The Endian-Swap-Mode for Slist0 reads. */
uint64_t nsr_sl0 : 1; /**< Enables '1' NoSnoop for Slist0 reads. */
uint64_t ror_sl0 : 1; /**< Enables '1' Relaxed Ordering for Slist0 reads. */
#else
uint64_t ror_sl0 : 1;
uint64_t nsr_sl0 : 1;
uint64_t esr_sl0 : 2;
uint64_t reserved_4_15 : 12;
uint64_t iptr_o0 : 1;
uint64_t reserved_17_23 : 7;
uint64_t o0_csrm : 1;
uint64_t reserved_25_27 : 3;
uint64_t o0_ro : 1;
uint64_t o0_ns : 1;
uint64_t o0_es : 2;
uint64_t reserved_32_43 : 12;
uint64_t p0_bmode : 1;
uint64_t reserved_45_63 : 19;
#endif
} cn30xx;
struct cvmx_npi_output_control_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_46_63 : 18;
uint64_t p1_bmode : 1; /**< When set '1' PCI_PKTS_SENT1 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t p0_bmode : 1; /**< When set '1' PCI_PKTS_SENT0 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t reserved_36_43 : 8;
uint64_t o1_es : 2; /**< Endian Swap for Output1 Data. */
uint64_t o1_ns : 1; /**< NoSnoop Enable for Output1 Data. */
uint64_t o1_ro : 1; /**< Relaxed Ordering Enable for Output1 Data. */
uint64_t o0_es : 2; /**< Endian Swap for Output0 Data. */
uint64_t o0_ns : 1; /**< NoSnoop Enable for Output0 Data. */
uint64_t o0_ro : 1; /**< Relaxed Ordering Enable for Output0 Data. */
uint64_t reserved_26_27 : 2;
uint64_t o1_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O1_ES,
O1_NS, O1_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O1_ES[1:0], O1_NS, O1_RO. For Output Port-1. */
uint64_t o0_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O0_ES,
O0_NS, O0_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */
uint64_t reserved_18_23 : 6;
uint64_t iptr_o1 : 1; /**< Uses the Info-Pointer to store length and data
for output-1. */
uint64_t iptr_o0 : 1; /**< Uses the Info-Pointer to store length and data
for output-0. */
uint64_t reserved_8_15 : 8;
uint64_t esr_sl1 : 2; /**< The Endian-Swap-Mode for Slist1 reads. */
uint64_t nsr_sl1 : 1; /**< Enables '1' NoSnoop for Slist1 reads. */
uint64_t ror_sl1 : 1; /**< Enables '1' Relaxed Ordering for Slist1 reads. */
uint64_t esr_sl0 : 2; /**< The Endian-Swap-Mode for Slist0 reads. */
uint64_t nsr_sl0 : 1; /**< Enables '1' NoSnoop for Slist0 reads. */
uint64_t ror_sl0 : 1; /**< Enables '1' Relaxed Ordering for Slist0 reads. */
#else
uint64_t ror_sl0 : 1;
uint64_t nsr_sl0 : 1;
uint64_t esr_sl0 : 2;
uint64_t ror_sl1 : 1;
uint64_t nsr_sl1 : 1;
uint64_t esr_sl1 : 2;
uint64_t reserved_8_15 : 8;
uint64_t iptr_o0 : 1;
uint64_t iptr_o1 : 1;
uint64_t reserved_18_23 : 6;
uint64_t o0_csrm : 1;
uint64_t o1_csrm : 1;
uint64_t reserved_26_27 : 2;
uint64_t o0_ro : 1;
uint64_t o0_ns : 1;
uint64_t o0_es : 2;
uint64_t o1_ro : 1;
uint64_t o1_ns : 1;
uint64_t o1_es : 2;
uint64_t reserved_36_43 : 8;
uint64_t p0_bmode : 1;
uint64_t p1_bmode : 1;
uint64_t reserved_46_63 : 18;
#endif
} cn31xx;
struct cvmx_npi_output_control_s cn38xx;
struct cvmx_npi_output_control_cn38xxp2
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t p3_bmode : 1; /**< When set '1' PCI_PKTS_SENT3 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t p2_bmode : 1; /**< When set '1' PCI_PKTS_SENT2 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t p1_bmode : 1; /**< When set '1' PCI_PKTS_SENT1 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t p0_bmode : 1; /**< When set '1' PCI_PKTS_SENT0 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t o3_es : 2; /**< Endian Swap for Output3 Data. */
uint64_t o3_ns : 1; /**< NoSnoop Enable for Output3 Data. */
uint64_t o3_ro : 1; /**< Relaxed Ordering Enable for Output3 Data. */
uint64_t o2_es : 2; /**< Endian Swap for Output2 Data. */
uint64_t o2_ns : 1; /**< NoSnoop Enable for Output2 Data. */
uint64_t o2_ro : 1; /**< Relaxed Ordering Enable for Output2 Data. */
uint64_t o1_es : 2; /**< Endian Swap for Output1 Data. */
uint64_t o1_ns : 1; /**< NoSnoop Enable for Output1 Data. */
uint64_t o1_ro : 1; /**< Relaxed Ordering Enable for Output1 Data. */
uint64_t o0_es : 2; /**< Endian Swap for Output0 Data. */
uint64_t o0_ns : 1; /**< NoSnoop Enable for Output0 Data. */
uint64_t o0_ro : 1; /**< Relaxed Ordering Enable for Output0 Data. */
uint64_t o3_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O3_ES,
O3_NS, O3_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O3_ES[1:0], O3_NS, O3_RO. For Output Port-3. */
uint64_t o2_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O2_ES,
O2_NS, O2_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O2_ES[1:0], O2_NS, O2_RO. For Output Port-2. */
uint64_t o1_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O1_ES,
O1_NS, O1_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O1_ES[1:0], O1_NS, O1_RO. For Output Port-1. */
uint64_t o0_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O0_ES,
O0_NS, O0_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */
uint64_t reserved_20_23 : 4;
uint64_t iptr_o3 : 1; /**< Uses the Info-Pointer to store length and data
for output-3. */
uint64_t iptr_o2 : 1; /**< Uses the Info-Pointer to store length and data
for output-2. */
uint64_t iptr_o1 : 1; /**< Uses the Info-Pointer to store length and data
for output-1. */
uint64_t iptr_o0 : 1; /**< Uses the Info-Pointer to store length and data
for output-0. */
uint64_t esr_sl3 : 2; /**< The Endian-Swap-Mode for Slist3 reads. */
uint64_t nsr_sl3 : 1; /**< Enables '1' NoSnoop for Slist3 reads. */
uint64_t ror_sl3 : 1; /**< Enables '1' Relaxed Ordering for Slist3 reads. */
uint64_t esr_sl2 : 2; /**< The Endian-Swap-Mode for Slist2 reads. */
uint64_t nsr_sl2 : 1; /**< Enables '1' NoSnoop for Slist2 reads. */
uint64_t ror_sl2 : 1; /**< Enables '1' Relaxed Ordering for Slist2 reads. */
uint64_t esr_sl1 : 2; /**< The Endian-Swap-Mode for Slist1 reads. */
uint64_t nsr_sl1 : 1; /**< Enables '1' NoSnoop for Slist1 reads. */
uint64_t ror_sl1 : 1; /**< Enables '1' Relaxed Ordering for Slist1 reads. */
uint64_t esr_sl0 : 2; /**< The Endian-Swap-Mode for Slist0 reads. */
uint64_t nsr_sl0 : 1; /**< Enables '1' NoSnoop for Slist0 reads. */
uint64_t ror_sl0 : 1; /**< Enables '1' Relaxed Ordering for Slist0 reads. */
#else
uint64_t ror_sl0 : 1;
uint64_t nsr_sl0 : 1;
uint64_t esr_sl0 : 2;
uint64_t ror_sl1 : 1;
uint64_t nsr_sl1 : 1;
uint64_t esr_sl1 : 2;
uint64_t ror_sl2 : 1;
uint64_t nsr_sl2 : 1;
uint64_t esr_sl2 : 2;
uint64_t ror_sl3 : 1;
uint64_t nsr_sl3 : 1;
uint64_t esr_sl3 : 2;
uint64_t iptr_o0 : 1;
uint64_t iptr_o1 : 1;
uint64_t iptr_o2 : 1;
uint64_t iptr_o3 : 1;
uint64_t reserved_20_23 : 4;
uint64_t o0_csrm : 1;
uint64_t o1_csrm : 1;
uint64_t o2_csrm : 1;
uint64_t o3_csrm : 1;
uint64_t o0_ro : 1;
uint64_t o0_ns : 1;
uint64_t o0_es : 2;
uint64_t o1_ro : 1;
uint64_t o1_ns : 1;
uint64_t o1_es : 2;
uint64_t o2_ro : 1;
uint64_t o2_ns : 1;
uint64_t o2_es : 2;
uint64_t o3_ro : 1;
uint64_t o3_ns : 1;
uint64_t o3_es : 2;
uint64_t p0_bmode : 1;
uint64_t p1_bmode : 1;
uint64_t p2_bmode : 1;
uint64_t p3_bmode : 1;
uint64_t reserved_48_63 : 16;
#endif
} cn38xxp2;
struct cvmx_npi_output_control_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t pkt_rr : 1; /**< When set '1' the output packet selection will be
made with a Round Robin arbitration. When '0'
the output packet port is fixed in priority,
where the lower port number has higher priority.
PASS2 Field */
uint64_t reserved_46_47 : 2;
uint64_t p1_bmode : 1; /**< When set '1' PCI_PKTS_SENT1 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t p0_bmode : 1; /**< When set '1' PCI_PKTS_SENT0 register will be
updated with the number of bytes in the packet
sent, when '0' the register will have a value
of '1' added. */
uint64_t reserved_36_43 : 8;
uint64_t o1_es : 2; /**< Endian Swap for Output1 Data. */
uint64_t o1_ns : 1; /**< NoSnoop Enable for Output1 Data. */
uint64_t o1_ro : 1; /**< Relaxed Ordering Enable for Output1 Data. */
uint64_t o0_es : 2; /**< Endian Swap for Output0 Data. */
uint64_t o0_ns : 1; /**< NoSnoop Enable for Output0 Data. */
uint64_t o0_ro : 1; /**< Relaxed Ordering Enable for Output0 Data. */
uint64_t reserved_26_27 : 2;
uint64_t o1_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O1_ES,
O1_NS, O1_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O1_ES[1:0], O1_NS, O1_RO. For Output Port-1. */
uint64_t o0_csrm : 1; /**< When '1' the address[63:60] to write packet data,
comes from the DPTR[63:60] in the scatter-list pair,
and the RO, NS, ES values come from the O0_ES,
O0_NS, O0_RO. When '0' the RO == DPTR[60],
NS == DPTR[61], ES == DPTR[63:62], the address the
packet will be written to is ADDR[63:60] ==
O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */
uint64_t reserved_18_23 : 6;
uint64_t iptr_o1 : 1; /**< Uses the Info-Pointer to store length and data
for output-1. */
uint64_t iptr_o0 : 1; /**< Uses the Info-Pointer to store length and data
for output-0. */
uint64_t reserved_8_15 : 8;
uint64_t esr_sl1 : 2; /**< The Endian-Swap-Mode for Slist1 reads. */
uint64_t nsr_sl1 : 1; /**< Enables '1' NoSnoop for Slist1 reads. */
uint64_t ror_sl1 : 1; /**< Enables '1' Relaxed Ordering for Slist1 reads. */
uint64_t esr_sl0 : 2; /**< The Endian-Swap-Mode for Slist0 reads. */
uint64_t nsr_sl0 : 1; /**< Enables '1' NoSnoop for Slist0 reads. */
uint64_t ror_sl0 : 1; /**< Enables '1' Relaxed Ordering for Slist0 reads. */
#else
uint64_t ror_sl0 : 1;
uint64_t nsr_sl0 : 1;
uint64_t esr_sl0 : 2;
uint64_t ror_sl1 : 1;
uint64_t nsr_sl1 : 1;
uint64_t esr_sl1 : 2;
uint64_t reserved_8_15 : 8;
uint64_t iptr_o0 : 1;
uint64_t iptr_o1 : 1;
uint64_t reserved_18_23 : 6;
uint64_t o0_csrm : 1;
uint64_t o1_csrm : 1;
uint64_t reserved_26_27 : 2;
uint64_t o0_ro : 1;
uint64_t o0_ns : 1;
uint64_t o0_es : 2;
uint64_t o1_ro : 1;
uint64_t o1_ns : 1;
uint64_t o1_es : 2;
uint64_t reserved_36_43 : 8;
uint64_t p0_bmode : 1;
uint64_t p1_bmode : 1;
uint64_t reserved_46_47 : 2;
uint64_t pkt_rr : 1;
uint64_t reserved_49_63 : 15;
#endif
} cn50xx;
struct cvmx_npi_output_control_s cn58xx;
struct cvmx_npi_output_control_s cn58xxp1;
} cvmx_npi_output_control_t;
/**
* cvmx_npi_p#_dbpair_addr
*
* NPI_P0_DBPAIR_ADDR = NPI's Port-0 DATA-BUFFER Pair Next Read Address.
*
* Contains the next address to read for Port's-0 Data/Buffer Pair.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_px_dbpair_addr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_63_63 : 1;
uint64_t state : 2; /**< POS state machine vector. Used to tell when NADDR
is valid (when STATE == 0). */
uint64_t naddr : 61; /**< Bits [63:3] of the next Data-Info Pair to read.
Value is only valid when STATE == 0. */
#else
uint64_t naddr : 61;
uint64_t state : 2;
uint64_t reserved_63_63 : 1;
#endif
} s;
struct cvmx_npi_px_dbpair_addr_s cn30xx;
struct cvmx_npi_px_dbpair_addr_s cn31xx;
struct cvmx_npi_px_dbpair_addr_s cn38xx;
struct cvmx_npi_px_dbpair_addr_s cn38xxp2;
struct cvmx_npi_px_dbpair_addr_s cn50xx;
struct cvmx_npi_px_dbpair_addr_s cn58xx;
struct cvmx_npi_px_dbpair_addr_s cn58xxp1;
} cvmx_npi_px_dbpair_addr_t;
/**
* cvmx_npi_p#_instr_addr
*
* NPI_P0_INSTR_ADDR = NPI's Port-0 Instruction Next Read Address.
*
* Contains the next address to read for Port's-0 Instructions.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_px_instr_addr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t state : 3; /**< Gather engine state vector. Used to tell when
NADDR is valid (when STATE == 0). */
uint64_t naddr : 61; /**< Bits [63:3] of the next Instruction to read.
Value is only valid when STATE == 0. */
#else
uint64_t naddr : 61;
uint64_t state : 3;
#endif
} s;
struct cvmx_npi_px_instr_addr_s cn30xx;
struct cvmx_npi_px_instr_addr_s cn31xx;
struct cvmx_npi_px_instr_addr_s cn38xx;
struct cvmx_npi_px_instr_addr_s cn38xxp2;
struct cvmx_npi_px_instr_addr_s cn50xx;
struct cvmx_npi_px_instr_addr_s cn58xx;
struct cvmx_npi_px_instr_addr_s cn58xxp1;
} cvmx_npi_px_instr_addr_t;
/**
* cvmx_npi_p#_instr_cnts
*
* NPI_P0_INSTR_CNTS = NPI's Port-0 Instruction Counts For Packets In.
*
* Used to determine the number of instruction in the NPI and to be fetched for Input-Packets.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_px_instr_cnts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t fcnt : 6; /**< Number entries in the Instruction FIFO. */
uint64_t avail : 32; /**< Doorbell count to be read. */
#else
uint64_t avail : 32;
uint64_t fcnt : 6;
uint64_t reserved_38_63 : 26;
#endif
} s;
struct cvmx_npi_px_instr_cnts_s cn30xx;
struct cvmx_npi_px_instr_cnts_s cn31xx;
struct cvmx_npi_px_instr_cnts_s cn38xx;
struct cvmx_npi_px_instr_cnts_s cn38xxp2;
struct cvmx_npi_px_instr_cnts_s cn50xx;
struct cvmx_npi_px_instr_cnts_s cn58xx;
struct cvmx_npi_px_instr_cnts_s cn58xxp1;
} cvmx_npi_px_instr_cnts_t;
/**
* cvmx_npi_p#_pair_cnts
*
* NPI_P0_PAIR_CNTS = NPI's Port-0 Instruction Counts For Packets Out.
*
* Used to determine the number of instruction in the NPI and to be fetched for Output-Packets.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_px_pair_cnts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t fcnt : 5; /**< 16 - number entries in the D/I Pair FIFO. */
uint64_t avail : 32; /**< Doorbell count to be read. */
#else
uint64_t avail : 32;
uint64_t fcnt : 5;
uint64_t reserved_37_63 : 27;
#endif
} s;
struct cvmx_npi_px_pair_cnts_s cn30xx;
struct cvmx_npi_px_pair_cnts_s cn31xx;
struct cvmx_npi_px_pair_cnts_s cn38xx;
struct cvmx_npi_px_pair_cnts_s cn38xxp2;
struct cvmx_npi_px_pair_cnts_s cn50xx;
struct cvmx_npi_px_pair_cnts_s cn58xx;
struct cvmx_npi_px_pair_cnts_s cn58xxp1;
} cvmx_npi_px_pair_cnts_t;
/**
* cvmx_npi_pci_burst_size
*
* NPI_PCI_BURST_SIZE = NPI PCI Burst Size Register
*
* Control the number of words the NPI will attempt to read / write to/from the PCI.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_pci_burst_size_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t wr_brst : 7; /**< The number of 8B words to write to PCI in any one
write operation. A zero is equal to 128. This
value is used the packet reads and is clamped at
a max of 112 for dma writes. */
uint64_t rd_brst : 7; /**< Number of 8B words to read from PCI in any one
read operation. Legal values are 1 to 127, where
a 0 will be treated as a 1.
"For reading of packet data value is limited to 64
in PASS-2."
This value does not control the size of a read
caused by an IOBDMA from a PP. */
#else
uint64_t rd_brst : 7;
uint64_t wr_brst : 7;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_npi_pci_burst_size_s cn30xx;
struct cvmx_npi_pci_burst_size_s cn31xx;
struct cvmx_npi_pci_burst_size_s cn38xx;
struct cvmx_npi_pci_burst_size_s cn38xxp2;
struct cvmx_npi_pci_burst_size_s cn50xx;
struct cvmx_npi_pci_burst_size_s cn58xx;
struct cvmx_npi_pci_burst_size_s cn58xxp1;
} cvmx_npi_pci_burst_size_t;
/**
* cvmx_npi_pci_int_arb_cfg
*
* NPI_PCI_INT_ARB_CFG = Configuration For PCI Arbiter
*
* Controls operation of the Internal PCI Arbiter. This register should
* only be written when PRST# is asserted. NPI_PCI_INT_ARB_CFG[EN] should
* only be set when Octane is a host.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_pci_int_arb_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t hostmode : 1; /**< PCI Host Mode Pin (sampled for use by software).
This bit reflects the sampled PCI_HOSTMODE pin.
In HOST Mode, OCTEON drives the PCI_CLK_OUT and
PCI initialization pattern during PCI_RST_N deassertion).
*** NOTE: O9N PASS1 Addition */
uint64_t pci_ovr : 4; /**< PCI Host Mode Bus Speed/Type Override
When in Host Mode(PCI_HOSTMODE pin =1), OCTEON acting
as the PCI Central Agent, samples the PCI_PCI100,
PCI_M66EN and PCI_PCIXCAP pins to determine the
'sampled' PCI Bus speed and Bus Type (PCI or PCIX).
(see: PCI_CNT_REG[HM_SPEED,HM_PCIX])
However, in some cases, SW may want to override the
the 'sampled' PCI Bus Type/Speed, and use some
SLOWER Bus frequency.
The PCI_OVR field encoding represents the 'override'
PCI Bus Type/Speed which will be used to generate the
PCI_CLK_OUT and determines the PCI initialization pattern
driven during PCI_RST_N deassertion.
PCI_OVR[3]: OVERRIDE (0:DISABLE/1:ENABLE)
PCI_OVR[2]: BUS TYPE(0:PCI/1:PCIX)
PCI_OVR[1:0]: BUS SPEED(0:33/1:66/2:100/3:133)
OVERRIDE TYPE SPEED | Override Configuration
[3] [2] [1:0] | TYPE SPEED
------------------+-------------------------------
0 x xx | No override(uses 'sampled'
| Bus Speed(HM_SPEED) and Bus Type(HM_PCIX)
1 0 00 | PCI Mode 33MHz
1 0 01 | PCI Mode 66MHz
1 0 10 | RESERVED (DO NOT USE)
1 0 11 | RESERVED (DO NOT USE)
1 1 00 | RESERVED (DO NOT USE)
1 1 01 | PCIX Mode 66MHz
1 1 10 | PCIX Mode 100MHz
1 1 11 | PCIX Mode 133MHz
NOTES:
- NPI_PCI_INT_ARB_CFG[PCI_OVR] has NO EFFECT on
PCI_CNT_REG[HM_SPEED,HM_PCIX] (ie: the sampled PCI Bus
Type/Speed), but WILL EFFECT PCI_CTL_STATUS_2[AP_PCIX]
which reflects the actual PCI Bus Type(0:PCI/1:PCIX).
- Software should never 'up' configure the recommended values.
In other words, if the 'sampled' Bus Type=PCI(HM_PCIX=0),
then SW should NOT attempt to set TYPE[2]=1 for PCIX Mode.
Likewise, if the sampled Bus Speed=66MHz(HM_SPEED=01),
then SW should NOT attempt to 'speed up' the bus [ie:
SPEED[1:0]=10(100MHz)].
- If PCI_OVR<3> is set prior to PCI reset de-assertion
in host mode, NPI_PCI_INT_ARB_CFG[PCI_OVR]
indicates the Bus Type/Speed that OCTEON drove on the
DEVSEL/STOP/TRDY pins during reset de-assertion. (user
should then ignore the 'sampled' Bus Type/Speed
contained in the PCI_CNT_REG[HM_PCIX, HM_SPEED]) fields.
- If PCI_OVR<3> is clear prior to PCI reset de-assertion
in host mode, PCI_CNT_REG[HM_PCIX,HM_SPEED])
indicates the Bus Type/Speed that OCTEON drove on the
DEVSEL/STOP/TRDY pins during reset de-assertion.
*** NOTE: O9N PASS1 Addition */
uint64_t reserved_5_7 : 3;
uint64_t en : 1; /**< Internal arbiter enable. */
uint64_t park_mod : 1; /**< Bus park mode. 0=park on last, 1=park on device. */
uint64_t park_dev : 3; /**< Bus park device. 0-3 External device, 4 = Octane. */
#else
uint64_t park_dev : 3;
uint64_t park_mod : 1;
uint64_t en : 1;
uint64_t reserved_5_7 : 3;
uint64_t pci_ovr : 4;
uint64_t hostmode : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_npi_pci_int_arb_cfg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t en : 1; /**< Internal arbiter enable. */
uint64_t park_mod : 1; /**< Bus park mode. 0=park on last, 1=park on device. */
uint64_t park_dev : 3; /**< Bus park device. 0-3 External device, 4 = Octane. */
#else
uint64_t park_dev : 3;
uint64_t park_mod : 1;
uint64_t en : 1;
uint64_t reserved_5_63 : 59;
#endif
} cn30xx;
struct cvmx_npi_pci_int_arb_cfg_cn30xx cn31xx;
struct cvmx_npi_pci_int_arb_cfg_cn30xx cn38xx;
struct cvmx_npi_pci_int_arb_cfg_cn30xx cn38xxp2;
struct cvmx_npi_pci_int_arb_cfg_s cn50xx;
struct cvmx_npi_pci_int_arb_cfg_s cn58xx;
struct cvmx_npi_pci_int_arb_cfg_s cn58xxp1;
} cvmx_npi_pci_int_arb_cfg_t;
/**
* cvmx_npi_pci_read_cmd
*
* NPI_PCI_READ_CMD = NPI PCI Read Command Register
*
* Controls the type of read command sent.
* Writes to this register are not ordered with writes/reads to the PCI Memory space.
* To ensure that a write has completed the user must read the register before
* making an access(i.e. PCI memory space) that requires the value of this register to be updated.
* Also any previously issued reads/writes to PCI memory space, still stored in the outbound
* FIFO will use the value of this register after it has been updated.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_pci_read_cmd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t cmd_size : 11; /**< Number bytes to be read is equal to or exceeds this
size will cause the PCI in PCI mode to use a
Memory-Read-Multiple. This register has a value
from 8 to 2048. A value of 0-7 will be treated as
a value of 2048. */
#else
uint64_t cmd_size : 11;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_npi_pci_read_cmd_s cn30xx;
struct cvmx_npi_pci_read_cmd_s cn31xx;
struct cvmx_npi_pci_read_cmd_s cn38xx;
struct cvmx_npi_pci_read_cmd_s cn38xxp2;
struct cvmx_npi_pci_read_cmd_s cn50xx;
struct cvmx_npi_pci_read_cmd_s cn58xx;
struct cvmx_npi_pci_read_cmd_s cn58xxp1;
} cvmx_npi_pci_read_cmd_t;
/**
* cvmx_npi_port32_instr_hdr
*
* NPI_PORT32_INSTR_HDR = NPI Port 32 Instruction Header
*
* Contains bits [62:42] of the Instruction Header for port 32.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_port32_instr_hdr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t pbp : 1; /**< Enable Packet-by-packet mode. */
uint64_t rsv_f : 5; /**< Reserved */
uint64_t rparmode : 2; /**< Parse Mode. Used when packet is raw and PBP==0. */
uint64_t rsv_e : 1; /**< Reserved */
uint64_t rskp_len : 7; /**< Skip Length. Used when packet is raw and PBP==0. */
uint64_t rsv_d : 6; /**< Reserved */
uint64_t use_ihdr : 1; /**< When set '1' the instruction header will be sent
as part of the packet data, regardless of the
value of bit [63] of the instruction header.
USE_IHDR must be set whenever PBP is set. */
uint64_t rsv_c : 5; /**< Reserved */
uint64_t par_mode : 2; /**< Parse Mode. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t rsv_b : 1; /**< Reserved
instruction header sent to IPD. */
uint64_t skp_len : 7; /**< Skip Length. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t rsv_a : 6; /**< Reserved */
#else
uint64_t rsv_a : 6;
uint64_t skp_len : 7;
uint64_t rsv_b : 1;
uint64_t par_mode : 2;
uint64_t rsv_c : 5;
uint64_t use_ihdr : 1;
uint64_t rsv_d : 6;
uint64_t rskp_len : 7;
uint64_t rsv_e : 1;
uint64_t rparmode : 2;
uint64_t rsv_f : 5;
uint64_t pbp : 1;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_npi_port32_instr_hdr_s cn30xx;
struct cvmx_npi_port32_instr_hdr_s cn31xx;
struct cvmx_npi_port32_instr_hdr_s cn38xx;
struct cvmx_npi_port32_instr_hdr_s cn38xxp2;
struct cvmx_npi_port32_instr_hdr_s cn50xx;
struct cvmx_npi_port32_instr_hdr_s cn58xx;
struct cvmx_npi_port32_instr_hdr_s cn58xxp1;
} cvmx_npi_port32_instr_hdr_t;
/**
* cvmx_npi_port33_instr_hdr
*
* NPI_PORT33_INSTR_HDR = NPI Port 33 Instruction Header
*
* Contains bits [62:42] of the Instruction Header for port 33.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_port33_instr_hdr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t pbp : 1; /**< Enable Packet-by-packet mode. */
uint64_t rsv_f : 5; /**< Reserved */
uint64_t rparmode : 2; /**< Parse Mode. Used when packet is raw and PBP==0. */
uint64_t rsv_e : 1; /**< Reserved */
uint64_t rskp_len : 7; /**< Skip Length. Used when packet is raw and PBP==0. */
uint64_t rsv_d : 6; /**< Reserved */
uint64_t use_ihdr : 1; /**< When set '1' the instruction header will be sent
as part of the packet data, regardless of the
value of bit [63] of the instruction header.
USE_IHDR must be set whenever PBP is set. */
uint64_t rsv_c : 5; /**< Reserved */
uint64_t par_mode : 2; /**< Parse Mode. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t rsv_b : 1; /**< Reserved
instruction header sent to IPD. */
uint64_t skp_len : 7; /**< Skip Length. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t rsv_a : 6; /**< Reserved */
#else
uint64_t rsv_a : 6;
uint64_t skp_len : 7;
uint64_t rsv_b : 1;
uint64_t par_mode : 2;
uint64_t rsv_c : 5;
uint64_t use_ihdr : 1;
uint64_t rsv_d : 6;
uint64_t rskp_len : 7;
uint64_t rsv_e : 1;
uint64_t rparmode : 2;
uint64_t rsv_f : 5;
uint64_t pbp : 1;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_npi_port33_instr_hdr_s cn31xx;
struct cvmx_npi_port33_instr_hdr_s cn38xx;
struct cvmx_npi_port33_instr_hdr_s cn38xxp2;
struct cvmx_npi_port33_instr_hdr_s cn50xx;
struct cvmx_npi_port33_instr_hdr_s cn58xx;
struct cvmx_npi_port33_instr_hdr_s cn58xxp1;
} cvmx_npi_port33_instr_hdr_t;
/**
* cvmx_npi_port34_instr_hdr
*
* NPI_PORT34_INSTR_HDR = NPI Port 34 Instruction Header
*
* Contains bits [62:42] of the Instruction Header for port 34. Added for PASS-2.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_port34_instr_hdr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t pbp : 1; /**< Enable Packet-by-packet mode. */
uint64_t rsv_f : 5; /**< Reserved */
uint64_t rparmode : 2; /**< Parse Mode. Used when packet is raw and PBP==0. */
uint64_t rsv_e : 1; /**< Reserved */
uint64_t rskp_len : 7; /**< Skip Length. Used when packet is raw and PBP==0. */
uint64_t rsv_d : 6; /**< Reserved */
uint64_t use_ihdr : 1; /**< When set '1' the instruction header will be sent
as part of the packet data, regardless of the
value of bit [63] of the instruction header.
USE_IHDR must be set whenever PBP is set. */
uint64_t rsv_c : 5; /**< Reserved */
uint64_t par_mode : 2; /**< Parse Mode. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t rsv_b : 1; /**< Reserved
instruction header sent to IPD. */
uint64_t skp_len : 7; /**< Skip Length. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t rsv_a : 6; /**< Reserved */
#else
uint64_t rsv_a : 6;
uint64_t skp_len : 7;
uint64_t rsv_b : 1;
uint64_t par_mode : 2;
uint64_t rsv_c : 5;
uint64_t use_ihdr : 1;
uint64_t rsv_d : 6;
uint64_t rskp_len : 7;
uint64_t rsv_e : 1;
uint64_t rparmode : 2;
uint64_t rsv_f : 5;
uint64_t pbp : 1;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_npi_port34_instr_hdr_s cn38xx;
struct cvmx_npi_port34_instr_hdr_s cn38xxp2;
struct cvmx_npi_port34_instr_hdr_s cn58xx;
struct cvmx_npi_port34_instr_hdr_s cn58xxp1;
} cvmx_npi_port34_instr_hdr_t;
/**
* cvmx_npi_port35_instr_hdr
*
* NPI_PORT35_INSTR_HDR = NPI Port 35 Instruction Header
*
* Contains bits [62:42] of the Instruction Header for port 35. Added for PASS-2.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_port35_instr_hdr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_44_63 : 20;
uint64_t pbp : 1; /**< Enable Packet-by-packet mode. */
uint64_t rsv_f : 5; /**< Reserved */
uint64_t rparmode : 2; /**< Parse Mode. Used when packet is raw and PBP==0. */
uint64_t rsv_e : 1; /**< Reserved */
uint64_t rskp_len : 7; /**< Skip Length. Used when packet is raw and PBP==0. */
uint64_t rsv_d : 6; /**< Reserved */
uint64_t use_ihdr : 1; /**< When set '1' the instruction header will be sent
as part of the packet data, regardless of the
value of bit [63] of the instruction header.
USE_IHDR must be set whenever PBP is set. */
uint64_t rsv_c : 5; /**< Reserved */
uint64_t par_mode : 2; /**< Parse Mode. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t rsv_b : 1; /**< Reserved
instruction header sent to IPD. */
uint64_t skp_len : 7; /**< Skip Length. Used when USE_IHDR is set and packet
is not raw and PBP is not set. */
uint64_t rsv_a : 6; /**< Reserved */
#else
uint64_t rsv_a : 6;
uint64_t skp_len : 7;
uint64_t rsv_b : 1;
uint64_t par_mode : 2;
uint64_t rsv_c : 5;
uint64_t use_ihdr : 1;
uint64_t rsv_d : 6;
uint64_t rskp_len : 7;
uint64_t rsv_e : 1;
uint64_t rparmode : 2;
uint64_t rsv_f : 5;
uint64_t pbp : 1;
uint64_t reserved_44_63 : 20;
#endif
} s;
struct cvmx_npi_port35_instr_hdr_s cn38xx;
struct cvmx_npi_port35_instr_hdr_s cn38xxp2;
struct cvmx_npi_port35_instr_hdr_s cn58xx;
struct cvmx_npi_port35_instr_hdr_s cn58xxp1;
} cvmx_npi_port35_instr_hdr_t;
/**
* cvmx_npi_port_bp_control
*
* NPI_PORT_BP_CONTROL = Port Backpressure Control
*
* Enables Port Level Backpressure
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_port_bp_control_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t bp_on : 4; /**< Port 35-32 port level backpressure applied. */
uint64_t enb : 4; /**< Enables port level backpressure from the IPD. */
#else
uint64_t enb : 4;
uint64_t bp_on : 4;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_npi_port_bp_control_s cn30xx;
struct cvmx_npi_port_bp_control_s cn31xx;
struct cvmx_npi_port_bp_control_s cn38xx;
struct cvmx_npi_port_bp_control_s cn38xxp2;
struct cvmx_npi_port_bp_control_s cn50xx;
struct cvmx_npi_port_bp_control_s cn58xx;
struct cvmx_npi_port_bp_control_s cn58xxp1;
} cvmx_npi_port_bp_control_t;
/**
* cvmx_npi_rsl_int_blocks
*
* RSL_INT_BLOCKS = RSL Interrupt Blocks Register
*
* Reading this register will return a vector with a bit set '1' for a corresponding RSL block
* that presently has an interrupt pending. The Field Description below supplies the name of the
* register that software should read to find out why that intterupt bit is set.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_rsl_int_blocks_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rint_31 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t iob : 1; /**< IOB_INT_SUM */
uint64_t reserved_28_29 : 2;
uint64_t rint_27 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_26 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_25 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_24 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t asx1 : 1; /**< ASX1_INT_REG */
uint64_t asx0 : 1; /**< ASX0_INT_REG */
uint64_t rint_21 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t pip : 1; /**< PIP_INT_REG. */
uint64_t spx1 : 1; /**< SPX1_INT_REG & STX1_INT_REG */
uint64_t spx0 : 1; /**< SPX0_INT_REG & STX0_INT_REG */
uint64_t lmc : 1; /**< LMC_MEM_CFG0 */
uint64_t l2c : 1; /**< L2T_ERR & L2D_ERR */
uint64_t rint_15 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t reserved_13_14 : 2;
uint64_t pow : 1; /**< POW_ECC_ERR */
uint64_t tim : 1; /**< TIM_REG_ERROR */
uint64_t pko : 1; /**< PKO_REG_ERROR */
uint64_t ipd : 1; /**< IPD_INT_SUM */
uint64_t rint_8 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t zip : 1; /**< ZIP_ERROR */
uint64_t dfa : 1; /**< DFA_ERR */
uint64_t fpa : 1; /**< FPA_INT_SUM */
uint64_t key : 1; /**< KEY_INT_SUM */
uint64_t npi : 1; /**< NPI_INT_SUM */
uint64_t gmx1 : 1; /**< GMX1_RX*_INT_REG & GMX1_TX_INT_REG */
uint64_t gmx0 : 1; /**< GMX0_RX*_INT_REG & GMX0_TX_INT_REG */
uint64_t mio : 1; /**< MIO_BOOT_ERR */
#else
uint64_t mio : 1;
uint64_t gmx0 : 1;
uint64_t gmx1 : 1;
uint64_t npi : 1;
uint64_t key : 1;
uint64_t fpa : 1;
uint64_t dfa : 1;
uint64_t zip : 1;
uint64_t rint_8 : 1;
uint64_t ipd : 1;
uint64_t pko : 1;
uint64_t tim : 1;
uint64_t pow : 1;
uint64_t reserved_13_14 : 2;
uint64_t rint_15 : 1;
uint64_t l2c : 1;
uint64_t lmc : 1;
uint64_t spx0 : 1;
uint64_t spx1 : 1;
uint64_t pip : 1;
uint64_t rint_21 : 1;
uint64_t asx0 : 1;
uint64_t asx1 : 1;
uint64_t rint_24 : 1;
uint64_t rint_25 : 1;
uint64_t rint_26 : 1;
uint64_t rint_27 : 1;
uint64_t reserved_28_29 : 2;
uint64_t iob : 1;
uint64_t rint_31 : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npi_rsl_int_blocks_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rint_31 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t iob : 1; /**< IOB_INT_SUM */
uint64_t rint_29 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_28 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_27 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_26 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_25 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_24 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t asx1 : 1; /**< ASX1_INT_REG */
uint64_t asx0 : 1; /**< ASX0_INT_REG */
uint64_t rint_21 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t pip : 1; /**< PIP_INT_REG. */
uint64_t spx1 : 1; /**< SPX1_INT_REG & STX1_INT_REG */
uint64_t spx0 : 1; /**< SPX0_INT_REG & STX0_INT_REG */
uint64_t lmc : 1; /**< LMC_MEM_CFG0 */
uint64_t l2c : 1; /**< L2T_ERR & L2D_ERR */
uint64_t rint_15 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_14 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t usb : 1; /**< USBN_INT_SUM */
uint64_t pow : 1; /**< POW_ECC_ERR */
uint64_t tim : 1; /**< TIM_REG_ERROR */
uint64_t pko : 1; /**< PKO_REG_ERROR */
uint64_t ipd : 1; /**< IPD_INT_SUM */
uint64_t rint_8 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t zip : 1; /**< ZIP_ERROR */
uint64_t dfa : 1; /**< DFA_ERR */
uint64_t fpa : 1; /**< FPA_INT_SUM */
uint64_t key : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t npi : 1; /**< NPI_INT_SUM */
uint64_t gmx1 : 1; /**< GMX1_RX*_INT_REG & GMX1_TX_INT_REG */
uint64_t gmx0 : 1; /**< GMX0_RX*_INT_REG & GMX0_TX_INT_REG */
uint64_t mio : 1; /**< MIO_BOOT_ERR */
#else
uint64_t mio : 1;
uint64_t gmx0 : 1;
uint64_t gmx1 : 1;
uint64_t npi : 1;
uint64_t key : 1;
uint64_t fpa : 1;
uint64_t dfa : 1;
uint64_t zip : 1;
uint64_t rint_8 : 1;
uint64_t ipd : 1;
uint64_t pko : 1;
uint64_t tim : 1;
uint64_t pow : 1;
uint64_t usb : 1;
uint64_t rint_14 : 1;
uint64_t rint_15 : 1;
uint64_t l2c : 1;
uint64_t lmc : 1;
uint64_t spx0 : 1;
uint64_t spx1 : 1;
uint64_t pip : 1;
uint64_t rint_21 : 1;
uint64_t asx0 : 1;
uint64_t asx1 : 1;
uint64_t rint_24 : 1;
uint64_t rint_25 : 1;
uint64_t rint_26 : 1;
uint64_t rint_27 : 1;
uint64_t rint_28 : 1;
uint64_t rint_29 : 1;
uint64_t iob : 1;
uint64_t rint_31 : 1;
uint64_t reserved_32_63 : 32;
#endif
} cn30xx;
struct cvmx_npi_rsl_int_blocks_cn30xx cn31xx;
struct cvmx_npi_rsl_int_blocks_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rint_31 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t iob : 1; /**< IOB_INT_SUM */
uint64_t rint_29 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_28 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_27 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_26 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_25 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_24 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t asx1 : 1; /**< ASX1_INT_REG */
uint64_t asx0 : 1; /**< ASX0_INT_REG */
uint64_t rint_21 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t pip : 1; /**< PIP_INT_REG. */
uint64_t spx1 : 1; /**< SPX1_INT_REG & STX1_INT_REG */
uint64_t spx0 : 1; /**< SPX0_INT_REG & STX0_INT_REG */
uint64_t lmc : 1; /**< LMC_MEM_CFG0 */
uint64_t l2c : 1; /**< L2T_ERR & L2D_ERR */
uint64_t rint_15 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_14 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t rint_13 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t pow : 1; /**< POW_ECC_ERR */
uint64_t tim : 1; /**< TIM_REG_ERROR */
uint64_t pko : 1; /**< PKO_REG_ERROR */
uint64_t ipd : 1; /**< IPD_INT_SUM */
uint64_t rint_8 : 1; /**< Set '1' when RSL bLock has an interrupt. */
uint64_t zip : 1; /**< ZIP_ERROR */
uint64_t dfa : 1; /**< DFA_ERR */
uint64_t fpa : 1; /**< FPA_INT_SUM */
uint64_t key : 1; /**< KEY_INT_SUM */
uint64_t npi : 1; /**< NPI_INT_SUM */
uint64_t gmx1 : 1; /**< GMX1_RX*_INT_REG & GMX1_TX_INT_REG */
uint64_t gmx0 : 1; /**< GMX0_RX*_INT_REG & GMX0_TX_INT_REG */
uint64_t mio : 1; /**< MIO_BOOT_ERR */
#else
uint64_t mio : 1;
uint64_t gmx0 : 1;
uint64_t gmx1 : 1;
uint64_t npi : 1;
uint64_t key : 1;
uint64_t fpa : 1;
uint64_t dfa : 1;
uint64_t zip : 1;
uint64_t rint_8 : 1;
uint64_t ipd : 1;
uint64_t pko : 1;
uint64_t tim : 1;
uint64_t pow : 1;
uint64_t rint_13 : 1;
uint64_t rint_14 : 1;
uint64_t rint_15 : 1;
uint64_t l2c : 1;
uint64_t lmc : 1;
uint64_t spx0 : 1;
uint64_t spx1 : 1;
uint64_t pip : 1;
uint64_t rint_21 : 1;
uint64_t asx0 : 1;
uint64_t asx1 : 1;
uint64_t rint_24 : 1;
uint64_t rint_25 : 1;
uint64_t rint_26 : 1;
uint64_t rint_27 : 1;
uint64_t rint_28 : 1;
uint64_t rint_29 : 1;
uint64_t iob : 1;
uint64_t rint_31 : 1;
uint64_t reserved_32_63 : 32;
#endif
} cn38xx;
struct cvmx_npi_rsl_int_blocks_cn38xx cn38xxp2;
struct cvmx_npi_rsl_int_blocks_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t iob : 1; /**< IOB_INT_SUM */
uint64_t lmc1 : 1; /**< Always reads as zero */
uint64_t agl : 1; /**< Always reads as zero */
uint64_t reserved_24_27 : 4;
uint64_t asx1 : 1; /**< Always reads as zero */
uint64_t asx0 : 1; /**< ASX0_INT_REG */
uint64_t reserved_21_21 : 1;
uint64_t pip : 1; /**< PIP_INT_REG. */
uint64_t spx1 : 1; /**< Always reads as zero */
uint64_t spx0 : 1; /**< Always reads as zero */
uint64_t lmc : 1; /**< LMC_MEM_CFG0 */
uint64_t l2c : 1; /**< L2T_ERR & L2D_ERR */
uint64_t reserved_15_15 : 1;
uint64_t rad : 1; /**< Always reads as zero */
uint64_t usb : 1; /**< USBN_INT_SUM */
uint64_t pow : 1; /**< POW_ECC_ERR */
uint64_t tim : 1; /**< TIM_REG_ERROR */
uint64_t pko : 1; /**< PKO_REG_ERROR */
uint64_t ipd : 1; /**< IPD_INT_SUM */
uint64_t reserved_8_8 : 1;
uint64_t zip : 1; /**< Always reads as zero */
uint64_t dfa : 1; /**< Always reads as zero */
uint64_t fpa : 1; /**< FPA_INT_SUM */
uint64_t key : 1; /**< Always reads as zero */
uint64_t npi : 1; /**< NPI_INT_SUM */
uint64_t gmx1 : 1; /**< Always reads as zero */
uint64_t gmx0 : 1; /**< GMX0_RX*_INT_REG & GMX0_TX_INT_REG */
uint64_t mio : 1; /**< MIO_BOOT_ERR */
#else
uint64_t mio : 1;
uint64_t gmx0 : 1;
uint64_t gmx1 : 1;
uint64_t npi : 1;
uint64_t key : 1;
uint64_t fpa : 1;
uint64_t dfa : 1;
uint64_t zip : 1;
uint64_t reserved_8_8 : 1;
uint64_t ipd : 1;
uint64_t pko : 1;
uint64_t tim : 1;
uint64_t pow : 1;
uint64_t usb : 1;
uint64_t rad : 1;
uint64_t reserved_15_15 : 1;
uint64_t l2c : 1;
uint64_t lmc : 1;
uint64_t spx0 : 1;
uint64_t spx1 : 1;
uint64_t pip : 1;
uint64_t reserved_21_21 : 1;
uint64_t asx0 : 1;
uint64_t asx1 : 1;
uint64_t reserved_24_27 : 4;
uint64_t agl : 1;
uint64_t lmc1 : 1;
uint64_t iob : 1;
uint64_t reserved_31_63 : 33;
#endif
} cn50xx;
struct cvmx_npi_rsl_int_blocks_cn38xx cn58xx;
struct cvmx_npi_rsl_int_blocks_cn38xx cn58xxp1;
} cvmx_npi_rsl_int_blocks_t;
/**
* cvmx_npi_size_input#
*
* NPI_SIZE_INPUT0 = NPI's Size for Input 0 Register
*
* The size (in instructions) of Instruction Queue-0.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_size_inputx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t size : 32; /**< The size of the Instruction Queue used by Octane.
The value [SIZE] is in Instructions.
A value of 0 in this field is illegal. */
#else
uint64_t size : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npi_size_inputx_s cn30xx;
struct cvmx_npi_size_inputx_s cn31xx;
struct cvmx_npi_size_inputx_s cn38xx;
struct cvmx_npi_size_inputx_s cn38xxp2;
struct cvmx_npi_size_inputx_s cn50xx;
struct cvmx_npi_size_inputx_s cn58xx;
struct cvmx_npi_size_inputx_s cn58xxp1;
} cvmx_npi_size_inputx_t;
/**
* cvmx_npi_win_read_to
*
* NPI_WIN_READ_TO = NPI WINDOW READ Timeout Register
*
* Number of core clocks to wait before timing out on a WINDOW-READ to the NCB.
*/
typedef union
{
uint64_t u64;
struct cvmx_npi_win_read_to_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t time : 32; /**< Time to wait in core clocks. A value of 0 will
cause no timeouts. */
#else
uint64_t time : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_npi_win_read_to_s cn30xx;
struct cvmx_npi_win_read_to_s cn31xx;
struct cvmx_npi_win_read_to_s cn38xx;
struct cvmx_npi_win_read_to_s cn38xxp2;
struct cvmx_npi_win_read_to_s cn50xx;
struct cvmx_npi_win_read_to_s cn58xx;
struct cvmx_npi_win_read_to_s cn58xxp1;
} cvmx_npi_win_read_to_t;
/**
* cvmx_pci_bar1_index#
*
* PCI_BAR1_INDEXX = PCI IndexX Register
*
* Contains address index and control bits for access to memory ranges of Bar-1,
* when PCI supplied address-bits [26:22] == X.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_bar1_indexx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_18_31 : 14;
uint32_t addr_idx : 14; /**< Address bits [35:22] sent to L2C */
uint32_t ca : 1; /**< Set '1' when access is not to be cached in L2. */
uint32_t end_swp : 2; /**< Endian Swap Mode */
uint32_t addr_v : 1; /**< Set '1' when the selected address range is valid. */
#else
uint32_t addr_v : 1;
uint32_t end_swp : 2;
uint32_t ca : 1;
uint32_t addr_idx : 14;
uint32_t reserved_18_31 : 14;
#endif
} s;
struct cvmx_pci_bar1_indexx_s cn30xx;
struct cvmx_pci_bar1_indexx_s cn31xx;
struct cvmx_pci_bar1_indexx_s cn38xx;
struct cvmx_pci_bar1_indexx_s cn38xxp2;
struct cvmx_pci_bar1_indexx_s cn50xx;
struct cvmx_pci_bar1_indexx_s cn58xx;
struct cvmx_pci_bar1_indexx_s cn58xxp1;
} cvmx_pci_bar1_indexx_t;
/**
* cvmx_pci_bist_reg
*
* PCI_BIST_REG = PCI PNI BIST Status Register
*
* Contains the bist results for the PNI memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_bist_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t rsp_bs : 1; /**< Bist Status For b12_rsp_fifo_bist
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t dma0_bs : 1; /**< Bist Status For dmao_count
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t cmd0_bs : 1; /**< Bist Status For npi_cmd0_pni_am0
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t cmd_bs : 1; /**< Bist Status For npi_cmd_pni_am1
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t csr2p_bs : 1; /**< Bist Status For npi_csr_2_pni_am
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t csrr_bs : 1; /**< Bist Status For npi_csr_rsp_2_pni_am
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t rsp2p_bs : 1; /**< Bist Status For npi_rsp_2_pni_am
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t csr2n_bs : 1; /**< Bist Status For pni_csr_2_npi_am
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t dat2n_bs : 1; /**< Bist Status For pni_data_2_npi_am
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
uint64_t dbg2n_bs : 1; /**< Bist Status For pni_dbg_data_2_npi_am
The value of this register is available 100,000
core clocks + 21,000 pclks after:
Host Mode - deassertion of pci_rst_n
Non Host Mode - deassertion of pci_rst_n */
#else
uint64_t dbg2n_bs : 1;
uint64_t dat2n_bs : 1;
uint64_t csr2n_bs : 1;
uint64_t rsp2p_bs : 1;
uint64_t csrr_bs : 1;
uint64_t csr2p_bs : 1;
uint64_t cmd_bs : 1;
uint64_t cmd0_bs : 1;
uint64_t dma0_bs : 1;
uint64_t rsp_bs : 1;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_pci_bist_reg_s cn50xx;
} cvmx_pci_bist_reg_t;
/**
* cvmx_pci_cfg00
*
* Registers at address 0x1000 -> 0x17FF are PNI
* Start at 0x100 into range
* these are shifted by 2 to the left to make address
* Registers at address 0x1800 -> 0x18FF are CFG
* these are shifted by 2 to the left to make address
*
* PCI_CFG00 = First 32-bits of PCI config space (PCI Vendor + Device)
*
* This register contains the first 32-bits of the PCI config space registers
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg00_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t devid : 16; /**< This is the device ID for OCTEON (90nm shhrink) */
uint32_t vendid : 16; /**< This is the Cavium's vendor ID */
#else
uint32_t vendid : 16;
uint32_t devid : 16;
#endif
} s;
struct cvmx_pci_cfg00_s cn30xx;
struct cvmx_pci_cfg00_s cn31xx;
struct cvmx_pci_cfg00_s cn38xx;
struct cvmx_pci_cfg00_s cn38xxp2;
struct cvmx_pci_cfg00_s cn50xx;
struct cvmx_pci_cfg00_s cn58xx;
struct cvmx_pci_cfg00_s cn58xxp1;
} cvmx_pci_cfg00_t;
/**
* cvmx_pci_cfg01
*
* PCI_CFG01 = Second 32-bits of PCI config space (Command/Status Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg01_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dpe : 1; /**< Detected Parity Error */
uint32_t sse : 1; /**< Signaled System Error */
uint32_t rma : 1; /**< Received Master Abort */
uint32_t rta : 1; /**< Received Target Abort */
uint32_t sta : 1; /**< Signaled Target Abort */
uint32_t devt : 2; /**< DEVSEL# timing (for PCI only/for PCIX = don't care) */
uint32_t mdpe : 1; /**< Master Data Parity Error */
uint32_t fbb : 1; /**< Fast Back-to-Back Transactions Capable
Mode Dependent (1 = PCI Mode / 0 = PCIX Mode) */
uint32_t reserved_22_22 : 1;
uint32_t m66 : 1; /**< 66MHz Capable */
uint32_t cle : 1; /**< Capabilities List Enable */
uint32_t i_stat : 1; /**< When INTx# is asserted by OCTEON this bit will be set.
When deasserted by OCTEON this bit will be cleared. */
uint32_t reserved_11_18 : 8;
uint32_t i_dis : 1; /**< When asserted '1' disables the generation of INTx#
by OCTEON. When disabled '0' allows assertion of INTx#
by OCTEON. */
uint32_t fbbe : 1; /**< Fast Back to Back Transaction Enable */
uint32_t see : 1; /**< System Error Enable */
uint32_t ads : 1; /**< Address/Data Stepping
NOTE: Octeon does NOT support address/data stepping. */
uint32_t pee : 1; /**< PERR# Enable */
uint32_t vps : 1; /**< VGA Palette Snooping */
uint32_t mwice : 1; /**< Memory Write & Invalidate Command Enable */
uint32_t scse : 1; /**< Special Cycle Snooping Enable */
uint32_t me : 1; /**< Master Enable
Must be set for OCTEON to master a PCI/PCI-X
transaction. This should always be set any time
that OCTEON is connected to a PCI/PCI-X bus. */
uint32_t msae : 1; /**< Memory Space Access Enable
Must be set to recieve a PCI/PCI-X memory space
transaction. This must always be set any time that
OCTEON is connected to a PCI/PCI-X bus. */
uint32_t isae : 1; /**< I/O Space Access Enable
NOTE: For OCTEON, this bit MUST NEVER be set
(it is read-only and OCTEON does not respond to I/O
Space accesses). */
#else
uint32_t isae : 1;
uint32_t msae : 1;
uint32_t me : 1;
uint32_t scse : 1;
uint32_t mwice : 1;
uint32_t vps : 1;
uint32_t pee : 1;
uint32_t ads : 1;
uint32_t see : 1;
uint32_t fbbe : 1;
uint32_t i_dis : 1;
uint32_t reserved_11_18 : 8;
uint32_t i_stat : 1;
uint32_t cle : 1;
uint32_t m66 : 1;
uint32_t reserved_22_22 : 1;
uint32_t fbb : 1;
uint32_t mdpe : 1;
uint32_t devt : 2;
uint32_t sta : 1;
uint32_t rta : 1;
uint32_t rma : 1;
uint32_t sse : 1;
uint32_t dpe : 1;
#endif
} s;
struct cvmx_pci_cfg01_s cn30xx;
struct cvmx_pci_cfg01_s cn31xx;
struct cvmx_pci_cfg01_s cn38xx;
struct cvmx_pci_cfg01_s cn38xxp2;
struct cvmx_pci_cfg01_s cn50xx;
struct cvmx_pci_cfg01_s cn58xx;
struct cvmx_pci_cfg01_s cn58xxp1;
} cvmx_pci_cfg01_t;
/**
* cvmx_pci_cfg02
*
* PCI_CFG02 = Third 32-bits of PCI config space (Class Code / Revision ID)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg02_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t cc : 24; /**< Class Code (Processor/MIPS)
(was 0x100000 in pass 1 and pass 2) */
uint32_t rid : 8; /**< Revision ID
(0 in pass 1, 1 in pass 1.1, 8 in pass 2.0) */
#else
uint32_t rid : 8;
uint32_t cc : 24;
#endif
} s;
struct cvmx_pci_cfg02_s cn30xx;
struct cvmx_pci_cfg02_s cn31xx;
struct cvmx_pci_cfg02_s cn38xx;
struct cvmx_pci_cfg02_s cn38xxp2;
struct cvmx_pci_cfg02_s cn50xx;
struct cvmx_pci_cfg02_s cn58xx;
struct cvmx_pci_cfg02_s cn58xxp1;
} cvmx_pci_cfg02_t;
/**
* cvmx_pci_cfg03
*
* PCI_CFG03 = Fourth 32-bits of PCI config space (BIST, HEADER Type, Latency timer, line size)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg03_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t bcap : 1; /**< BIST Capable */
uint32_t brb : 1; /**< BIST Request/busy bit
Note: OCTEON does not support PCI BIST, therefore
this bit should remain zero. */
uint32_t reserved_28_29 : 2;
uint32_t bcod : 4; /**< BIST Code */
uint32_t ht : 8; /**< Header Type (Type 0) */
uint32_t lt : 8; /**< Latency Timer
(0=PCI) (0=PCI)
(0x40=PCIX) (0x40=PCIX) */
uint32_t cls : 8; /**< Cache Line Size */
#else
uint32_t cls : 8;
uint32_t lt : 8;
uint32_t ht : 8;
uint32_t bcod : 4;
uint32_t reserved_28_29 : 2;
uint32_t brb : 1;
uint32_t bcap : 1;
#endif
} s;
struct cvmx_pci_cfg03_s cn30xx;
struct cvmx_pci_cfg03_s cn31xx;
struct cvmx_pci_cfg03_s cn38xx;
struct cvmx_pci_cfg03_s cn38xxp2;
struct cvmx_pci_cfg03_s cn50xx;
struct cvmx_pci_cfg03_s cn58xx;
struct cvmx_pci_cfg03_s cn58xxp1;
} cvmx_pci_cfg03_t;
/**
* cvmx_pci_cfg04
*
* PCI_CFG04 = Fifth 32-bits of PCI config space (Base Address Register 0 - Low)
*
* Description: BAR0: 4KB 64-bit Prefetchable Memory Space
* [0]: 0 (Memory Space)
* [2:1]: 2 (64bit memory decoder)
* [3]: 1 (Prefetchable)
* [11:4]: RAZ (to imply 4KB space)
* [31:12]: RW (User may define base address)
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg04_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lbase : 20; /**< Base Address[31:12]
Base Address[30:12] read as zero if
PCI_CTL_STATUS_2[BB0] is set (in pass 3+) */
uint32_t lbasez : 8; /**< Base Address[11:4] (Read as Zero) */
uint32_t pf : 1; /**< Prefetchable Space */
uint32_t typ : 2; /**< Type (00=32b/01=below 1MB/10=64b/11=RSV) */
uint32_t mspc : 1; /**< Memory Space Indicator */
#else
uint32_t mspc : 1;
uint32_t typ : 2;
uint32_t pf : 1;
uint32_t lbasez : 8;
uint32_t lbase : 20;
#endif
} s;
struct cvmx_pci_cfg04_s cn30xx;
struct cvmx_pci_cfg04_s cn31xx;
struct cvmx_pci_cfg04_s cn38xx;
struct cvmx_pci_cfg04_s cn38xxp2;
struct cvmx_pci_cfg04_s cn50xx;
struct cvmx_pci_cfg04_s cn58xx;
struct cvmx_pci_cfg04_s cn58xxp1;
} cvmx_pci_cfg04_t;
/**
* cvmx_pci_cfg05
*
* PCI_CFG05 = Sixth 32-bits of PCI config space (Base Address Register 0 - High)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg05_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t hbase : 32; /**< Base Address[63:32] */
#else
uint32_t hbase : 32;
#endif
} s;
struct cvmx_pci_cfg05_s cn30xx;
struct cvmx_pci_cfg05_s cn31xx;
struct cvmx_pci_cfg05_s cn38xx;
struct cvmx_pci_cfg05_s cn38xxp2;
struct cvmx_pci_cfg05_s cn50xx;
struct cvmx_pci_cfg05_s cn58xx;
struct cvmx_pci_cfg05_s cn58xxp1;
} cvmx_pci_cfg05_t;
/**
* cvmx_pci_cfg06
*
* PCI_CFG06 = Seventh 32-bits of PCI config space (Base Address Register 1 - Low)
*
* Description: BAR1: 128MB 64-bit Prefetchable Memory Space
* [0]: 0 (Memory Space)
* [2:1]: 2 (64bit memory decoder)
* [3]: 1 (Prefetchable)
* [26:4]: RAZ (to imply 128MB space)
* [31:27]: RW (User may define base address)
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg06_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lbase : 5; /**< Base Address[31:27]
In pass 3+:
Base Address[29:27] read as zero if
PCI_CTL_STATUS_2[BB1] is set
Base Address[30] reads as zero if
PCI_CTL_STATUS_2[BB1] is set and
PCI_CTL_STATUS_2[BB1_SIZE] is set */
uint32_t lbasez : 23; /**< Base Address[26:4] (Read as Zero) */
uint32_t pf : 1; /**< Prefetchable Space */
uint32_t typ : 2; /**< Type (00=32b/01=below 1MB/10=64b/11=RSV) */
uint32_t mspc : 1; /**< Memory Space Indicator */
#else
uint32_t mspc : 1;
uint32_t typ : 2;
uint32_t pf : 1;
uint32_t lbasez : 23;
uint32_t lbase : 5;
#endif
} s;
struct cvmx_pci_cfg06_s cn30xx;
struct cvmx_pci_cfg06_s cn31xx;
struct cvmx_pci_cfg06_s cn38xx;
struct cvmx_pci_cfg06_s cn38xxp2;
struct cvmx_pci_cfg06_s cn50xx;
struct cvmx_pci_cfg06_s cn58xx;
struct cvmx_pci_cfg06_s cn58xxp1;
} cvmx_pci_cfg06_t;
/**
* cvmx_pci_cfg07
*
* PCI_CFG07 = Eighth 32-bits of PCI config space (Base Address Register 1 - High)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg07_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t hbase : 32; /**< Base Address[63:32] */
#else
uint32_t hbase : 32;
#endif
} s;
struct cvmx_pci_cfg07_s cn30xx;
struct cvmx_pci_cfg07_s cn31xx;
struct cvmx_pci_cfg07_s cn38xx;
struct cvmx_pci_cfg07_s cn38xxp2;
struct cvmx_pci_cfg07_s cn50xx;
struct cvmx_pci_cfg07_s cn58xx;
struct cvmx_pci_cfg07_s cn58xxp1;
} cvmx_pci_cfg07_t;
/**
* cvmx_pci_cfg08
*
* PCI_CFG08 = Ninth 32-bits of PCI config space (Base Address Register 2 - Low)
*
* Description: BAR1: 2^39 (512GB) 64-bit Prefetchable Memory Space
* [0]: 0 (Memory Space)
* [2:1]: 2 (64bit memory decoder)
* [3]: 1 (Prefetchable)
* [31:4]: RAZ
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg08_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lbasez : 28; /**< Base Address[31:4] (Read as Zero) */
uint32_t pf : 1; /**< Prefetchable Space */
uint32_t typ : 2; /**< Type (00=32b/01=below 1MB/10=64b/11=RSV) */
uint32_t mspc : 1; /**< Memory Space Indicator */
#else
uint32_t mspc : 1;
uint32_t typ : 2;
uint32_t pf : 1;
uint32_t lbasez : 28;
#endif
} s;
struct cvmx_pci_cfg08_s cn30xx;
struct cvmx_pci_cfg08_s cn31xx;
struct cvmx_pci_cfg08_s cn38xx;
struct cvmx_pci_cfg08_s cn38xxp2;
struct cvmx_pci_cfg08_s cn50xx;
struct cvmx_pci_cfg08_s cn58xx;
struct cvmx_pci_cfg08_s cn58xxp1;
} cvmx_pci_cfg08_t;
/**
* cvmx_pci_cfg09
*
* PCI_CFG09 = Tenth 32-bits of PCI config space (Base Address Register 2 - High)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg09_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t hbase : 25; /**< Base Address[63:39] */
uint32_t hbasez : 7; /**< Base Address[38:31] (Read as Zero) */
#else
uint32_t hbasez : 7;
uint32_t hbase : 25;
#endif
} s;
struct cvmx_pci_cfg09_s cn30xx;
struct cvmx_pci_cfg09_s cn31xx;
struct cvmx_pci_cfg09_s cn38xx;
struct cvmx_pci_cfg09_s cn38xxp2;
struct cvmx_pci_cfg09_s cn50xx;
struct cvmx_pci_cfg09_s cn58xx;
struct cvmx_pci_cfg09_s cn58xxp1;
} cvmx_pci_cfg09_t;
/**
* cvmx_pci_cfg10
*
* PCI_CFG10 = Eleventh 32-bits of PCI config space (Card Bus CIS Pointer)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg10_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t cisp : 32; /**< CardBus CIS Pointer (UNUSED) */
#else
uint32_t cisp : 32;
#endif
} s;
struct cvmx_pci_cfg10_s cn30xx;
struct cvmx_pci_cfg10_s cn31xx;
struct cvmx_pci_cfg10_s cn38xx;
struct cvmx_pci_cfg10_s cn38xxp2;
struct cvmx_pci_cfg10_s cn50xx;
struct cvmx_pci_cfg10_s cn58xx;
struct cvmx_pci_cfg10_s cn58xxp1;
} cvmx_pci_cfg10_t;
/**
* cvmx_pci_cfg11
*
* PCI_CFG11 = Twelfth 32-bits of PCI config space (SubSystem ID/Subsystem Vendor ID Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg11_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ssid : 16; /**< SubSystem ID */
uint32_t ssvid : 16; /**< Subsystem Vendor ID */
#else
uint32_t ssvid : 16;
uint32_t ssid : 16;
#endif
} s;
struct cvmx_pci_cfg11_s cn30xx;
struct cvmx_pci_cfg11_s cn31xx;
struct cvmx_pci_cfg11_s cn38xx;
struct cvmx_pci_cfg11_s cn38xxp2;
struct cvmx_pci_cfg11_s cn50xx;
struct cvmx_pci_cfg11_s cn58xx;
struct cvmx_pci_cfg11_s cn58xxp1;
} cvmx_pci_cfg11_t;
/**
* cvmx_pci_cfg12
*
* PCI_CFG12 = Thirteenth 32-bits of PCI config space (Expansion ROM Base Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg12_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t erbar : 16; /**< Expansion ROM Base Address[31:16] 64KB in size */
uint32_t erbarz : 5; /**< Expansion ROM Base Base Address (Read as Zero) */
uint32_t reserved_1_10 : 10;
uint32_t erbar_en : 1; /**< Expansion ROM Address Decode Enable */
#else
uint32_t erbar_en : 1;
uint32_t reserved_1_10 : 10;
uint32_t erbarz : 5;
uint32_t erbar : 16;
#endif
} s;
struct cvmx_pci_cfg12_s cn30xx;
struct cvmx_pci_cfg12_s cn31xx;
struct cvmx_pci_cfg12_s cn38xx;
struct cvmx_pci_cfg12_s cn38xxp2;
struct cvmx_pci_cfg12_s cn50xx;
struct cvmx_pci_cfg12_s cn58xx;
struct cvmx_pci_cfg12_s cn58xxp1;
} cvmx_pci_cfg12_t;
/**
* cvmx_pci_cfg13
*
* PCI_CFG13 = Fourteenth 32-bits of PCI config space (Capabilities Pointer Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg13_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_8_31 : 24;
uint32_t cp : 8; /**< Capabilities Pointer */
#else
uint32_t cp : 8;
uint32_t reserved_8_31 : 24;
#endif
} s;
struct cvmx_pci_cfg13_s cn30xx;
struct cvmx_pci_cfg13_s cn31xx;
struct cvmx_pci_cfg13_s cn38xx;
struct cvmx_pci_cfg13_s cn38xxp2;
struct cvmx_pci_cfg13_s cn50xx;
struct cvmx_pci_cfg13_s cn58xx;
struct cvmx_pci_cfg13_s cn58xxp1;
} cvmx_pci_cfg13_t;
/**
* cvmx_pci_cfg15
*
* PCI_CFG15 = Sixteenth 32-bits of PCI config space (INT/ARB/LATENCY Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg15_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ml : 8; /**< Maximum Latency */
uint32_t mg : 8; /**< Minimum Grant */
uint32_t inta : 8; /**< Interrupt Pin (INTA#) */
uint32_t il : 8; /**< Interrupt Line */
#else
uint32_t il : 8;
uint32_t inta : 8;
uint32_t mg : 8;
uint32_t ml : 8;
#endif
} s;
struct cvmx_pci_cfg15_s cn30xx;
struct cvmx_pci_cfg15_s cn31xx;
struct cvmx_pci_cfg15_s cn38xx;
struct cvmx_pci_cfg15_s cn38xxp2;
struct cvmx_pci_cfg15_s cn50xx;
struct cvmx_pci_cfg15_s cn58xx;
struct cvmx_pci_cfg15_s cn58xxp1;
} cvmx_pci_cfg15_t;
/**
* cvmx_pci_cfg16
*
* PCI_CFG16 = Seventeenth 32-bits of PCI config space (Target Implementation Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg16_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t trdnpr : 1; /**< Target Read Delayed Transaction for I/O and
non-prefetchable regions discarded. */
uint32_t trdard : 1; /**< Target Read Delayed Transaction for all regions
discarded. */
uint32_t rdsati : 1; /**< Target(I/O and Memory) Read Delayed/Split at
timeout/immediately (default timeout).
Note: OCTEON requires that this bit MBZ(must be zero). */
uint32_t trdrs : 1; /**< Target(I/O and Memory) Read Delayed/Split or Retry
select (of the application interface is not ready)
0 = Delayed Split Transaction
1 = Retry Transaction (always Immediate Retry, no
AT_REQ to application). */
uint32_t trtae : 1; /**< Target(I/O and Memory) Read Target Abort Enable
(if application interface is not ready at the
latency timeout).
Note: OCTEON as target will never target-abort,
therefore this bit should never be set. */
uint32_t twsei : 1; /**< Target(I/O) Write Split Enable (at timeout /
immediately; default timeout) */
uint32_t twsen : 1; /**< T(I/O) write split Enable (if the application
interface is not ready) */
uint32_t twtae : 1; /**< Target(I/O and Memory) Write Target Abort Enable
(if the application interface is not ready at the
start of the cycle).
Note: OCTEON as target will never target-abort,
therefore this bit should never be set. */
uint32_t tmae : 1; /**< Target(Read/Write) Master Abort Enable; check
at the start of each transaction.
Note: This bit can be used to force a Master
Abort when OCTEON is acting as the intended target
device. */
uint32_t tslte : 3; /**< Target Subsequent(2nd-last) Latency Timeout Enable
Valid range: [1..7] and 0=8. */
uint32_t tilt : 4; /**< Target Initial(1st data) Latency Timeout in PCI
ModeValid range: [8..15] and 0=16. */
uint32_t pbe : 12; /**< Programmable Boundary Enable to disconnect/prefetch
for target burst read cycles to prefetchable
region in PCI. A value of 1 indicates end of
boundary (64 KB down to 16 Bytes). */
uint32_t dppmr : 1; /**< Disconnect/Prefetch to prefetchable memory
regions Enable. Prefetchable memory regions
are always disconnected on a region boundary.
Non-prefetchable regions for PCI are always
disconnected on the first transfer.
Note: OCTEON as target will never target-disconnect,
therefore this bit should never be set. */
uint32_t reserved_2_2 : 1;
uint32_t tswc : 1; /**< Target Split Write Control
0 = Blocks all requests except PMW
1 = Blocks all requests including PMW until
split completion occurs. */
uint32_t mltd : 1; /**< Master Latency Timer Disable
Note: For OCTEON, it is recommended that this bit
be set(to disable the Master Latency timer). */
#else
uint32_t mltd : 1;
uint32_t tswc : 1;
uint32_t reserved_2_2 : 1;
uint32_t dppmr : 1;
uint32_t pbe : 12;
uint32_t tilt : 4;
uint32_t tslte : 3;
uint32_t tmae : 1;
uint32_t twtae : 1;
uint32_t twsen : 1;
uint32_t twsei : 1;
uint32_t trtae : 1;
uint32_t trdrs : 1;
uint32_t rdsati : 1;
uint32_t trdard : 1;
uint32_t trdnpr : 1;
#endif
} s;
struct cvmx_pci_cfg16_s cn30xx;
struct cvmx_pci_cfg16_s cn31xx;
struct cvmx_pci_cfg16_s cn38xx;
struct cvmx_pci_cfg16_s cn38xxp2;
struct cvmx_pci_cfg16_s cn50xx;
struct cvmx_pci_cfg16_s cn58xx;
struct cvmx_pci_cfg16_s cn58xxp1;
} cvmx_pci_cfg16_t;
/**
* cvmx_pci_cfg17
*
* PCI_CFG17 = Eighteenth 32-bits of PCI config space (Target Split Completion Message
* Enable Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg17_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t tscme : 32; /**< Target Split Completion Message Enable
[31:30]: 00
[29]: Split Completion Error Indication
[28]: 0
[27:20]: Split Completion Message Index
[19:0]: 0x00000
For OCTEON, this register is intended for debug use
only. (as such, it is recommended NOT to be written
with anything other than ZEROES). */
#else
uint32_t tscme : 32;
#endif
} s;
struct cvmx_pci_cfg17_s cn30xx;
struct cvmx_pci_cfg17_s cn31xx;
struct cvmx_pci_cfg17_s cn38xx;
struct cvmx_pci_cfg17_s cn38xxp2;
struct cvmx_pci_cfg17_s cn50xx;
struct cvmx_pci_cfg17_s cn58xx;
struct cvmx_pci_cfg17_s cn58xxp1;
} cvmx_pci_cfg17_t;
/**
* cvmx_pci_cfg18
*
* PCI_CFG18 = Nineteenth 32-bits of PCI config space (Target Delayed/Split Request
* Pending Sequences)
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg18_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t tdsrps : 32; /**< Target Delayed/Split Request Pending Sequences
The application uses this address to remove a
pending split sequence from the target queue by
clearing the appropriate bit. Example: Clearing [14]
clears the pending sequence \#14. An application
or configuration write to this address can clear this
register.
For OCTEON, this register is intended for debug use
only and MUST NEVER be written with anything other
than ZEROES. */
#else
uint32_t tdsrps : 32;
#endif
} s;
struct cvmx_pci_cfg18_s cn30xx;
struct cvmx_pci_cfg18_s cn31xx;
struct cvmx_pci_cfg18_s cn38xx;
struct cvmx_pci_cfg18_s cn38xxp2;
struct cvmx_pci_cfg18_s cn50xx;
struct cvmx_pci_cfg18_s cn58xx;
struct cvmx_pci_cfg18_s cn58xxp1;
} cvmx_pci_cfg18_t;
/**
* cvmx_pci_cfg19
*
* PCI_CFG19 = Twentieth 32-bits of PCI config space (Master/Target Implementation Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg19_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t mrbcm : 1; /**< Master Request (Memory Read) Byte Count/Byte
Enable select.
0 = Byte Enables valid. In PCI mode, a burst
transaction cannot be performed using
Memory Read command=4'h6.
1 = DWORD Byte Count valid (default). In PCI
Mode, the memory read byte enables are
automatically generated by the core.
NOTE: For OCTEON, this bit must always be one
for proper operation. */
uint32_t mrbci : 1; /**< Master Request (I/O and CR cycles) byte count/byte
enable select.
0 = Byte Enables valid (default)
1 = DWORD byte count valid
NOTE: For OCTEON, this bit must always be zero
for proper operation (in support of
Type0/1 Cfg Space accesses which require byte
enable generation directly from a read mask). */
uint32_t mdwe : 1; /**< Master (Retry) Deferred Write Enable (allow
read requests to pass).
NOTE: Applicable to PCI Mode I/O and memory
transactions only.
0 = New read requests are NOT accepted until
the current write cycle completes. [Reads
cannot pass writes]
1 = New read requests are accepted, even when
there is a write cycle pending [Reads can
pass writes].
NOTE: For OCTEON, this bit must always be zero
for proper operation. */
uint32_t mdre : 1; /**< Master (Retry) Deferred Read Enable (Allows
read/write requests to pass).
NOTE: Applicable to PCI mode I/O and memory
transactions only.
0 = New read/write requests are NOT accepted
until the current read cycle completes.
[Read/write requests CANNOT pass reads]
1 = New read/write requests are accepted, even
when there is a read cycle pending.
[Read/write requests CAN pass reads]
NOTE: For OCTEON, this bit must always be zero
for proper operation. */
uint32_t mdrimc : 1; /**< Master I/O Deferred/Split Request Outstanding
Maximum Count
0 = MDRRMC[26:24]
1 = 1 */
uint32_t mdrrmc : 3; /**< Master Deferred Read Request Outstanding Max
Count (PCI only).
CR4C[26:24] Max SAC cycles MAX DAC cycles
000 8 4
001 1 0
010 2 1
011 3 1
100 4 2
101 5 2
110 6 3
111 7 3
For example, if these bits are programmed to
100, the core can support 2 DAC cycles, 4 SAC
cycles or a combination of 1 DAC and 2 SAC cycles.
NOTE: For the PCI-X maximum outstanding split
transactions, refer to CRE0[22:20] */
uint32_t tmes : 8; /**< Target/Master Error Sequence \# */
uint32_t teci : 1; /**< Target Error Command Indication
0 = Delayed/Split
1 = Others */
uint32_t tmei : 1; /**< Target/Master Error Indication
0 = Target
1 = Master */
uint32_t tmse : 1; /**< Target/Master System Error. This bit is set
whenever ATM_SERR_O is active. */
uint32_t tmdpes : 1; /**< Target/Master Data PERR# error status. This
bit is set whenever ATM_DATA_PERR_O is active. */
uint32_t tmapes : 1; /**< Target/Master Address PERR# error status. This
bit is set whenever ATM_ADDR_PERR_O is active. */
uint32_t reserved_9_10 : 2;
uint32_t tibcd : 1; /**< Target Illegal I/O DWORD byte combinations detected. */
uint32_t tibde : 1; /**< Target Illegal I/O DWORD byte detection enable */
uint32_t reserved_6_6 : 1;
uint32_t tidomc : 1; /**< Target I/O Delayed/Split request outstanding
maximum count.
0 = TDOMC[4:0]
1 = 1 */
uint32_t tdomc : 5; /**< Target Delayed/Split request outstanding maximum
count. [1..31] and 0=32.
NOTE: If the user programs these bits beyond the
Designed Maximum outstanding count, then the
designed maximum table depth will be used instead.
No additional Deferred/Split transactions will be
accepted if this outstanding maximum count
is reached. Furthermore, no additional
deferred/split transactions will be accepted if
the I/O delay/ I/O Split Request outstanding
maximum is reached.
NOTE: For OCTEON in PCI Mode, this field MUST BE
programmed to 1. (OCTEON can only handle 1 delayed
read at a time).
For OCTEON in PCIX Mode, this field can range from
1-4. (The designed maximum table depth is 4
for PCIX mode splits). */
#else
uint32_t tdomc : 5;
uint32_t tidomc : 1;
uint32_t reserved_6_6 : 1;
uint32_t tibde : 1;
uint32_t tibcd : 1;
uint32_t reserved_9_10 : 2;
uint32_t tmapes : 1;
uint32_t tmdpes : 1;
uint32_t tmse : 1;
uint32_t tmei : 1;
uint32_t teci : 1;
uint32_t tmes : 8;
uint32_t mdrrmc : 3;
uint32_t mdrimc : 1;
uint32_t mdre : 1;
uint32_t mdwe : 1;
uint32_t mrbci : 1;
uint32_t mrbcm : 1;
#endif
} s;
struct cvmx_pci_cfg19_s cn30xx;
struct cvmx_pci_cfg19_s cn31xx;
struct cvmx_pci_cfg19_s cn38xx;
struct cvmx_pci_cfg19_s cn38xxp2;
struct cvmx_pci_cfg19_s cn50xx;
struct cvmx_pci_cfg19_s cn58xx;
struct cvmx_pci_cfg19_s cn58xxp1;
} cvmx_pci_cfg19_t;
/**
* cvmx_pci_cfg20
*
* PCI_CFG20 = Twenty-first 32-bits of PCI config space (Master Deferred/Split Sequence Pending)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg20_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t mdsp : 32; /**< Master Deferred/Split sequence Pending
For OCTEON, this register is intended for debug use
only and MUST NEVER be written with anything other
than ZEROES. */
#else
uint32_t mdsp : 32;
#endif
} s;
struct cvmx_pci_cfg20_s cn30xx;
struct cvmx_pci_cfg20_s cn31xx;
struct cvmx_pci_cfg20_s cn38xx;
struct cvmx_pci_cfg20_s cn38xxp2;
struct cvmx_pci_cfg20_s cn50xx;
struct cvmx_pci_cfg20_s cn58xx;
struct cvmx_pci_cfg20_s cn58xxp1;
} cvmx_pci_cfg20_t;
/**
* cvmx_pci_cfg21
*
* PCI_CFG21 = Twenty-second 32-bits of PCI config space (Master Split Completion Message Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg21_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t scmre : 32; /**< Master Split Completion message received with
error message.
For OCTEON, this register is intended for debug use
only and MUST NEVER be written with anything other
than ZEROES. */
#else
uint32_t scmre : 32;
#endif
} s;
struct cvmx_pci_cfg21_s cn30xx;
struct cvmx_pci_cfg21_s cn31xx;
struct cvmx_pci_cfg21_s cn38xx;
struct cvmx_pci_cfg21_s cn38xxp2;
struct cvmx_pci_cfg21_s cn50xx;
struct cvmx_pci_cfg21_s cn58xx;
struct cvmx_pci_cfg21_s cn58xxp1;
} cvmx_pci_cfg21_t;
/**
* cvmx_pci_cfg22
*
* PCI_CFG22 = Twenty-third 32-bits of PCI config space (Master Arbiter Control Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg22_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t mac : 7; /**< Master Arbiter Control
[31:26]: Used only in Fixed Priority mode
(when [25]=1)
[31:30]: MSI Request
00 = Highest Priority
01 = Medium Priority
10 = Lowest Priority
11 = RESERVED
[29:28]: Target Split Completion
00 = Highest Priority
01 = Medium Priority
10 = Lowest Priority
11 = RESERVED
[27:26]: New Request; Deferred Read,Deferred Write
00 = Highest Priority
01 = Medium Priority
10 = Lowest Priority
11 = RESERVED
[25]: Fixed/Round Robin Priority Selector
0 = Round Robin
1 = Fixed
NOTE: When [25]=1(fixed priority), the three levels
[31:26] MUST BE programmed to have mutually exclusive
priority levels for proper operation. (Failure to do
so may result in PCI hangs). */
uint32_t reserved_19_24 : 6;
uint32_t flush : 1; /**< AM_DO_FLUSH_I control
NOTE: This bit MUST BE ONE for proper OCTEON operation */
uint32_t mra : 1; /**< Master Retry Aborted */
uint32_t mtta : 1; /**< Master TRDY timeout aborted */
uint32_t mrv : 8; /**< Master Retry Value [1..255] and 0=infinite */
uint32_t mttv : 8; /**< Master TRDY timeout value [1..255] and 0=disabled
NOTE: For OCTEON, this bit must always be zero
for proper operation. (OCTEON does not support
master TRDY timeout - target is expected to be
well behaved). */
#else
uint32_t mttv : 8;
uint32_t mrv : 8;
uint32_t mtta : 1;
uint32_t mra : 1;
uint32_t flush : 1;
uint32_t reserved_19_24 : 6;
uint32_t mac : 7;
#endif
} s;
struct cvmx_pci_cfg22_s cn30xx;
struct cvmx_pci_cfg22_s cn31xx;
struct cvmx_pci_cfg22_s cn38xx;
struct cvmx_pci_cfg22_s cn38xxp2;
struct cvmx_pci_cfg22_s cn50xx;
struct cvmx_pci_cfg22_s cn58xx;
struct cvmx_pci_cfg22_s cn58xxp1;
} cvmx_pci_cfg22_t;
/**
* cvmx_pci_cfg56
*
* PCI_CFG56 = Fifty-seventh 32-bits of PCI config space (PCIX Capabilities Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg56_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_23_31 : 9;
uint32_t most : 3; /**< Maximum outstanding Split transactions
Encoded Value \#Max outstanding splits
000 1
001 2
010 3
011 4
100 8
101 8(clamped)
110 8(clamped)
111 8(clamped)
NOTE: OCTEON only supports upto a MAXIMUM of 8
outstanding master split transactions. */
uint32_t mmbc : 2; /**< Maximum Memory Byte Count
[0=512B,1=1024B,2=2048B,3=4096B]
NOTE: OCTEON does not support this field and has
no effect on limiting the maximum memory byte count. */
uint32_t roe : 1; /**< Relaxed Ordering Enable */
uint32_t dpere : 1; /**< Data Parity Error Recovery Enable */
uint32_t ncp : 8; /**< Next Capability Pointer */
uint32_t pxcid : 8; /**< PCI-X Capability ID */
#else
uint32_t pxcid : 8;
uint32_t ncp : 8;
uint32_t dpere : 1;
uint32_t roe : 1;
uint32_t mmbc : 2;
uint32_t most : 3;
uint32_t reserved_23_31 : 9;
#endif
} s;
struct cvmx_pci_cfg56_s cn30xx;
struct cvmx_pci_cfg56_s cn31xx;
struct cvmx_pci_cfg56_s cn38xx;
struct cvmx_pci_cfg56_s cn38xxp2;
struct cvmx_pci_cfg56_s cn50xx;
struct cvmx_pci_cfg56_s cn58xx;
struct cvmx_pci_cfg56_s cn58xxp1;
} cvmx_pci_cfg56_t;
/**
* cvmx_pci_cfg57
*
* PCI_CFG57 = Fifty-eigth 32-bits of PCI config space (PCIX Status Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg57_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_30_31 : 2;
uint32_t scemr : 1; /**< Split Completion Error Message Received */
uint32_t mcrsd : 3; /**< Maximum Cumulative Read Size designed */
uint32_t mostd : 3; /**< Maximum Outstanding Split transaction designed */
uint32_t mmrbcd : 2; /**< Maximum Memory Read byte count designed */
uint32_t dc : 1; /**< Device Complexity
0 = Simple Device
1 = Bridge Device */
uint32_t usc : 1; /**< Unexpected Split Completion */
uint32_t scd : 1; /**< Split Completion Discarded */
uint32_t m133 : 1; /**< 133MHz Capable */
uint32_t w64 : 1; /**< Indicates a 32b(=0) or 64b(=1) device */
uint32_t bn : 8; /**< Bus Number. Updated on all configuration write
(0x11=PCI) cycles. Its value is dependent upon the PCI/X
(0xFF=PCIX) mode. */
uint32_t dn : 5; /**< Device Number. Updated on all configuration
write cycles. */
uint32_t fn : 3; /**< Function Number */
#else
uint32_t fn : 3;
uint32_t dn : 5;
uint32_t bn : 8;
uint32_t w64 : 1;
uint32_t m133 : 1;
uint32_t scd : 1;
uint32_t usc : 1;
uint32_t dc : 1;
uint32_t mmrbcd : 2;
uint32_t mostd : 3;
uint32_t mcrsd : 3;
uint32_t scemr : 1;
uint32_t reserved_30_31 : 2;
#endif
} s;
struct cvmx_pci_cfg57_s cn30xx;
struct cvmx_pci_cfg57_s cn31xx;
struct cvmx_pci_cfg57_s cn38xx;
struct cvmx_pci_cfg57_s cn38xxp2;
struct cvmx_pci_cfg57_s cn50xx;
struct cvmx_pci_cfg57_s cn58xx;
struct cvmx_pci_cfg57_s cn58xxp1;
} cvmx_pci_cfg57_t;
/**
* cvmx_pci_cfg58
*
* PCI_CFG58 = Fifty-ninth 32-bits of PCI config space (Power Management Capabilities Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg58_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pmes : 5; /**< PME Support (D0 to D3cold) */
uint32_t d2s : 1; /**< D2_Support */
uint32_t d1s : 1; /**< D1_Support */
uint32_t auxc : 3; /**< AUX_Current (0..375mA) */
uint32_t dsi : 1; /**< Device Specific Initialization */
uint32_t reserved_20_20 : 1;
uint32_t pmec : 1; /**< PME Clock */
uint32_t pcimiv : 3; /**< Indicates the version of the PCI
Management
Interface Specification with which the core
complies.
010b = Complies with PCI Management Interface
Specification Revision 1.1 */
uint32_t ncp : 8; /**< Next Capability Pointer */
uint32_t pmcid : 8; /**< Power Management Capability ID */
#else
uint32_t pmcid : 8;
uint32_t ncp : 8;
uint32_t pcimiv : 3;
uint32_t pmec : 1;
uint32_t reserved_20_20 : 1;
uint32_t dsi : 1;
uint32_t auxc : 3;
uint32_t d1s : 1;
uint32_t d2s : 1;
uint32_t pmes : 5;
#endif
} s;
struct cvmx_pci_cfg58_s cn30xx;
struct cvmx_pci_cfg58_s cn31xx;
struct cvmx_pci_cfg58_s cn38xx;
struct cvmx_pci_cfg58_s cn38xxp2;
struct cvmx_pci_cfg58_s cn50xx;
struct cvmx_pci_cfg58_s cn58xx;
struct cvmx_pci_cfg58_s cn58xxp1;
} cvmx_pci_cfg58_t;
/**
* cvmx_pci_cfg59
*
* PCI_CFG59 = Sixtieth 32-bits of PCI config space (Power Management Data/PMCSR Register(s))
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg59_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pmdia : 8; /**< Power Management data input from application
(PME_DATA) */
uint32_t bpccen : 1; /**< BPCC_En (bus power/clock control) enable */
uint32_t bd3h : 1; /**< B2_B3\#, B2/B3 Support for D3hot */
uint32_t reserved_16_21 : 6;
uint32_t pmess : 1; /**< PME_Status sticky bit */
uint32_t pmedsia : 2; /**< PME_Data_Scale input from application
Device (PME_DATA_SCALE[1:0])
Specific */
uint32_t pmds : 4; /**< Power Management Data_select */
uint32_t pmeens : 1; /**< PME_En sticky bit */
uint32_t reserved_2_7 : 6;
uint32_t ps : 2; /**< Power State (D0 to D3)
The N2 DOES NOT support D1/D2 Power Management
states, therefore writing to this register has
no effect (please refer to the PCI Power
Management
Specification v1.1 for further details about
it?s R/W nature. This is not a conventional
R/W style register. */
#else
uint32_t ps : 2;
uint32_t reserved_2_7 : 6;
uint32_t pmeens : 1;
uint32_t pmds : 4;
uint32_t pmedsia : 2;
uint32_t pmess : 1;
uint32_t reserved_16_21 : 6;
uint32_t bd3h : 1;
uint32_t bpccen : 1;
uint32_t pmdia : 8;
#endif
} s;
struct cvmx_pci_cfg59_s cn30xx;
struct cvmx_pci_cfg59_s cn31xx;
struct cvmx_pci_cfg59_s cn38xx;
struct cvmx_pci_cfg59_s cn38xxp2;
struct cvmx_pci_cfg59_s cn50xx;
struct cvmx_pci_cfg59_s cn58xx;
struct cvmx_pci_cfg59_s cn58xxp1;
} cvmx_pci_cfg59_t;
/**
* cvmx_pci_cfg60
*
* PCI_CFG60 = Sixty-first 32-bits of PCI config space (MSI Capabilities Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg60_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_24_31 : 8;
uint32_t m64 : 1; /**< 32/64 b message */
uint32_t mme : 3; /**< Multiple Message Enable(1,2,4,8,16,32) */
uint32_t mmc : 3; /**< Multiple Message Capable(0=1,1=2,2=4,3=8,4=16,5=32) */
uint32_t msien : 1; /**< MSI Enable */
uint32_t ncp : 8; /**< Next Capability Pointer */
uint32_t msicid : 8; /**< MSI Capability ID */
#else
uint32_t msicid : 8;
uint32_t ncp : 8;
uint32_t msien : 1;
uint32_t mmc : 3;
uint32_t mme : 3;
uint32_t m64 : 1;
uint32_t reserved_24_31 : 8;
#endif
} s;
struct cvmx_pci_cfg60_s cn30xx;
struct cvmx_pci_cfg60_s cn31xx;
struct cvmx_pci_cfg60_s cn38xx;
struct cvmx_pci_cfg60_s cn38xxp2;
struct cvmx_pci_cfg60_s cn50xx;
struct cvmx_pci_cfg60_s cn58xx;
struct cvmx_pci_cfg60_s cn58xxp1;
} cvmx_pci_cfg60_t;
/**
* cvmx_pci_cfg61
*
* PCI_CFG61 = Sixty-second 32-bits of PCI config space (MSI Lower Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg61_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t msi31t2 : 30; /**< App Specific MSI Address [31:2] */
uint32_t reserved_0_1 : 2;
#else
uint32_t reserved_0_1 : 2;
uint32_t msi31t2 : 30;
#endif
} s;
struct cvmx_pci_cfg61_s cn30xx;
struct cvmx_pci_cfg61_s cn31xx;
struct cvmx_pci_cfg61_s cn38xx;
struct cvmx_pci_cfg61_s cn38xxp2;
struct cvmx_pci_cfg61_s cn50xx;
struct cvmx_pci_cfg61_s cn58xx;
struct cvmx_pci_cfg61_s cn58xxp1;
} cvmx_pci_cfg61_t;
/**
* cvmx_pci_cfg62
*
* PCI_CFG62 = Sixty-third 32-bits of PCI config space (MSI Upper Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg62_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t msi : 32; /**< MSI Address [63:32] */
#else
uint32_t msi : 32;
#endif
} s;
struct cvmx_pci_cfg62_s cn30xx;
struct cvmx_pci_cfg62_s cn31xx;
struct cvmx_pci_cfg62_s cn38xx;
struct cvmx_pci_cfg62_s cn38xxp2;
struct cvmx_pci_cfg62_s cn50xx;
struct cvmx_pci_cfg62_s cn58xx;
struct cvmx_pci_cfg62_s cn58xxp1;
} cvmx_pci_cfg62_t;
/**
* cvmx_pci_cfg63
*
* PCI_CFG63 = Sixty-fourth 32-bits of PCI config space (MSI Message Data Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_cfg63_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t msimd : 16; /**< MSI Message Data */
#else
uint32_t msimd : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_pci_cfg63_s cn30xx;
struct cvmx_pci_cfg63_s cn31xx;
struct cvmx_pci_cfg63_s cn38xx;
struct cvmx_pci_cfg63_s cn38xxp2;
struct cvmx_pci_cfg63_s cn50xx;
struct cvmx_pci_cfg63_s cn58xx;
struct cvmx_pci_cfg63_s cn58xxp1;
} cvmx_pci_cfg63_t;
/**
* cvmx_pci_cnt_reg
*
* PCI_CNT_REG = PCI Clock Count Register
*
* This register is provided to software as a means to determine PCI Bus Type/Speed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_cnt_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t hm_pcix : 1; /**< PCI Host Mode Sampled Bus Type (0:PCI/1:PCIX)
This field represents what OCTEON(in Host mode)
sampled as the 'intended' PCI Bus Type based on
the PCI_PCIXCAP pin. (see HM_SPEED Bus Type/Speed
encoding table). */
uint64_t hm_speed : 2; /**< PCI Host Mode Sampled Bus Speed
This field represents what OCTEON(in Host mode)
sampled as the 'intended' PCI Bus Speed based on
the PCI100, PCI_M66EN and PCI_PCIXCAP pins.
NOTE: This DOES NOT reflect what the actual PCI
Bus Type/Speed values are. They only indicate what
OCTEON sampled as the 'intended' values.
PCI Host Mode Sampled Bus Type/Speed Table:
M66EN | PCIXCAP | PCI100 | HM_PCIX | HM_SPEED[1:0]
---------+---------+---------+----------+-------------
0 | 0 | 0 | 0=PCI | 00=33 MHz
0 | 0 | 1 | 0=PCI | 00=33 MHz
0 | Z | 0 | 0=PCI | 01=66 MHz
0 | Z | 1 | 0=PCI | 01=66 MHz
1 | 0 | 0 | 0=PCI | 01=66 MHz
1 | 0 | 1 | 0=PCI | 01=66 MHz
1 | Z | 0 | 0=PCI | 01=66 MHz
1 | Z | 1 | 0=PCI | 01=66 MHz
0 | 1 | 1 | 1=PCIX | 10=100 MHz
1 | 1 | 1 | 1=PCIX | 10=100 MHz
0 | 1 | 0 | 1=PCIX | 11=133 MHz
1 | 1 | 0 | 1=PCIX | 11=133 MHz
NOTE: PCIXCAP has tri-level value (0,1,Z). See PCI specification
for more details on board level hookup to achieve these
values.
NOTE: Software can use the NPI_PCI_INT_ARB_CFG[PCI_OVR]
to override the 'sampled' PCI Bus Type/Speed.
NOTE: Software can also use the PCI_CNT_REG[PCICNT] to determine
the exact PCI(X) Bus speed.
Example: PCI_REF_CLKIN=133MHz
PCI_HOST_MODE=1
PCI_M66EN=0
PCI_PCIXCAP=1
PCI_PCI100=1
For this example, OCTEON will generate
PCI_CLK_OUT=100MHz and drive the proper PCI
Initialization sequence (DEVSEL#=Deasserted,
STOP#=Asserted, TRDY#=Asserted) during PCI_RST_N
deassertion.
NOTE: The HM_SPEED field is only valid after
PLL_REF_CLK is active and PLL_DCOK is asserted.
(see HRM description for power-on/reset sequence).
NOTE: PCI_REF_CLKIN input must be 133MHz (and is used
to generate the PCI_CLK_OUT pin in Host Mode).
*** NOTE: O9N PASS1 Addition */
uint64_t ap_pcix : 1; /**< PCI(X) Bus Type (0:PCI/1:PCIX)
At PCI_RST_N de-assertion, the PCI Initialization
pattern(PCI_DEVSEL_N, PCI_STOP_N, PCI_TRDY_N) is
captured to provide information to software regarding
the PCI Bus Type(PCI/PCIX) and PCI Bus Speed Range. */
uint64_t ap_speed : 2; /**< PCI(X) Bus Speed (0:33/1:66/2:100/3:133)
At PCI_RST_N de-assertion, the PCI Initialization
pattern(PCI_DEVSEL_N, PCI_STOP_N, PCI_TRDY_N) is
captured to provide information to software regarding
the PCI Bus Type(PCI/PCIX) and PCI Bus Speed Range.
PCI-X Initialization Pattern(see PCIX Spec):
PCI_DEVSEL_N PCI_STOP_N PCI_TRDY_N Mode MaxClk(ns) MinClk(ns) MinClk(MHz) MaxClk(MHz)
-------------+----------+----------+-------+---------+----------+----------+------------------
Deasserted Deasserted Deasserted PCI 33 -- 30 0 33
PCI 66 30 15 33 66
Deasserted Deasserted Asserted PCI-X 20 15 50 66
Deasserted Asserted Deasserted PCI-X 15 10 66 100
Deasserted Asserted Asserted PCI-X 10 7.5 100 133
Asserted Deasserted Deasserted PCI-X Reserved Reserved Reserved Reserved
Asserted Deasserted Asserted PCI-X Reserved Reserved Reserved Reserved
Asserted Asserted Deasserted PCI-X Reserved Reserved Reserved Reserved
Asserted Asserted Asserted PCI-X Reserved Reserved Reserved Reserved
NOTE: The PCI Bus speed 'assumed' from the initialization
pattern is really intended for an operational range.
For example: If PINIT=100, this indicates PCI-X in the
100-133MHz range. The PCI_CNT field can be used to further
determine a more exacting PCI Bus frequency value if
required.
*** NOTE: O9N PASS1 Addition */
uint64_t pcicnt : 32; /**< Free Running PCI Clock counter.
At PCI Reset, the PCICNT=0, and is auto-incremented
on every PCI clock and will auto-wrap back to zero
when saturated.
NOTE: Writes override the auto-increment to allow
software to preload any initial value.
The PCICNT field is provided to software as a means
to determine the PCI Bus Speed.
Assuming software has knowledge of the core frequency
(eclk), this register can be written with a value X,
wait 'n' core clocks(eclk) and then read later(Y) to
determine \#PCI clocks(Y-X) have elapsed within 'n' core
clocks to determine the PCI input Clock frequency.
*** NOTE: O9N PASS1 Addition */
#else
uint64_t pcicnt : 32;
uint64_t ap_speed : 2;
uint64_t ap_pcix : 1;
uint64_t hm_speed : 2;
uint64_t hm_pcix : 1;
uint64_t reserved_38_63 : 26;
#endif
} s;
struct cvmx_pci_cnt_reg_s cn50xx;
struct cvmx_pci_cnt_reg_s cn58xx;
struct cvmx_pci_cnt_reg_s cn58xxp1;
} cvmx_pci_cnt_reg_t;
/**
* cvmx_pci_ctl_status_2
*
* PCI_CTL_STATUS_2 = PCI Control Status 2 Register
*
* Control status register accessable from both PCI and NCB.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_ctl_status_2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_29_31 : 3;
uint32_t bb1_hole : 3; /**< Big BAR 1 Hole
NOT IN PASS 1 NOR PASS 2
When PCI_CTL_STATUS_2[BB1]=1, this field defines
an encoded size of the upper BAR1 region which
OCTEON will mask out (ie: not respond to).
(see definition of BB1_HOLE and BB1_SIZ encodings
in the PCI_CTL_STATUS_2[BB1] definition below). */
uint32_t bb1_siz : 1; /**< Big BAR 1 Size
NOT IN PASS 1 NOR PASS 2
When PCI_CTL_STATUS_2[BB1]=1, this field defines
the programmable SIZE of BAR 1.
- 0: 1GB / 1: 2GB */
uint32_t bb_ca : 1; /**< Set to '1' for Big Bar Mode to do STT/LDT L2C
operations.
NOT IN PASS 1 NOR PASS 2 */
uint32_t bb_es : 2; /**< Big Bar Node Endian Swap Mode
- 0: No Swizzle
- 1: Byte Swizzle (per-QW)
- 2: Byte Swizzle (per-LW)
- 3: LongWord Swizzle
NOT IN PASS 1 NOR PASS 2 */
uint32_t bb1 : 1; /**< Big Bar 1 Enable
NOT IN PASS 1 NOR PASS 2
When PCI_CTL_STATUS_2[BB1] is set, the following differences
occur:
- OCTEON's BAR1 becomes somewhere in the range 512-2048 MB rather
than the default 128MB.
- The following table indicates the effective size of
BAR1 when BB1 is set:
BB1_SIZ BB1_HOLE Effective size Comment
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++
0 0 1024 MB Normal 1GB BAR
0 1 1008 MB 1 GB, 16 MB hole
0 2 992 MB 1 GB, 32 MB hole
0 3 960 MB 1 GB, 64 MB hole
0 4 896 MB 1 GB,128 MB hole
0 5 768 MB 1 GB,256 MB hole
0 6 512 MB 1 GB,512 MB hole
0 7 Illegal
1 0 2048 MB Normal 2GB BAR
1 1 2032 MB 2 GB, 16 MB hole
1 2 2016 MB 2 GB, 32 MB hole
1 3 1984 MB 2 GB, 64 MB hole
1 4 1920 MB 2 GB,128 MB hole
1 5 1792 MB 2 GB,256 MB hole
1 6 1536 MB 2 GB,512 MB hole
1 7 Illegal
- When BB1_SIZ is 0: PCI_CFG06[LBASE<2:0>] reads as zero
and are ignored on write. BAR1 is an entirely ordinary
1 GB (power-of-two) BAR in all aspects when BB1_HOLE is 0.
When BB1_HOLE is not zero, BAR1 addresses are programmed
as if the BAR were 1GB, but, OCTEON does not respond
to addresses in the programmed holes.
- When BB1_SIZ is 1: PCI_CFG06[LBASE<3:0>] reads as zero
and are ignored on write. BAR1 is an entirely ordinary
2 GB (power-of-two) BAR in all aspects when BB1_HOLE is 0.
When BB1_HOLE is not zero, BAR1 addresses are programmed
as if the BAR were 2GB, but, OCTEON does not respond
to addresses in the programmed holes.
- Note that the BB1_HOLE value has no effect on the
PCI_CFG06[LBASE] behavior. BB1_HOLE only affects whether
OCTEON accepts an address. BB1_SIZ does affect PCI_CFG06[LBASE]
behavior, however.
- The first 128MB, i.e. addresses on the PCI bus in the range
BAR1+0 .. BAR1+0x07FFFFFF
access OCTEON's DRAM addresses with PCI_BAR1_INDEX CSR's
as before
- The remaining address space, i.e. addresses
on the PCI bus in the range
BAR1+0x08000000 .. BAR1+size-1,
where size is the size of BAR1 as selected by the above
table (based on the BB1_SIZ and BB1_HOLE values), are mapped to
OCTEON physical DRAM addresses as follows:
PCI Address Range OCTEON Physical Address Range
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
BAR1+0x08000000 .. BAR1+size-1 | 0x88000000 .. 0x7FFFFFFF+size
and PCI_CTL_STATUS_2[BB_ES] is the endian-swap and
PCI_CTL_STATUS_2[BB_CA] is the L2 cache allocation bit
for these references.
The consequences of any burst that crosses the end of the PCI
Address Range for BAR1 are unpredicable.
- The consequences of any burst access that crosses the boundary
between BAR1+0x07FFFFFF and BAR1+0x08000000 are unpredictable in PCI-X
mode. OCTEON may disconnect PCI references at this boundary. */
uint32_t bb0 : 1; /**< Big Bar 0 Enable
NOT IN PASS 1 NOR PASS 2
When PCI_CTL_STATUS_2[BB0] is set, the following
differences occur:
- OCTEON's BAR0 becomes 2GB rather than the default 4KB.
PCI_CFG04[LBASE<18:0>] reads as zero and is ignored on write.
- OCTEON's BAR0 becomes burstable. (When BB0 is clear, OCTEON
single-phase disconnects PCI BAR0 reads and PCI/PCI-X BAR0
writes, and splits (burstably) PCI-X BAR0 reads.)
- The first 4KB, i.e. addresses on the PCI bus in the range
BAR0+0 .. BAR0+0xFFF
access OCTEON's PCI-type CSR's as when BB0 is clear.
- The remaining address space, i.e. addresses on the PCI bus
in the range
BAR0+0x1000 .. BAR0+0x7FFFFFFF
are mapped to OCTEON physical DRAM addresses as follows:
PCI Address Range OCTEON Physical Address Range
------------------------------------+------------------------------
BAR0+0x00001000 .. BAR0+0x0FFFFFFF | 0x000001000 .. 0x00FFFFFFF
BAR0+0x10000000 .. BAR0+0x1FFFFFFF | 0x410000000 .. 0x41FFFFFFF
BAR0+0x20000000 .. BAR0+0x7FFFFFFF | 0x020000000 .. 0x07FFFFFFF
and PCI_CTL_STATUS_2[BB_ES] is the endian-swap and
PCI_CTL_STATUS_2[BB_CA] is the L2 cache allocation bit
for these references.
The consequences of any burst that crosses the end of the PCI
Address Range for BAR0 are unpredicable.
- The consequences of any burst access that crosses the boundary
between BAR0+0xFFF and BAR0+0x1000 are unpredictable in PCI-X
mode. OCTEON may disconnect PCI references at this boundary.
- The results of any burst read that crosses the boundary
between BAR0+0x0FFFFFFF and BAR0+0x10000000 are unpredictable.
The consequences of any burst write that crosses this same
boundary are unpredictable.
- The results of any burst read that crosses the boundary
between BAR0+0x1FFFFFFF and BAR0+0x20000000 are unpredictable.
The consequences of any burst write that crosses this same
boundary are unpredictable. */
uint32_t erst_n : 1; /**< Reset active Low. PASS-2 */
uint32_t bar2pres : 1; /**< From fuse block. When fuse(MIO_FUS_DAT3[BAR2_EN])
is NOT blown the value of this field is '0' after
reset and BAR2 is NOT present. When the fuse IS
blown the value of this field is '1' after reset
and BAR2 is present. Note that SW can change this
field after reset. This is a PASS-2 field. */
uint32_t scmtyp : 1; /**< Split Completion Message CMD Type (0=RD/1=WR)
When SCM=1, SCMTYP specifies the CMD intent (R/W) */
uint32_t scm : 1; /**< Split Completion Message Detected (Read or Write) */
uint32_t en_wfilt : 1; /**< When '1' the window-access filter is enabled.
Unfilter writes are:
MIO, SubId0
MIO, SubId7
NPI, SubId0
NPI, SubId7
POW, SubId7
DFA, SubId7
IPD, SubId7
Unfiltered Reads are:
MIO, SubId0
MIO, SubId7
NPI, SubId0
NPI, SubId7
POW, SubId1
POW, SubId2
POW, SubId3
POW, SubId7
DFA, SubId7
IPD, SubId7 */
uint32_t reserved_14_14 : 1;
uint32_t ap_pcix : 1; /**< PCX Core Mode status (0=PCI Bus/1=PCIX)
If one or more of PCI_DEVSEL_N, PCI_STOP_N, and
PCI_TRDY_N are asserted at the rising edge of
PCI_RST_N, the device enters PCI-X mode.
Otherwise, the device enters conventional PCI
mode at the rising edge of RST#. */
uint32_t ap_64ad : 1; /**< PCX Core Bus status (0=32b Bus/1=64b Bus)
When PCI_RST_N pin is de-asserted, the state
of PCI_REQ64_N(driven by central agent) determines
the width of the PCI/X bus. */
uint32_t b12_bist : 1; /**< Bist Status For Memeory In B12 */
uint32_t pmo_amod : 1; /**< PMO-ARB Mode (0=FP[HP=CMD1,LP=CMD0]/1=RR) */
uint32_t pmo_fpc : 3; /**< PMO-ARB Fixed Priority Counter
When PMO_AMOD=0 (FP mode), this field represents
the \# of CMD1 requests that are issued (at higher
priority) before a single lower priority CMD0
is allowed to issue (to ensure foward progress).
- 0: 1 CMD1 Request issued before CMD0 allowed
- ...
- 7: 8 CMD1 Requests issued before CMD0 allowed */
uint32_t tsr_hwm : 3; /**< Target Split-Read ADB(allowable disconnect boundary)
High Water Mark.
Specifies the number of ADBs(128 Byte aligned chunks)
that are accumulated(pending) BEFORE the Target Split
completion is attempted on the PCI bus.
- 0: RESERVED/ILLEGAL
- 1: 2 Pending ADBs (129B-256B)
- 2: 3 Pending ADBs (257B-384B)
- 3: 4 Pending ADBs (385B-512B)
- 4: 5 Pending ADBs (513B-640B)
- 5: 6 Pending ADBs (641B-768B)
- 6: 7 Pending ADBs (769B-896B)
- 7: 8 Pending ADBs (897B-1024B)
Example: Suppose a 1KB target memory request with
starting byte offset address[6:0]=0x7F is split by
the OCTEON and the TSR_HWM=1(2 ADBs).
The OCTEON will start the target split completion
on the PCI Bus after 1B(1st ADB)+128B(2nd ADB)=129B
of data have been received from memory (even though
the remaining 895B has not yet been received). The
OCTEON will continue the split completion until it
has consumed all of the pended split data. If the
full transaction length(1KB) of data was NOT entirely
transferred, then OCTEON will terminate the split
completion and again wait for another 2 ADB-aligned data
chunks(256B) of pended split data to be received from
memory before starting another split completion request.
This allows Octeon (as split completer), to send back
multiple split completions for a given large split
transaction without having to wait for the entire
transaction length to be received from memory.
NOTE: For split transaction sizes 'smaller' than the
specified TSR_HWM value, the split completion
is started when the last datum has been received from
memory.
NOTE: It is IMPERATIVE that this field NEVER BE
written to a ZERO value. A value of zero is
reserved/illegal and can result in PCIX bus hangs). */
uint32_t bar2_enb : 1; /**< When set '1' BAR2 is enable and will respond when
clear '0' BAR2 access will be target-aborted. */
uint32_t bar2_esx : 2; /**< Value will be XORed with pci-address[37:36] to
determine the endian swap mode. */
uint32_t bar2_cax : 1; /**< Value will be XORed with pci-address[38] to
determine the L2 cache attribute.
When XOR result is 1, not cached in L2 */
#else
uint32_t bar2_cax : 1;
uint32_t bar2_esx : 2;
uint32_t bar2_enb : 1;
uint32_t tsr_hwm : 3;
uint32_t pmo_fpc : 3;
uint32_t pmo_amod : 1;
uint32_t b12_bist : 1;
uint32_t ap_64ad : 1;
uint32_t ap_pcix : 1;
uint32_t reserved_14_14 : 1;
uint32_t en_wfilt : 1;
uint32_t scm : 1;
uint32_t scmtyp : 1;
uint32_t bar2pres : 1;
uint32_t erst_n : 1;
uint32_t bb0 : 1;
uint32_t bb1 : 1;
uint32_t bb_es : 2;
uint32_t bb_ca : 1;
uint32_t bb1_siz : 1;
uint32_t bb1_hole : 3;
uint32_t reserved_29_31 : 3;
#endif
} s;
struct cvmx_pci_ctl_status_2_s cn30xx;
struct cvmx_pci_ctl_status_2_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t erst_n : 1; /**< Reset active Low. */
uint32_t bar2pres : 1; /**< From fuse block. When fuse(MIO_FUS_DAT3[BAR2_EN])
is NOT blown the value of this field is '0' after
reset and BAR2 is NOT present. When the fuse IS
blown the value of this field is '1' after reset
and BAR2 is present. Note that SW can change this
field after reset. */
uint32_t scmtyp : 1; /**< Split Completion Message CMD Type (0=RD/1=WR)
When SCM=1, SCMTYP specifies the CMD intent (R/W) */
uint32_t scm : 1; /**< Split Completion Message Detected (Read or Write) */
uint32_t en_wfilt : 1; /**< When '1' the window-access filter is enabled.
Unfilter writes are:
MIO, SubId0
MIO, SubId7
NPI, SubId0
NPI, SubId7
POW, SubId7
DFA, SubId7
IPD, SubId7
USBN, SubId7
Unfiltered Reads are:
MIO, SubId0
MIO, SubId7
NPI, SubId0
NPI, SubId7
POW, SubId1
POW, SubId2
POW, SubId3
POW, SubId7
DFA, SubId7
IPD, SubId7
USBN, SubId7 */
uint32_t reserved_14_14 : 1;
uint32_t ap_pcix : 1; /**< PCX Core Mode status (0=PCI Bus/1=PCIX) */
uint32_t ap_64ad : 1; /**< PCX Core Bus status (0=32b Bus/1=64b Bus) */
uint32_t b12_bist : 1; /**< Bist Status For Memeory In B12 */
uint32_t pmo_amod : 1; /**< PMO-ARB Mode (0=FP[HP=CMD1,LP=CMD0]/1=RR) */
uint32_t pmo_fpc : 3; /**< PMO-ARB Fixed Priority Counter
When PMO_AMOD=0 (FP mode), this field represents
the \# of CMD1 requests that are issued (at higher
priority) before a single lower priority CMD0
is allowed to issue (to ensure foward progress).
- 0: 1 CMD1 Request issued before CMD0 allowed
- ...
- 7: 8 CMD1 Requests issued before CMD0 allowed */
uint32_t tsr_hwm : 3; /**< Target Split-Read ADB(allowable disconnect boundary)
High Water Mark.
Specifies the number of ADBs(128 Byte aligned chunks)
that are accumulated(pending) BEFORE the Target Split
completion is attempted on the PCI bus.
- 0: RESERVED/ILLEGAL
- 1: 2 Pending ADBs (129B-256B)
- 2: 3 Pending ADBs (257B-384B)
- 3: 4 Pending ADBs (385B-512B)
- 4: 5 Pending ADBs (513B-640B)
- 5: 6 Pending ADBs (641B-768B)
- 6: 7 Pending ADBs (769B-896B)
- 7: 8 Pending ADBs (897B-1024B)
Example: Suppose a 1KB target memory request with
starting byte offset address[6:0]=0x7F is split by
the OCTEON and the TSR_HWM=1(2 ADBs).
The OCTEON will start the target split completion
on the PCI Bus after 1B(1st ADB)+128B(2nd ADB)=129B
of data have been received from memory (even though
the remaining 895B has not yet been received). The
OCTEON will continue the split completion until it
has consumed all of the pended split data. If the
full transaction length(1KB) of data was NOT entirely
transferred, then OCTEON will terminate the split
completion and again wait for another 2 ADB-aligned data
chunks(256B) of pended split data to be received from
memory before starting another split completion request.
This allows Octeon (as split completer), to send back
multiple split completions for a given large split
transaction without having to wait for the entire
transaction length to be received from memory.
NOTE: For split transaction sizes 'smaller' than the
specified TSR_HWM value, the split completion
is started when the last datum has been received from
memory.
NOTE: It is IMPERATIVE that this field NEVER BE
written to a ZERO value. A value of zero is
reserved/illegal and can result in PCIX bus hangs). */
uint32_t bar2_enb : 1; /**< When set '1' BAR2 is enable and will respond when
clear '0' BAR2 access will be target-aborted. */
uint32_t bar2_esx : 2; /**< Value will be XORed with pci-address[37:36] to
determine the endian swap mode. */
uint32_t bar2_cax : 1; /**< Value will be XORed with pci-address[38] to
determine the L2 cache attribute.
When XOR result is 1, not allocated in L2 cache */
#else
uint32_t bar2_cax : 1;
uint32_t bar2_esx : 2;
uint32_t bar2_enb : 1;
uint32_t tsr_hwm : 3;
uint32_t pmo_fpc : 3;
uint32_t pmo_amod : 1;
uint32_t b12_bist : 1;
uint32_t ap_64ad : 1;
uint32_t ap_pcix : 1;
uint32_t reserved_14_14 : 1;
uint32_t en_wfilt : 1;
uint32_t scm : 1;
uint32_t scmtyp : 1;
uint32_t bar2pres : 1;
uint32_t erst_n : 1;
uint32_t reserved_20_31 : 12;
#endif
} cn31xx;
struct cvmx_pci_ctl_status_2_s cn38xx;
struct cvmx_pci_ctl_status_2_cn31xx cn38xxp2;
struct cvmx_pci_ctl_status_2_s cn50xx;
struct cvmx_pci_ctl_status_2_s cn58xx;
struct cvmx_pci_ctl_status_2_s cn58xxp1;
} cvmx_pci_ctl_status_2_t;
/**
* cvmx_pci_dbell#
*
* PCI_DBELL0 = PCI Doorbell-0
*
* The value to write to the doorbell 0 register. The value in this register is acted upon when the
* least-significant-byte of this register is written.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_dbellx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t inc_val : 16; /**< Software writes this register with the
number of new Instructions to be processed
on the Instruction Queue. When read this
register contains the last write value. */
#else
uint32_t inc_val : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_pci_dbellx_s cn30xx;
struct cvmx_pci_dbellx_s cn31xx;
struct cvmx_pci_dbellx_s cn38xx;
struct cvmx_pci_dbellx_s cn38xxp2;
struct cvmx_pci_dbellx_s cn50xx;
struct cvmx_pci_dbellx_s cn58xx;
struct cvmx_pci_dbellx_s cn58xxp1;
} cvmx_pci_dbellx_t;
/**
* cvmx_pci_dma_cnt#
*
* PCI_DMA_CNT0 = PCI DMA Count0
*
* Keeps track of the number of DMAs or bytes sent by DMAs. The value in this register is acted upon when the
* least-significant-byte of this register is written.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_dma_cntx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dma_cnt : 32; /**< Update with the number of DMAs completed or the
number of bytes sent for DMA's associated with
this counter. When this register is written the
value written to [15:0] will be subtracted from
the value in this register. */
#else
uint32_t dma_cnt : 32;
#endif
} s;
struct cvmx_pci_dma_cntx_s cn30xx;
struct cvmx_pci_dma_cntx_s cn31xx;
struct cvmx_pci_dma_cntx_s cn38xx;
struct cvmx_pci_dma_cntx_s cn38xxp2;
struct cvmx_pci_dma_cntx_s cn50xx;
struct cvmx_pci_dma_cntx_s cn58xx;
struct cvmx_pci_dma_cntx_s cn58xxp1;
} cvmx_pci_dma_cntx_t;
/**
* cvmx_pci_dma_int_lev#
*
* PCI_DMA_INT_LEV0 = PCI DMA Sent Interrupt Level For DMA 0
*
* Interrupt when the value in PCI_DMA_CNT0 is equal to or greater than the register value.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_dma_int_levx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pkt_cnt : 32; /**< When PCI_DMA_CNT0 exceeds the value in this
DCNT0 will be set in PCI_INT_SUM and PCI_INT_SUM2. */
#else
uint32_t pkt_cnt : 32;
#endif
} s;
struct cvmx_pci_dma_int_levx_s cn30xx;
struct cvmx_pci_dma_int_levx_s cn31xx;
struct cvmx_pci_dma_int_levx_s cn38xx;
struct cvmx_pci_dma_int_levx_s cn38xxp2;
struct cvmx_pci_dma_int_levx_s cn50xx;
struct cvmx_pci_dma_int_levx_s cn58xx;
struct cvmx_pci_dma_int_levx_s cn58xxp1;
} cvmx_pci_dma_int_levx_t;
/**
* cvmx_pci_dma_time#
*
* PCI_DMA_TIME0 = PCI DMA Sent Timer For DMA0
*
* Time to wait from DMA being sent before issuing an interrupt.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_dma_timex_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dma_time : 32; /**< Number of PCI clock cycle to wait before
setting DTIME0 in PCI_INT_SUM and PCI_INT_SUM2.
After PCI_DMA_CNT0 becomes non-zero.
The timer is reset when the
PCI_INT_SUM[27] register is cleared. */
#else
uint32_t dma_time : 32;
#endif
} s;
struct cvmx_pci_dma_timex_s cn30xx;
struct cvmx_pci_dma_timex_s cn31xx;
struct cvmx_pci_dma_timex_s cn38xx;
struct cvmx_pci_dma_timex_s cn38xxp2;
struct cvmx_pci_dma_timex_s cn50xx;
struct cvmx_pci_dma_timex_s cn58xx;
struct cvmx_pci_dma_timex_s cn58xxp1;
} cvmx_pci_dma_timex_t;
/**
* cvmx_pci_instr_count#
*
* PCI_INSTR_COUNT0 = PCI Instructions Outstanding Request Count
*
* The number of instructions to be fetched by the Instruction-0 Engine.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_instr_countx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t icnt : 32; /**< Number of Instructions to be fetched by the
Instruction Engine.
A write of any non zero value to this register
will clear the value of this register. */
#else
uint32_t icnt : 32;
#endif
} s;
struct cvmx_pci_instr_countx_s cn30xx;
struct cvmx_pci_instr_countx_s cn31xx;
struct cvmx_pci_instr_countx_s cn38xx;
struct cvmx_pci_instr_countx_s cn38xxp2;
struct cvmx_pci_instr_countx_s cn50xx;
struct cvmx_pci_instr_countx_s cn58xx;
struct cvmx_pci_instr_countx_s cn58xxp1;
} cvmx_pci_instr_countx_t;
/**
* cvmx_pci_int_enb
*
* PCI_INT_ENB = PCI Interrupt Enable
*
* Enables interrupt bits in the PCI_INT_SUM register.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[33] */
uint64_t ill_wr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[32] */
uint64_t win_wr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[31] */
uint64_t dma1_fi : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[30] */
uint64_t dma0_fi : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[29] */
uint64_t idtime1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[28] */
uint64_t idtime0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[27] */
uint64_t idcnt1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[26] */
uint64_t idcnt0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[25] */
uint64_t iptime3 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[24] */
uint64_t iptime2 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[23] */
uint64_t iptime1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[22] */
uint64_t iptime0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[21] */
uint64_t ipcnt3 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[20] */
uint64_t ipcnt2 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[19] */
uint64_t ipcnt1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[18] */
uint64_t ipcnt0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[17] */
uint64_t irsl_int : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[16] */
uint64_t ill_rrd : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[15] */
uint64_t ill_rwr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[14] */
uint64_t idperr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[13] */
uint64_t iaperr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[12] */
uint64_t iserr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[11] */
uint64_t itsr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[10] */
uint64_t imsc_msg : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[9] */
uint64_t imsi_mabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[8] */
uint64_t imsi_tabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[7] */
uint64_t imsi_per : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[6] */
uint64_t imr_tto : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[5] */
uint64_t imr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[4] */
uint64_t itr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[3] */
uint64_t imr_wtto : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[2] */
uint64_t imr_wabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[1] */
uint64_t itr_wabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[0] */
#else
uint64_t itr_wabt : 1;
uint64_t imr_wabt : 1;
uint64_t imr_wtto : 1;
uint64_t itr_abt : 1;
uint64_t imr_abt : 1;
uint64_t imr_tto : 1;
uint64_t imsi_per : 1;
uint64_t imsi_tabt : 1;
uint64_t imsi_mabt : 1;
uint64_t imsc_msg : 1;
uint64_t itsr_abt : 1;
uint64_t iserr : 1;
uint64_t iaperr : 1;
uint64_t idperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t irsl_int : 1;
uint64_t ipcnt0 : 1;
uint64_t ipcnt1 : 1;
uint64_t ipcnt2 : 1;
uint64_t ipcnt3 : 1;
uint64_t iptime0 : 1;
uint64_t iptime1 : 1;
uint64_t iptime2 : 1;
uint64_t iptime3 : 1;
uint64_t idcnt0 : 1;
uint64_t idcnt1 : 1;
uint64_t idtime0 : 1;
uint64_t idtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_pci_int_enb_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[33] */
uint64_t ill_wr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[32] */
uint64_t win_wr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[31] */
uint64_t dma1_fi : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[30] */
uint64_t dma0_fi : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[29] */
uint64_t idtime1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[28] */
uint64_t idtime0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[27] */
uint64_t idcnt1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[26] */
uint64_t idcnt0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[25] */
uint64_t reserved_22_24 : 3;
uint64_t iptime0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[21] */
uint64_t reserved_18_20 : 3;
uint64_t ipcnt0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[17] */
uint64_t irsl_int : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[16] */
uint64_t ill_rrd : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[15] */
uint64_t ill_rwr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[14] */
uint64_t idperr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[13] */
uint64_t iaperr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[12] */
uint64_t iserr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[11] */
uint64_t itsr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[10] */
uint64_t imsc_msg : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[9] */
uint64_t imsi_mabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[8] */
uint64_t imsi_tabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[7] */
uint64_t imsi_per : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[6] */
uint64_t imr_tto : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[5] */
uint64_t imr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[4] */
uint64_t itr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[3] */
uint64_t imr_wtto : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[2] */
uint64_t imr_wabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[1] */
uint64_t itr_wabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[0] */
#else
uint64_t itr_wabt : 1;
uint64_t imr_wabt : 1;
uint64_t imr_wtto : 1;
uint64_t itr_abt : 1;
uint64_t imr_abt : 1;
uint64_t imr_tto : 1;
uint64_t imsi_per : 1;
uint64_t imsi_tabt : 1;
uint64_t imsi_mabt : 1;
uint64_t imsc_msg : 1;
uint64_t itsr_abt : 1;
uint64_t iserr : 1;
uint64_t iaperr : 1;
uint64_t idperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t irsl_int : 1;
uint64_t ipcnt0 : 1;
uint64_t reserved_18_20 : 3;
uint64_t iptime0 : 1;
uint64_t reserved_22_24 : 3;
uint64_t idcnt0 : 1;
uint64_t idcnt1 : 1;
uint64_t idtime0 : 1;
uint64_t idtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn30xx;
struct cvmx_pci_int_enb_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[33] */
uint64_t ill_wr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[32] */
uint64_t win_wr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[31] */
uint64_t dma1_fi : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[30] */
uint64_t dma0_fi : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[29] */
uint64_t idtime1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[28] */
uint64_t idtime0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[27] */
uint64_t idcnt1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[26] */
uint64_t idcnt0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[25] */
uint64_t reserved_23_24 : 2;
uint64_t iptime1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[22] */
uint64_t iptime0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[21] */
uint64_t reserved_19_20 : 2;
uint64_t ipcnt1 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[18] */
uint64_t ipcnt0 : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[17] */
uint64_t irsl_int : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[16] */
uint64_t ill_rrd : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[15] */
uint64_t ill_rwr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[14] */
uint64_t idperr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[13] */
uint64_t iaperr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[12] */
uint64_t iserr : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[11] */
uint64_t itsr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[10] */
uint64_t imsc_msg : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[9] */
uint64_t imsi_mabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[8] */
uint64_t imsi_tabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[7] */
uint64_t imsi_per : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[6] */
uint64_t imr_tto : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[5] */
uint64_t imr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[4] */
uint64_t itr_abt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[3] */
uint64_t imr_wtto : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[2] */
uint64_t imr_wabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[1] */
uint64_t itr_wabt : 1; /**< INTA# Pin Interrupt Enable for PCI_INT_SUM[0] */
#else
uint64_t itr_wabt : 1;
uint64_t imr_wabt : 1;
uint64_t imr_wtto : 1;
uint64_t itr_abt : 1;
uint64_t imr_abt : 1;
uint64_t imr_tto : 1;
uint64_t imsi_per : 1;
uint64_t imsi_tabt : 1;
uint64_t imsi_mabt : 1;
uint64_t imsc_msg : 1;
uint64_t itsr_abt : 1;
uint64_t iserr : 1;
uint64_t iaperr : 1;
uint64_t idperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t irsl_int : 1;
uint64_t ipcnt0 : 1;
uint64_t ipcnt1 : 1;
uint64_t reserved_19_20 : 2;
uint64_t iptime0 : 1;
uint64_t iptime1 : 1;
uint64_t reserved_23_24 : 2;
uint64_t idcnt0 : 1;
uint64_t idcnt1 : 1;
uint64_t idtime0 : 1;
uint64_t idtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn31xx;
struct cvmx_pci_int_enb_s cn38xx;
struct cvmx_pci_int_enb_s cn38xxp2;
struct cvmx_pci_int_enb_cn31xx cn50xx;
struct cvmx_pci_int_enb_s cn58xx;
struct cvmx_pci_int_enb_s cn58xxp1;
} cvmx_pci_int_enb_t;
/**
* cvmx_pci_int_enb2
*
* PCI_INT_ENB2 = PCI Interrupt Enable2 Register
*
* Enables interrupt bits in the PCI_INT_SUM2 register.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_int_enb2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[33] */
uint64_t ill_wr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[32] */
uint64_t win_wr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[31] */
uint64_t dma1_fi : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[30] */
uint64_t dma0_fi : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[29] */
uint64_t rdtime1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[28] */
uint64_t rdtime0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[27] */
uint64_t rdcnt1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[26] */
uint64_t rdcnt0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[25] */
uint64_t rptime3 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[24] */
uint64_t rptime2 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[23] */
uint64_t rptime1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[22] */
uint64_t rptime0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[21] */
uint64_t rpcnt3 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[20] */
uint64_t rpcnt2 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[19] */
uint64_t rpcnt1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[18] */
uint64_t rpcnt0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[17] */
uint64_t rrsl_int : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[16] */
uint64_t ill_rrd : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[15] */
uint64_t ill_rwr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[14] */
uint64_t rdperr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[13] */
uint64_t raperr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[12] */
uint64_t rserr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[11] */
uint64_t rtsr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[10] */
uint64_t rmsc_msg : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[9] */
uint64_t rmsi_mabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[8] */
uint64_t rmsi_tabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[7] */
uint64_t rmsi_per : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[6] */
uint64_t rmr_tto : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[5] */
uint64_t rmr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[4] */
uint64_t rtr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[3] */
uint64_t rmr_wtto : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[2] */
uint64_t rmr_wabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[1] */
uint64_t rtr_wabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[0] */
#else
uint64_t rtr_wabt : 1;
uint64_t rmr_wabt : 1;
uint64_t rmr_wtto : 1;
uint64_t rtr_abt : 1;
uint64_t rmr_abt : 1;
uint64_t rmr_tto : 1;
uint64_t rmsi_per : 1;
uint64_t rmsi_tabt : 1;
uint64_t rmsi_mabt : 1;
uint64_t rmsc_msg : 1;
uint64_t rtsr_abt : 1;
uint64_t rserr : 1;
uint64_t raperr : 1;
uint64_t rdperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rrsl_int : 1;
uint64_t rpcnt0 : 1;
uint64_t rpcnt1 : 1;
uint64_t rpcnt2 : 1;
uint64_t rpcnt3 : 1;
uint64_t rptime0 : 1;
uint64_t rptime1 : 1;
uint64_t rptime2 : 1;
uint64_t rptime3 : 1;
uint64_t rdcnt0 : 1;
uint64_t rdcnt1 : 1;
uint64_t rdtime0 : 1;
uint64_t rdtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_pci_int_enb2_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[33] */
uint64_t ill_wr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[32] */
uint64_t win_wr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[31] */
uint64_t dma1_fi : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[30] */
uint64_t dma0_fi : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[29] */
uint64_t rdtime1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[28] */
uint64_t rdtime0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[27] */
uint64_t rdcnt1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[26] */
uint64_t rdcnt0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[25] */
uint64_t reserved_22_24 : 3;
uint64_t rptime0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[21] */
uint64_t reserved_18_20 : 3;
uint64_t rpcnt0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[17] */
uint64_t rrsl_int : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[16] */
uint64_t ill_rrd : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[15] */
uint64_t ill_rwr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[14] */
uint64_t rdperr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[13] */
uint64_t raperr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[12] */
uint64_t rserr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[11] */
uint64_t rtsr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[10] */
uint64_t rmsc_msg : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[9] */
uint64_t rmsi_mabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[8] */
uint64_t rmsi_tabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[7] */
uint64_t rmsi_per : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[6] */
uint64_t rmr_tto : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[5] */
uint64_t rmr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[4] */
uint64_t rtr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[3] */
uint64_t rmr_wtto : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[2] */
uint64_t rmr_wabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[1] */
uint64_t rtr_wabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[0] */
#else
uint64_t rtr_wabt : 1;
uint64_t rmr_wabt : 1;
uint64_t rmr_wtto : 1;
uint64_t rtr_abt : 1;
uint64_t rmr_abt : 1;
uint64_t rmr_tto : 1;
uint64_t rmsi_per : 1;
uint64_t rmsi_tabt : 1;
uint64_t rmsi_mabt : 1;
uint64_t rmsc_msg : 1;
uint64_t rtsr_abt : 1;
uint64_t rserr : 1;
uint64_t raperr : 1;
uint64_t rdperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rrsl_int : 1;
uint64_t rpcnt0 : 1;
uint64_t reserved_18_20 : 3;
uint64_t rptime0 : 1;
uint64_t reserved_22_24 : 3;
uint64_t rdcnt0 : 1;
uint64_t rdcnt1 : 1;
uint64_t rdtime0 : 1;
uint64_t rdtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn30xx;
struct cvmx_pci_int_enb2_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[33] */
uint64_t ill_wr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[32] */
uint64_t win_wr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[31] */
uint64_t dma1_fi : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[30] */
uint64_t dma0_fi : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[29] */
uint64_t rdtime1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[28] */
uint64_t rdtime0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[27] */
uint64_t rdcnt1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[26] */
uint64_t rdcnt0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[25] */
uint64_t reserved_23_24 : 2;
uint64_t rptime1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[22] */
uint64_t rptime0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[21] */
uint64_t reserved_19_20 : 2;
uint64_t rpcnt1 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[18] */
uint64_t rpcnt0 : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[17] */
uint64_t rrsl_int : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[16] */
uint64_t ill_rrd : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[15] */
uint64_t ill_rwr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[14] */
uint64_t rdperr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[13] */
uint64_t raperr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[12] */
uint64_t rserr : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[11] */
uint64_t rtsr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[10] */
uint64_t rmsc_msg : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[9] */
uint64_t rmsi_mabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[8] */
uint64_t rmsi_tabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[7] */
uint64_t rmsi_per : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[6] */
uint64_t rmr_tto : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[5] */
uint64_t rmr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[4] */
uint64_t rtr_abt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[3] */
uint64_t rmr_wtto : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[2] */
uint64_t rmr_wabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[1] */
uint64_t rtr_wabt : 1; /**< RSL Chain Interrupt Enable for PCI_INT_SUM2[0] */
#else
uint64_t rtr_wabt : 1;
uint64_t rmr_wabt : 1;
uint64_t rmr_wtto : 1;
uint64_t rtr_abt : 1;
uint64_t rmr_abt : 1;
uint64_t rmr_tto : 1;
uint64_t rmsi_per : 1;
uint64_t rmsi_tabt : 1;
uint64_t rmsi_mabt : 1;
uint64_t rmsc_msg : 1;
uint64_t rtsr_abt : 1;
uint64_t rserr : 1;
uint64_t raperr : 1;
uint64_t rdperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rrsl_int : 1;
uint64_t rpcnt0 : 1;
uint64_t rpcnt1 : 1;
uint64_t reserved_19_20 : 2;
uint64_t rptime0 : 1;
uint64_t rptime1 : 1;
uint64_t reserved_23_24 : 2;
uint64_t rdcnt0 : 1;
uint64_t rdcnt1 : 1;
uint64_t rdtime0 : 1;
uint64_t rdtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn31xx;
struct cvmx_pci_int_enb2_s cn38xx;
struct cvmx_pci_int_enb2_s cn38xxp2;
struct cvmx_pci_int_enb2_cn31xx cn50xx;
struct cvmx_pci_int_enb2_s cn58xx;
struct cvmx_pci_int_enb2_s cn58xxp1;
} cvmx_pci_int_enb2_t;
/**
* cvmx_pci_int_sum
*
* PCI_INT_SUM = PCI Interrupt Summary
*
* The PCI Interrupt Summary Register.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< A read to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t ill_wr : 1; /**< A write to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t win_wr : 1; /**< A write to the disabled Window Write Data or
Read-Address Register took place. */
uint64_t dma1_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 1. */
uint64_t dma0_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 0. */
uint64_t dtime1 : 1; /**< When the value in the PCI_DMA_CNT1
register is not 0 the DMA_CNT1 timer counts.
When the DMA1_CNT timer has a value greater
than the PCI_DMA_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dtime0 : 1; /**< When the value in the PCI_DMA_CNT0
register is not 0 the DMA_CNT0 timer counts.
When the DMA0_CNT timer has a value greater
than the PCI_DMA_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dcnt1 : 1; /**< This bit indicates that PCI_DMA_CNT1
value is greater than the value
in the PCI_DMA_INT_LEV1 register. */
uint64_t dcnt0 : 1; /**< This bit indicates that PCI_DMA_CNT0
value is greater than the value
in the PCI_DMA_INT_LEV0 register. */
uint64_t ptime3 : 1; /**< When the value in the PCI_PKTS_SENT3
register is not 0 the Sent-3 timer counts.
When the Sent-3 timer has a value greater
than the PCI_PKTS_SENT_TIME3 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t ptime2 : 1; /**< When the value in the PCI_PKTS_SENT2
register is not 0 the Sent-2 timer counts.
When the Sent-2 timer has a value greater
than the PCI_PKTS_SENT_TIME2 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t ptime1 : 1; /**< When the value in the PCI_PKTS_SENT1
register is not 0 the Sent-1 timer counts.
When the Sent-1 timer has a value greater
than the PCI_PKTS_SENT_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t ptime0 : 1; /**< When the value in the PCI_PKTS_SENT0
register is not 0 the Sent-0 timer counts.
When the Sent-0 timer has a value greater
than the PCI_PKTS_SENT_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t pcnt3 : 1; /**< This bit indicates that PCI_PKTS_SENT3
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV3 register. */
uint64_t pcnt2 : 1; /**< This bit indicates that PCI_PKTS_SENT2
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV2 register. */
uint64_t pcnt1 : 1; /**< This bit indicates that PCI_PKTS_SENT1
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV1 register. */
uint64_t pcnt0 : 1; /**< This bit indicates that PCI_PKTS_SENT0
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV0 register. */
uint64_t rsl_int : 1; /**< This bit is set when the mio_pci_inta_dr wire
is asserted by the MIO. */
uint64_t ill_rrd : 1; /**< A read to the disabled PCI registers took place. */
uint64_t ill_rwr : 1; /**< A write to the disabled PCI registers took place. */
uint64_t dperr : 1; /**< Data Parity Error detected by PCX Core */
uint64_t aperr : 1; /**< Address Parity Error detected by PCX Core */
uint64_t serr : 1; /**< SERR# detected by PCX Core */
uint64_t tsr_abt : 1; /**< Target Split-Read Abort Detected
O9N (as completer), has encountered an error
which prevents the split transaction from
completing. In this event, the O9N (as completer),
sends a SCM (Split Completion Message) to the
initiator. See: PCIX Spec v1.0a Fig 2-40.
[31:28]: Message Class = 2(completer error)
[27:20]: Message Index = 0x80
[18:12]: Remaining Lower Address
[11:0]: Remaining Byte Count */
uint64_t msc_msg : 1; /**< Master Split Completion Message (SCM) Detected
for either a Split-Read/Write error case.
Set if:
a) A Split-Write SCM is detected with SCE=1.
b) A Split-Read SCM is detected (regardless
of SCE status).
The Split completion message(SCM)
is also latched into the PCI_SCM_REG[SCM] to
assist SW with error recovery. */
uint64_t msi_mabt : 1; /**< PCI Master Abort on Master MSI */
uint64_t msi_tabt : 1; /**< PCI Target-Abort on Master MSI */
uint64_t msi_per : 1; /**< PCI Parity Error on Master MSI */
uint64_t mr_tto : 1; /**< PCI Master Retry Timeout On Master-Read */
uint64_t mr_abt : 1; /**< PCI Master Abort On Master-Read */
uint64_t tr_abt : 1; /**< PCI Target Abort On Master-Read */
uint64_t mr_wtto : 1; /**< PCI Master Retry Timeout on Master-write */
uint64_t mr_wabt : 1; /**< PCI Master Abort detected on Master-write */
uint64_t tr_wabt : 1; /**< PCI Target Abort detected on Master-write */
#else
uint64_t tr_wabt : 1;
uint64_t mr_wabt : 1;
uint64_t mr_wtto : 1;
uint64_t tr_abt : 1;
uint64_t mr_abt : 1;
uint64_t mr_tto : 1;
uint64_t msi_per : 1;
uint64_t msi_tabt : 1;
uint64_t msi_mabt : 1;
uint64_t msc_msg : 1;
uint64_t tsr_abt : 1;
uint64_t serr : 1;
uint64_t aperr : 1;
uint64_t dperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rsl_int : 1;
uint64_t pcnt0 : 1;
uint64_t pcnt1 : 1;
uint64_t pcnt2 : 1;
uint64_t pcnt3 : 1;
uint64_t ptime0 : 1;
uint64_t ptime1 : 1;
uint64_t ptime2 : 1;
uint64_t ptime3 : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_pci_int_sum_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< A read to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t ill_wr : 1; /**< A write to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t win_wr : 1; /**< A write to the disabled Window Write Data or
Read-Address Register took place. */
uint64_t dma1_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 1. */
uint64_t dma0_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 0. */
uint64_t dtime1 : 1; /**< When the value in the PCI_DMA_CNT1
register is not 0 the DMA_CNT1 timer counts.
When the DMA1_CNT timer has a value greater
than the PCI_DMA_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dtime0 : 1; /**< When the value in the PCI_DMA_CNT0
register is not 0 the DMA_CNT0 timer counts.
When the DMA0_CNT timer has a value greater
than the PCI_DMA_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dcnt1 : 1; /**< This bit indicates that PCI_DMA_CNT1
value is greater than the value
in the PCI_DMA_INT_LEV1 register. */
uint64_t dcnt0 : 1; /**< This bit indicates that PCI_DMA_CNT0
value is greater than the value
in the PCI_DMA_INT_LEV0 register. */
uint64_t reserved_22_24 : 3;
uint64_t ptime0 : 1; /**< When the value in the PCI_PKTS_SENT0
register is not 0 the Sent-0 timer counts.
When the Sent-0 timer has a value greater
than the PCI_PKTS_SENT_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t reserved_18_20 : 3;
uint64_t pcnt0 : 1; /**< This bit indicates that PCI_PKTS_SENT0
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV0 register. */
uint64_t rsl_int : 1; /**< This bit is set when the mio_pci_inta_dr wire
is asserted by the MIO */
uint64_t ill_rrd : 1; /**< A read to the disabled PCI registers took place. */
uint64_t ill_rwr : 1; /**< A write to the disabled PCI registers took place. */
uint64_t dperr : 1; /**< Data Parity Error detected by PCX Core */
uint64_t aperr : 1; /**< Address Parity Error detected by PCX Core */
uint64_t serr : 1; /**< SERR# detected by PCX Core */
uint64_t tsr_abt : 1; /**< Target Split-Read Abort Detected
N3K (as completer), has encountered an error
which prevents the split transaction from
completing. In this event, the N3K (as completer),
sends a SCM (Split Completion Message) to the
initiator. See: PCIX Spec v1.0a Fig 2-40.
[31:28]: Message Class = 2(completer error)
[27:20]: Message Index = 0x80
[18:12]: Remaining Lower Address
[11:0]: Remaining Byte Count */
uint64_t msc_msg : 1; /**< Master Split Completion Message (SCM) Detected
for either a Split-Read/Write error case.
Set if:
a) A Split-Write SCM is detected with SCE=1.
b) A Split-Read SCM is detected (regardless
of SCE status).
The Split completion message(SCM)
is also latched into the PCI_SCM_REG[SCM] to
assist SW with error recovery. */
uint64_t msi_mabt : 1; /**< PCI Master Abort on Master MSI */
uint64_t msi_tabt : 1; /**< PCI Target-Abort on Master MSI */
uint64_t msi_per : 1; /**< PCI Parity Error on Master MSI */
uint64_t mr_tto : 1; /**< PCI Master Retry Timeout On Master-Read */
uint64_t mr_abt : 1; /**< PCI Master Abort On Master-Read */
uint64_t tr_abt : 1; /**< PCI Target Abort On Master-Read */
uint64_t mr_wtto : 1; /**< PCI Master Retry Timeout on Master-write */
uint64_t mr_wabt : 1; /**< PCI Master Abort detected on Master-write */
uint64_t tr_wabt : 1; /**< PCI Target Abort detected on Master-write */
#else
uint64_t tr_wabt : 1;
uint64_t mr_wabt : 1;
uint64_t mr_wtto : 1;
uint64_t tr_abt : 1;
uint64_t mr_abt : 1;
uint64_t mr_tto : 1;
uint64_t msi_per : 1;
uint64_t msi_tabt : 1;
uint64_t msi_mabt : 1;
uint64_t msc_msg : 1;
uint64_t tsr_abt : 1;
uint64_t serr : 1;
uint64_t aperr : 1;
uint64_t dperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rsl_int : 1;
uint64_t pcnt0 : 1;
uint64_t reserved_18_20 : 3;
uint64_t ptime0 : 1;
uint64_t reserved_22_24 : 3;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn30xx;
struct cvmx_pci_int_sum_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< A read to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t ill_wr : 1; /**< A write to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t win_wr : 1; /**< A write to the disabled Window Write Data or
Read-Address Register took place. */
uint64_t dma1_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 1. */
uint64_t dma0_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 0. */
uint64_t dtime1 : 1; /**< When the value in the PCI_DMA_CNT1
register is not 0 the DMA_CNT1 timer counts.
When the DMA1_CNT timer has a value greater
than the PCI_DMA_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dtime0 : 1; /**< When the value in the PCI_DMA_CNT0
register is not 0 the DMA_CNT0 timer counts.
When the DMA0_CNT timer has a value greater
than the PCI_DMA_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dcnt1 : 1; /**< This bit indicates that PCI_DMA_CNT1
value is greater than the value
in the PCI_DMA_INT_LEV1 register. */
uint64_t dcnt0 : 1; /**< This bit indicates that PCI_DMA_CNT0
value is greater than the value
in the PCI_DMA_INT_LEV0 register. */
uint64_t reserved_23_24 : 2;
uint64_t ptime1 : 1; /**< When the value in the PCI_PKTS_SENT1
register is not 0 the Sent-1 timer counts.
When the Sent-1 timer has a value greater
than the PCI_PKTS_SENT_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t ptime0 : 1; /**< When the value in the PCI_PKTS_SENT0
register is not 0 the Sent-0 timer counts.
When the Sent-0 timer has a value greater
than the PCI_PKTS_SENT_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t reserved_19_20 : 2;
uint64_t pcnt1 : 1; /**< This bit indicates that PCI_PKTS_SENT1
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV1 register. */
uint64_t pcnt0 : 1; /**< This bit indicates that PCI_PKTS_SENT0
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV0 register. */
uint64_t rsl_int : 1; /**< This bit is set when the mio_pci_inta_dr wire
is asserted by the MIO */
uint64_t ill_rrd : 1; /**< A read to the disabled PCI registers took place. */
uint64_t ill_rwr : 1; /**< A write to the disabled PCI registers took place. */
uint64_t dperr : 1; /**< Data Parity Error detected by PCX Core */
uint64_t aperr : 1; /**< Address Parity Error detected by PCX Core */
uint64_t serr : 1; /**< SERR# detected by PCX Core */
uint64_t tsr_abt : 1; /**< Target Split-Read Abort Detected
N3K (as completer), has encountered an error
which prevents the split transaction from
completing. In this event, the N3K (as completer),
sends a SCM (Split Completion Message) to the
initiator. See: PCIX Spec v1.0a Fig 2-40.
[31:28]: Message Class = 2(completer error)
[27:20]: Message Index = 0x80
[18:12]: Remaining Lower Address
[11:0]: Remaining Byte Count */
uint64_t msc_msg : 1; /**< Master Split Completion Message (SCM) Detected
for either a Split-Read/Write error case.
Set if:
a) A Split-Write SCM is detected with SCE=1.
b) A Split-Read SCM is detected (regardless
of SCE status).
The Split completion message(SCM)
is also latched into the PCI_SCM_REG[SCM] to
assist SW with error recovery. */
uint64_t msi_mabt : 1; /**< PCI Master Abort on Master MSI */
uint64_t msi_tabt : 1; /**< PCI Target-Abort on Master MSI */
uint64_t msi_per : 1; /**< PCI Parity Error on Master MSI */
uint64_t mr_tto : 1; /**< PCI Master Retry Timeout On Master-Read */
uint64_t mr_abt : 1; /**< PCI Master Abort On Master-Read */
uint64_t tr_abt : 1; /**< PCI Target Abort On Master-Read */
uint64_t mr_wtto : 1; /**< PCI Master Retry Timeout on Master-write */
uint64_t mr_wabt : 1; /**< PCI Master Abort detected on Master-write */
uint64_t tr_wabt : 1; /**< PCI Target Abort detected on Master-write */
#else
uint64_t tr_wabt : 1;
uint64_t mr_wabt : 1;
uint64_t mr_wtto : 1;
uint64_t tr_abt : 1;
uint64_t mr_abt : 1;
uint64_t mr_tto : 1;
uint64_t msi_per : 1;
uint64_t msi_tabt : 1;
uint64_t msi_mabt : 1;
uint64_t msc_msg : 1;
uint64_t tsr_abt : 1;
uint64_t serr : 1;
uint64_t aperr : 1;
uint64_t dperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rsl_int : 1;
uint64_t pcnt0 : 1;
uint64_t pcnt1 : 1;
uint64_t reserved_19_20 : 2;
uint64_t ptime0 : 1;
uint64_t ptime1 : 1;
uint64_t reserved_23_24 : 2;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn31xx;
struct cvmx_pci_int_sum_s cn38xx;
struct cvmx_pci_int_sum_s cn38xxp2;
struct cvmx_pci_int_sum_cn31xx cn50xx;
struct cvmx_pci_int_sum_s cn58xx;
struct cvmx_pci_int_sum_s cn58xxp1;
} cvmx_pci_int_sum_t;
/**
* cvmx_pci_int_sum2
*
* PCI_INT_SUM2 = PCI Interrupt Summary2 Register
*
* The PCI Interrupt Summary2 Register copy used for RSL interrupts.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_int_sum2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< A read to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t ill_wr : 1; /**< A write to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t win_wr : 1; /**< A write to the disabled Window Write Data or
Read-Address Register took place. */
uint64_t dma1_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 1. */
uint64_t dma0_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 0. */
uint64_t dtime1 : 1; /**< When the value in the PCI_DMA_CNT1
register is not 0 the DMA_CNT1 timer counts.
When the DMA1_CNT timer has a value greater
than the PCI_DMA_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dtime0 : 1; /**< When the value in the PCI_DMA_CNT0
register is not 0 the DMA_CNT0 timer counts.
When the DMA0_CNT timer has a value greater
than the PCI_DMA_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dcnt1 : 1; /**< This bit indicates that PCI_DMA_CNT1
value is greater than the value
in the PCI_DMA_INT_LEV1 register. */
uint64_t dcnt0 : 1; /**< This bit indicates that PCI_DMA_CNT0
value is greater than the value
in the PCI_DMA_INT_LEV0 register. */
uint64_t ptime3 : 1; /**< When the value in the PCI_PKTS_SENT3
register is not 0 the Sent-3 timer counts.
When the Sent-3 timer has a value greater
than the PCI_PKTS_SENT_TIME3 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t ptime2 : 1; /**< When the value in the PCI_PKTS_SENT2
register is not 0 the Sent-2 timer counts.
When the Sent-2 timer has a value greater
than the PCI_PKTS_SENT_TIME2 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t ptime1 : 1; /**< When the value in the PCI_PKTS_SENT1
register is not 0 the Sent-1 timer counts.
When the Sent-1 timer has a value greater
than the PCI_PKTS_SENT_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t ptime0 : 1; /**< When the value in the PCI_PKTS_SENT0
register is not 0 the Sent-0 timer counts.
When the Sent-0 timer has a value greater
than the PCI_PKTS_SENT_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t pcnt3 : 1; /**< This bit indicates that PCI_PKTS_SENT3
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV3 register. */
uint64_t pcnt2 : 1; /**< This bit indicates that PCI_PKTS_SENT2
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV2 register. */
uint64_t pcnt1 : 1; /**< This bit indicates that PCI_PKTS_SENT1
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV1 register. */
uint64_t pcnt0 : 1; /**< This bit indicates that PCI_PKTS_SENT0
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV0 register. */
uint64_t rsl_int : 1; /**< This bit is set when the RSL Chain has
generated an interrupt. */
uint64_t ill_rrd : 1; /**< A read to the disabled PCI registers took place. */
uint64_t ill_rwr : 1; /**< A write to the disabled PCI registers took place. */
uint64_t dperr : 1; /**< Data Parity Error detected by PCX Core */
uint64_t aperr : 1; /**< Address Parity Error detected by PCX Core */
uint64_t serr : 1; /**< SERR# detected by PCX Core */
uint64_t tsr_abt : 1; /**< Target Split-Read Abort Detected */
uint64_t msc_msg : 1; /**< Master Split Completion Message Detected */
uint64_t msi_mabt : 1; /**< PCI MSI Master Abort. */
uint64_t msi_tabt : 1; /**< PCI MSI Target Abort. */
uint64_t msi_per : 1; /**< PCI MSI Parity Error. */
uint64_t mr_tto : 1; /**< PCI Master Retry Timeout On Read. */
uint64_t mr_abt : 1; /**< PCI Master Abort On Read. */
uint64_t tr_abt : 1; /**< PCI Target Abort On Read. */
uint64_t mr_wtto : 1; /**< PCI Master Retry Timeout on write. */
uint64_t mr_wabt : 1; /**< PCI Master Abort detected on write. */
uint64_t tr_wabt : 1; /**< PCI Target Abort detected on write. */
#else
uint64_t tr_wabt : 1;
uint64_t mr_wabt : 1;
uint64_t mr_wtto : 1;
uint64_t tr_abt : 1;
uint64_t mr_abt : 1;
uint64_t mr_tto : 1;
uint64_t msi_per : 1;
uint64_t msi_tabt : 1;
uint64_t msi_mabt : 1;
uint64_t msc_msg : 1;
uint64_t tsr_abt : 1;
uint64_t serr : 1;
uint64_t aperr : 1;
uint64_t dperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rsl_int : 1;
uint64_t pcnt0 : 1;
uint64_t pcnt1 : 1;
uint64_t pcnt2 : 1;
uint64_t pcnt3 : 1;
uint64_t ptime0 : 1;
uint64_t ptime1 : 1;
uint64_t ptime2 : 1;
uint64_t ptime3 : 1;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} s;
struct cvmx_pci_int_sum2_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< A read to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t ill_wr : 1; /**< A write to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t win_wr : 1; /**< A write to the disabled Window Write Data or
Read-Address Register took place. */
uint64_t dma1_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 1. */
uint64_t dma0_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 0. */
uint64_t dtime1 : 1; /**< When the value in the PCI_DMA_CNT1
register is not 0 the DMA_CNT1 timer counts.
When the DMA1_CNT timer has a value greater
than the PCI_DMA_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dtime0 : 1; /**< When the value in the PCI_DMA_CNT0
register is not 0 the DMA_CNT0 timer counts.
When the DMA0_CNT timer has a value greater
than the PCI_DMA_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dcnt1 : 1; /**< This bit indicates that PCI_DMA_CNT1
value is greater than the value
in the PCI_DMA_INT_LEV1 register. */
uint64_t dcnt0 : 1; /**< This bit indicates that PCI_DMA_CNT0
value is greater than the value
in the PCI_DMA_INT_LEV0 register. */
uint64_t reserved_22_24 : 3;
uint64_t ptime0 : 1; /**< When the value in the PCI_PKTS_SENT0
register is not 0 the Sent-0 timer counts.
When the Sent-0 timer has a value greater
than the PCI_PKTS_SENT_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t reserved_18_20 : 3;
uint64_t pcnt0 : 1; /**< This bit indicates that PCI_PKTS_SENT0
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV0 register. */
uint64_t rsl_int : 1; /**< This bit is set when the RSL Chain has
generated an interrupt. */
uint64_t ill_rrd : 1; /**< A read to the disabled PCI registers took place. */
uint64_t ill_rwr : 1; /**< A write to the disabled PCI registers took place. */
uint64_t dperr : 1; /**< Data Parity Error detected by PCX Core */
uint64_t aperr : 1; /**< Address Parity Error detected by PCX Core */
uint64_t serr : 1; /**< SERR# detected by PCX Core */
uint64_t tsr_abt : 1; /**< Target Split-Read Abort Detected */
uint64_t msc_msg : 1; /**< Master Split Completion Message Detected */
uint64_t msi_mabt : 1; /**< PCI MSI Master Abort. */
uint64_t msi_tabt : 1; /**< PCI MSI Target Abort. */
uint64_t msi_per : 1; /**< PCI MSI Parity Error. */
uint64_t mr_tto : 1; /**< PCI Master Retry Timeout On Read. */
uint64_t mr_abt : 1; /**< PCI Master Abort On Read. */
uint64_t tr_abt : 1; /**< PCI Target Abort On Read. */
uint64_t mr_wtto : 1; /**< PCI Master Retry Timeout on write. */
uint64_t mr_wabt : 1; /**< PCI Master Abort detected on write. */
uint64_t tr_wabt : 1; /**< PCI Target Abort detected on write. */
#else
uint64_t tr_wabt : 1;
uint64_t mr_wabt : 1;
uint64_t mr_wtto : 1;
uint64_t tr_abt : 1;
uint64_t mr_abt : 1;
uint64_t mr_tto : 1;
uint64_t msi_per : 1;
uint64_t msi_tabt : 1;
uint64_t msi_mabt : 1;
uint64_t msc_msg : 1;
uint64_t tsr_abt : 1;
uint64_t serr : 1;
uint64_t aperr : 1;
uint64_t dperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rsl_int : 1;
uint64_t pcnt0 : 1;
uint64_t reserved_18_20 : 3;
uint64_t ptime0 : 1;
uint64_t reserved_22_24 : 3;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn30xx;
struct cvmx_pci_int_sum2_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_34_63 : 30;
uint64_t ill_rd : 1; /**< A read to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t ill_wr : 1; /**< A write to a disabled area of bar1 or bar2,
when the mem area is disabled. */
uint64_t win_wr : 1; /**< A write to the disabled Window Write Data or
Read-Address Register took place. */
uint64_t dma1_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 1. */
uint64_t dma0_fi : 1; /**< A DMA operation operation finished that was
required to set the FORCE-INT bit for counter 0. */
uint64_t dtime1 : 1; /**< When the value in the PCI_DMA_CNT1
register is not 0 the DMA_CNT1 timer counts.
When the DMA1_CNT timer has a value greater
than the PCI_DMA_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dtime0 : 1; /**< When the value in the PCI_DMA_CNT0
register is not 0 the DMA_CNT0 timer counts.
When the DMA0_CNT timer has a value greater
than the PCI_DMA_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t dcnt1 : 1; /**< This bit indicates that PCI_DMA_CNT1
value is greater than the value
in the PCI_DMA_INT_LEV1 register. */
uint64_t dcnt0 : 1; /**< This bit indicates that PCI_DMA_CNT0
value is greater than the value
in the PCI_DMA_INT_LEV0 register. */
uint64_t reserved_23_24 : 2;
uint64_t ptime1 : 1; /**< When the value in the PCI_PKTS_SENT1
register is not 0 the Sent-1 timer counts.
When the Sent-1 timer has a value greater
than the PCI_PKTS_SENT_TIME1 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t ptime0 : 1; /**< When the value in the PCI_PKTS_SENT0
register is not 0 the Sent-0 timer counts.
When the Sent-0 timer has a value greater
than the PCI_PKTS_SENT_TIME0 register this
bit is set. The timer is reset when bit is
written with a one. */
uint64_t reserved_19_20 : 2;
uint64_t pcnt1 : 1; /**< This bit indicates that PCI_PKTS_SENT1
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV1 register. */
uint64_t pcnt0 : 1; /**< This bit indicates that PCI_PKTS_SENT0
value is greater than the value
in the PCI_PKTS_SENT_INT_LEV0 register. */
uint64_t rsl_int : 1; /**< This bit is set when the RSL Chain has
generated an interrupt. */
uint64_t ill_rrd : 1; /**< A read to the disabled PCI registers took place. */
uint64_t ill_rwr : 1; /**< A write to the disabled PCI registers took place. */
uint64_t dperr : 1; /**< Data Parity Error detected by PCX Core */
uint64_t aperr : 1; /**< Address Parity Error detected by PCX Core */
uint64_t serr : 1; /**< SERR# detected by PCX Core */
uint64_t tsr_abt : 1; /**< Target Split-Read Abort Detected */
uint64_t msc_msg : 1; /**< Master Split Completion Message Detected */
uint64_t msi_mabt : 1; /**< PCI MSI Master Abort. */
uint64_t msi_tabt : 1; /**< PCI MSI Target Abort. */
uint64_t msi_per : 1; /**< PCI MSI Parity Error. */
uint64_t mr_tto : 1; /**< PCI Master Retry Timeout On Read. */
uint64_t mr_abt : 1; /**< PCI Master Abort On Read. */
uint64_t tr_abt : 1; /**< PCI Target Abort On Read. */
uint64_t mr_wtto : 1; /**< PCI Master Retry Timeout on write. */
uint64_t mr_wabt : 1; /**< PCI Master Abort detected on write. */
uint64_t tr_wabt : 1; /**< PCI Target Abort detected on write. */
#else
uint64_t tr_wabt : 1;
uint64_t mr_wabt : 1;
uint64_t mr_wtto : 1;
uint64_t tr_abt : 1;
uint64_t mr_abt : 1;
uint64_t mr_tto : 1;
uint64_t msi_per : 1;
uint64_t msi_tabt : 1;
uint64_t msi_mabt : 1;
uint64_t msc_msg : 1;
uint64_t tsr_abt : 1;
uint64_t serr : 1;
uint64_t aperr : 1;
uint64_t dperr : 1;
uint64_t ill_rwr : 1;
uint64_t ill_rrd : 1;
uint64_t rsl_int : 1;
uint64_t pcnt0 : 1;
uint64_t pcnt1 : 1;
uint64_t reserved_19_20 : 2;
uint64_t ptime0 : 1;
uint64_t ptime1 : 1;
uint64_t reserved_23_24 : 2;
uint64_t dcnt0 : 1;
uint64_t dcnt1 : 1;
uint64_t dtime0 : 1;
uint64_t dtime1 : 1;
uint64_t dma0_fi : 1;
uint64_t dma1_fi : 1;
uint64_t win_wr : 1;
uint64_t ill_wr : 1;
uint64_t ill_rd : 1;
uint64_t reserved_34_63 : 30;
#endif
} cn31xx;
struct cvmx_pci_int_sum2_s cn38xx;
struct cvmx_pci_int_sum2_s cn38xxp2;
struct cvmx_pci_int_sum2_cn31xx cn50xx;
struct cvmx_pci_int_sum2_s cn58xx;
struct cvmx_pci_int_sum2_s cn58xxp1;
} cvmx_pci_int_sum2_t;
/**
* cvmx_pci_msi_rcv
*
* PCI_MSI_RCV = PCI's MSI Received Vector Register
*
* A bit is set in this register relative to the vector received during a MSI. The value in this
* register is acted upon when the least-significant-byte of this register is written.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_msi_rcv_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_6_31 : 26;
uint32_t intr : 6; /**< When an MSI is received on the PCI the bit selected
by data [5:0] will be set in this register. To
clear this bit a write must take place to the
NPI_MSI_RCV register where any bit set to 1 is
cleared. Reading this address will return an
unpredicatable value. */
#else
uint32_t intr : 6;
uint32_t reserved_6_31 : 26;
#endif
} s;
struct cvmx_pci_msi_rcv_s cn30xx;
struct cvmx_pci_msi_rcv_s cn31xx;
struct cvmx_pci_msi_rcv_s cn38xx;
struct cvmx_pci_msi_rcv_s cn38xxp2;
struct cvmx_pci_msi_rcv_s cn50xx;
struct cvmx_pci_msi_rcv_s cn58xx;
struct cvmx_pci_msi_rcv_s cn58xxp1;
} cvmx_pci_msi_rcv_t;
/**
* cvmx_pci_pkt_credits#
*
* PCI_PKT_CREDITS0 = PCI Packet Credits For Output 0
*
* Used to decrease the number of packets to be processed by the host from Output-0 and return
* buffer/info pointer pairs to OCTEON Output-0. The value in this register is acted upon when the
* least-significant-byte of this register is written.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_pkt_creditsx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pkt_cnt : 16; /**< The value written to this field will be
subtracted from PCI_PKTS_SENT0[PKT_CNT]. */
uint32_t ptr_cnt : 16; /**< This field value is added to the
NPI's internal Buffer/Info Pointer Pair count. */
#else
uint32_t ptr_cnt : 16;
uint32_t pkt_cnt : 16;
#endif
} s;
struct cvmx_pci_pkt_creditsx_s cn30xx;
struct cvmx_pci_pkt_creditsx_s cn31xx;
struct cvmx_pci_pkt_creditsx_s cn38xx;
struct cvmx_pci_pkt_creditsx_s cn38xxp2;
struct cvmx_pci_pkt_creditsx_s cn50xx;
struct cvmx_pci_pkt_creditsx_s cn58xx;
struct cvmx_pci_pkt_creditsx_s cn58xxp1;
} cvmx_pci_pkt_creditsx_t;
/**
* cvmx_pci_pkts_sent#
*
* PCI_PKTS_SENT0 = PCI Packets Sent 0
*
* Number of packets sent to the host memory from PCI Output 0
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_pkts_sentx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pkt_cnt : 32; /**< Each time a packet is written to the memory via
PCI from PCI Output 0, this counter is
incremented by 1 or the byte count of the packet
as set in NPI_OUTPUT_CONTROL[P0_BMODE]. */
#else
uint32_t pkt_cnt : 32;
#endif
} s;
struct cvmx_pci_pkts_sentx_s cn30xx;
struct cvmx_pci_pkts_sentx_s cn31xx;
struct cvmx_pci_pkts_sentx_s cn38xx;
struct cvmx_pci_pkts_sentx_s cn38xxp2;
struct cvmx_pci_pkts_sentx_s cn50xx;
struct cvmx_pci_pkts_sentx_s cn58xx;
struct cvmx_pci_pkts_sentx_s cn58xxp1;
} cvmx_pci_pkts_sentx_t;
/**
* cvmx_pci_pkts_sent_int_lev#
*
* PCI_PKTS_SENT_INT_LEV0 = PCI Packets Sent Interrupt Level For Output 0
*
* Interrupt when number of packets sent is equal to or greater than the register value.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_pkts_sent_int_levx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pkt_cnt : 32; /**< When corresponding port's PCI_PKTS_SENT0 value
exceeds the value in this register, PCNT0 of the
PCI_INT_SUM and PCI_INT_SUM2 will be set. */
#else
uint32_t pkt_cnt : 32;
#endif
} s;
struct cvmx_pci_pkts_sent_int_levx_s cn30xx;
struct cvmx_pci_pkts_sent_int_levx_s cn31xx;
struct cvmx_pci_pkts_sent_int_levx_s cn38xx;
struct cvmx_pci_pkts_sent_int_levx_s cn38xxp2;
struct cvmx_pci_pkts_sent_int_levx_s cn50xx;
struct cvmx_pci_pkts_sent_int_levx_s cn58xx;
struct cvmx_pci_pkts_sent_int_levx_s cn58xxp1;
} cvmx_pci_pkts_sent_int_levx_t;
/**
* cvmx_pci_pkts_sent_time#
*
* PCI_PKTS_SENT_TIME0 = PCI Packets Sent Timer For Output-0
*
* Time to wait from packet being sent to host from Output-0 before issuing an interrupt.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_pkts_sent_timex_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pkt_time : 32; /**< Number of PCI clock cycle to wait before
issuing an interrupt to the host when a
packet from this port has been sent to the
host. The timer is reset when the
PCI_INT_SUM[21] register is cleared. */
#else
uint32_t pkt_time : 32;
#endif
} s;
struct cvmx_pci_pkts_sent_timex_s cn30xx;
struct cvmx_pci_pkts_sent_timex_s cn31xx;
struct cvmx_pci_pkts_sent_timex_s cn38xx;
struct cvmx_pci_pkts_sent_timex_s cn38xxp2;
struct cvmx_pci_pkts_sent_timex_s cn50xx;
struct cvmx_pci_pkts_sent_timex_s cn58xx;
struct cvmx_pci_pkts_sent_timex_s cn58xxp1;
} cvmx_pci_pkts_sent_timex_t;
/**
* cvmx_pci_read_cmd_6
*
* PCI_READ_CMD_6 = PCI Read Command 6 Register
*
* Contains control inforamtion related to a received PCI Command 6.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_read_cmd_6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_9_31 : 23;
uint32_t min_data : 6; /**< The number of words to have buffered in the PNI
before informing the PCIX-Core that we have
read data available for the outstanding Delayed
read. 0 is treated as a 64.
For reads to the expansion this value is not used. */
uint32_t prefetch : 3; /**< Control the amount of data to be preteched when
this type of bhmstREAD command is received.
0 = 1 32/64 bit word.
1 = From address to end of 128B block.
2 = From address to end of 128B block plus 128B.
3 = From address to end of 128B block plus 256B.
4 = From address to end of 128B block plus 384B.
For reads to the expansion this value is not used. */
#else
uint32_t prefetch : 3;
uint32_t min_data : 6;
uint32_t reserved_9_31 : 23;
#endif
} s;
struct cvmx_pci_read_cmd_6_s cn30xx;
struct cvmx_pci_read_cmd_6_s cn31xx;
struct cvmx_pci_read_cmd_6_s cn38xx;
struct cvmx_pci_read_cmd_6_s cn38xxp2;
struct cvmx_pci_read_cmd_6_s cn50xx;
struct cvmx_pci_read_cmd_6_s cn58xx;
struct cvmx_pci_read_cmd_6_s cn58xxp1;
} cvmx_pci_read_cmd_6_t;
/**
* cvmx_pci_read_cmd_c
*
* PCI_READ_CMD_C = PCI Read Command C Register
*
* Contains control inforamtion related to a received PCI Command C.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_read_cmd_c_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_9_31 : 23;
uint32_t min_data : 6; /**< The number of words to have buffered in the PNI
before informing the PCIX-Core that we have
read data available for the outstanding Delayed
read. 0 is treated as a 64.
For reads to the expansion this value is not used. */
uint32_t prefetch : 3; /**< Control the amount of data to be preteched when
this type of READ command is received.
0 = 1 32/64 bit word.
1 = From address to end of 128B block.
2 = From address to end of 128B block plus 128B.
3 = From address to end of 128B block plus 256B.
4 = From address to end of 128B block plus 384B.
For reads to the expansion this value is not used. */
#else
uint32_t prefetch : 3;
uint32_t min_data : 6;
uint32_t reserved_9_31 : 23;
#endif
} s;
struct cvmx_pci_read_cmd_c_s cn30xx;
struct cvmx_pci_read_cmd_c_s cn31xx;
struct cvmx_pci_read_cmd_c_s cn38xx;
struct cvmx_pci_read_cmd_c_s cn38xxp2;
struct cvmx_pci_read_cmd_c_s cn50xx;
struct cvmx_pci_read_cmd_c_s cn58xx;
struct cvmx_pci_read_cmd_c_s cn58xxp1;
} cvmx_pci_read_cmd_c_t;
/**
* cvmx_pci_read_cmd_e
*
* PCI_READ_CMD_E = PCI Read Command E Register
*
* Contains control inforamtion related to a received PCI Command 6.
*/
typedef union
{
uint32_t u32;
struct cvmx_pci_read_cmd_e_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_9_31 : 23;
uint32_t min_data : 6; /**< The number of words to have buffered in the PNI
before informaing the PCIX-Core that we have
read data available for the outstanding Delayed
read. 0 is treated as a 64.
For reads to the expansion this value is not used. */
uint32_t prefetch : 3; /**< Control the amount of data to be preteched when
this type of READ command is received.
0 = 1 32/64 bit word.
1 = From address to end of 128B block.
2 = From address to end of 128B block plus 128B.
3 = From address to end of 128B block plus 256B.
4 = From address to end of 128B block plus 384B.
For reads to the expansion this value is not used. */
#else
uint32_t prefetch : 3;
uint32_t min_data : 6;
uint32_t reserved_9_31 : 23;
#endif
} s;
struct cvmx_pci_read_cmd_e_s cn30xx;
struct cvmx_pci_read_cmd_e_s cn31xx;
struct cvmx_pci_read_cmd_e_s cn38xx;
struct cvmx_pci_read_cmd_e_s cn38xxp2;
struct cvmx_pci_read_cmd_e_s cn50xx;
struct cvmx_pci_read_cmd_e_s cn58xx;
struct cvmx_pci_read_cmd_e_s cn58xxp1;
} cvmx_pci_read_cmd_e_t;
/**
* cvmx_pci_read_timeout
*
* PCI_READ_TIMEOUT = PCI Read Timeour Register
*
* The address to start reading Instructions from for Input-3.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_read_timeout_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t enb : 1; /**< Enable the use of the Timeout function. */
uint64_t cnt : 31; /**< The number of eclk cycles to wait after issuing
a read request to the PNI before setting a
timeout and not expecting the data to return.
This is considered a fatal condition by the NPI. */
#else
uint64_t cnt : 31;
uint64_t enb : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pci_read_timeout_s cn30xx;
struct cvmx_pci_read_timeout_s cn31xx;
struct cvmx_pci_read_timeout_s cn38xx;
struct cvmx_pci_read_timeout_s cn38xxp2;
struct cvmx_pci_read_timeout_s cn50xx;
struct cvmx_pci_read_timeout_s cn58xx;
struct cvmx_pci_read_timeout_s cn58xxp1;
} cvmx_pci_read_timeout_t;
/**
* cvmx_pci_scm_reg
*
* PCI_SCM_REG = PCI Master Split Completion Message Register
*
* This register contains the Master Split Completion Message(SCM) generated when a master split
* transaction is aborted.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_scm_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t scm : 32; /**< Contains the Split Completion Message (SCM)
driven when a master-split transaction is aborted.
[31:28]: Message Class
[27:20]: Message Index
[19]: Reserved
[18:12]: Remaining Lower Address
[11:8]: Upper Remaining Byte Count
[7:0]: Lower Remaining Byte Count
Refer to the PCIX1.0a specification, Fig 2-40
for additional details for the split completion
message format. */
#else
uint64_t scm : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pci_scm_reg_s cn30xx;
struct cvmx_pci_scm_reg_s cn31xx;
struct cvmx_pci_scm_reg_s cn38xx;
struct cvmx_pci_scm_reg_s cn38xxp2;
struct cvmx_pci_scm_reg_s cn50xx;
struct cvmx_pci_scm_reg_s cn58xx;
struct cvmx_pci_scm_reg_s cn58xxp1;
} cvmx_pci_scm_reg_t;
/**
* cvmx_pci_tsr_reg
*
* PCI_TSR_REG = PCI Target Split Attribute Register
*
* This register contains the Attribute field Master Split Completion Message(SCM) generated when a master split
* transaction is aborted.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_tsr_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t tsr : 36; /**< Contains the Target Split Attribute field when a
target-split transaction is aborted.
[35:32]: Upper Byte Count
[31]: BCM=Byte Count Modified
[30]: SCE=Split Completion Error
[29]: SCM=Split Completion Message
[28:24]: RESERVED
[23:16]: Completer Bus Number
[15:11]: Completer Device Number
[10:8]: Completer Function Number
[7:0]: Lower Byte Count
Refer to the PCIX1.0a specification, Fig 2-39
for additional details on the completer attribute
bit assignments. */
#else
uint64_t tsr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_pci_tsr_reg_s cn30xx;
struct cvmx_pci_tsr_reg_s cn31xx;
struct cvmx_pci_tsr_reg_s cn38xx;
struct cvmx_pci_tsr_reg_s cn38xxp2;
struct cvmx_pci_tsr_reg_s cn50xx;
struct cvmx_pci_tsr_reg_s cn58xx;
struct cvmx_pci_tsr_reg_s cn58xxp1;
} cvmx_pci_tsr_reg_t;
/**
* cvmx_pci_win_rd_addr
*
* PCI_WIN_RD_ADDR = PCI Window Read Address Register
*
* Writing the least-significant-byte of this register will cause a read operation to take place,
* UNLESS, a read operation is already taking place. A read is consider to end when the PCI_WIN_RD_DATA
* register is read.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_win_rd_addr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t iobit : 1; /**< A 1 or 0 can be written here but this will always
read as '0'. */
uint64_t reserved_0_47 : 48;
#else
uint64_t reserved_0_47 : 48;
uint64_t iobit : 1;
uint64_t reserved_49_63 : 15;
#endif
} s;
struct cvmx_pci_win_rd_addr_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t iobit : 1; /**< A 1 or 0 can be written here but this will always
read as '0'. */
uint64_t rd_addr : 46; /**< The address to be read from. Whenever the LSB of
this register is written, the Read Operation will
take place.
[47:40] = NCB_ID
[39:3] = Address
When [47:43] == NPI & [42:0] == 0 bits [39:0] are:
[39:32] == x, Not Used
[31:27] == RSL_ID
[12:2] == RSL Register Offset
[1:0] == x, Not Used */
uint64_t reserved_0_1 : 2;
#else
uint64_t reserved_0_1 : 2;
uint64_t rd_addr : 46;
uint64_t iobit : 1;
uint64_t reserved_49_63 : 15;
#endif
} cn30xx;
struct cvmx_pci_win_rd_addr_cn30xx cn31xx;
struct cvmx_pci_win_rd_addr_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t iobit : 1; /**< A 1 or 0 can be written here but this will always
read as '0'. */
uint64_t rd_addr : 45; /**< The address to be read from. Whenever the LSB of
this register is written, the Read Operation will
take place.
[47:40] = NCB_ID
[39:3] = Address
When [47:43] == NPI & [42:0] == 0 bits [39:0] are:
[39:32] == x, Not Used
[31:27] == RSL_ID
[12:3] == RSL Register Offset
[2:0] == x, Not Used */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t rd_addr : 45;
uint64_t iobit : 1;
uint64_t reserved_49_63 : 15;
#endif
} cn38xx;
struct cvmx_pci_win_rd_addr_cn38xx cn38xxp2;
struct cvmx_pci_win_rd_addr_cn30xx cn50xx;
struct cvmx_pci_win_rd_addr_cn38xx cn58xx;
struct cvmx_pci_win_rd_addr_cn38xx cn58xxp1;
} cvmx_pci_win_rd_addr_t;
/**
* cvmx_pci_win_rd_data
*
* PCI_WIN_RD_DATA = PCI Window Read Data Register
*
* Contains the result from the read operation that took place when the LSB of the PCI_WIN_RD_ADDR
* register was written.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_win_rd_data_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t rd_data : 64; /**< The read data. */
#else
uint64_t rd_data : 64;
#endif
} s;
struct cvmx_pci_win_rd_data_s cn30xx;
struct cvmx_pci_win_rd_data_s cn31xx;
struct cvmx_pci_win_rd_data_s cn38xx;
struct cvmx_pci_win_rd_data_s cn38xxp2;
struct cvmx_pci_win_rd_data_s cn50xx;
struct cvmx_pci_win_rd_data_s cn58xx;
struct cvmx_pci_win_rd_data_s cn58xxp1;
} cvmx_pci_win_rd_data_t;
/**
* cvmx_pci_win_wr_addr
*
* PCI_WIN_WR_ADDR = PCI Window Write Address Register
*
* Contains the address to be writen to when a write operation is started by writing the
* PCI_WIN_WR_DATA register (see below).
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_win_wr_addr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t iobit : 1; /**< A 1 or 0 can be written here but this will always
read as '0'. */
uint64_t wr_addr : 45; /**< The address that will be written to when the
PCI_WIN_WR_DATA register is written.
[47:40] = NCB_ID
[39:3] = Address
When [47:43] == NPI & [42:0] == 0 bits [39:0] are:
[39:32] == x, Not Used
[31:27] == RSL_ID
[12:3] == RSL Register Offset
[2:0] == x, Not Used */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t wr_addr : 45;
uint64_t iobit : 1;
uint64_t reserved_49_63 : 15;
#endif
} s;
struct cvmx_pci_win_wr_addr_s cn30xx;
struct cvmx_pci_win_wr_addr_s cn31xx;
struct cvmx_pci_win_wr_addr_s cn38xx;
struct cvmx_pci_win_wr_addr_s cn38xxp2;
struct cvmx_pci_win_wr_addr_s cn50xx;
struct cvmx_pci_win_wr_addr_s cn58xx;
struct cvmx_pci_win_wr_addr_s cn58xxp1;
} cvmx_pci_win_wr_addr_t;
/**
* cvmx_pci_win_wr_data
*
* PCI_WIN_WR_DATA = PCI Window Write Data Register
*
* Contains the data to write to the address located in the PCI_WIN_WR_ADDR Register.
* Writing the least-significant-byte of this register will cause a write operation to take place.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_win_wr_data_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t wr_data : 64; /**< The data to be written. Whenever the LSB of this
register is written, the Window Write will take
place. */
#else
uint64_t wr_data : 64;
#endif
} s;
struct cvmx_pci_win_wr_data_s cn30xx;
struct cvmx_pci_win_wr_data_s cn31xx;
struct cvmx_pci_win_wr_data_s cn38xx;
struct cvmx_pci_win_wr_data_s cn38xxp2;
struct cvmx_pci_win_wr_data_s cn50xx;
struct cvmx_pci_win_wr_data_s cn58xx;
struct cvmx_pci_win_wr_data_s cn58xxp1;
} cvmx_pci_win_wr_data_t;
/**
* cvmx_pci_win_wr_mask
*
* PCI_WIN_WR_MASK = PCI Window Write Mask Register
*
* Contains the mask for the data in the PCI_WIN_WR_DATA Register.
*/
typedef union
{
uint64_t u64;
struct cvmx_pci_win_wr_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t wr_mask : 8; /**< The data to be written. When a bit is set '1'
the corresponding byte will not be written. */
#else
uint64_t wr_mask : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_pci_win_wr_mask_s cn30xx;
struct cvmx_pci_win_wr_mask_s cn31xx;
struct cvmx_pci_win_wr_mask_s cn38xx;
struct cvmx_pci_win_wr_mask_s cn38xxp2;
struct cvmx_pci_win_wr_mask_s cn50xx;
struct cvmx_pci_win_wr_mask_s cn58xx;
struct cvmx_pci_win_wr_mask_s cn58xxp1;
} cvmx_pci_win_wr_mask_t;
/**
* cvmx_pcieep_cfg000
*
* PCIE_CFG000 = First 32-bits of PCIE type 0 config space (Device ID and Vendor ID Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg000_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t devid : 16; /**< Device ID, writable through the DBI
However, the application must not change this field.
For EEPROM loads also see VENDID of this register. */
uint32_t vendid : 16; /**< Vendor ID, writable through the DBI
However, the application must not change this field.
During and EPROM Load is a value of 0xFFFF is loaded to this
field and a value of 0xFFFF is loaded to the DEVID field of
this register, the value will not be loaded, EEPROM load will
stop, and the FastLinkEnable bit will be set in the
PCIE_CFG452 register. */
#else
uint32_t vendid : 16;
uint32_t devid : 16;
#endif
} s;
struct cvmx_pcieep_cfg000_s cn52xx;
struct cvmx_pcieep_cfg000_s cn52xxp1;
struct cvmx_pcieep_cfg000_s cn56xx;
struct cvmx_pcieep_cfg000_s cn56xxp1;
} cvmx_pcieep_cfg000_t;
/**
* cvmx_pcieep_cfg001
*
* PCIE_CFG001 = Second 32-bits of PCIE type 0 config space (Command/Status Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg001_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dpe : 1; /**< Detected Parity Error */
uint32_t sse : 1; /**< Signaled System Error */
uint32_t rma : 1; /**< Received Master Abort */
uint32_t rta : 1; /**< Received Target Abort */
uint32_t sta : 1; /**< Signaled Target Abort */
uint32_t devt : 2; /**< DEVSEL Timing
Not applicable for PCI Express. Hardwired to 0. */
uint32_t mdpe : 1; /**< Master Data Parity Error */
uint32_t fbb : 1; /**< Fast Back-to-Back Capable
Not applicable for PCI Express. Hardwired to 0. */
uint32_t reserved_22_22 : 1;
uint32_t m66 : 1; /**< 66 MHz Capable
Not applicable for PCI Express. Hardwired to 0. */
uint32_t cl : 1; /**< Capabilities List
Indicates presence of an extended capability item.
Hardwired to 1. */
uint32_t i_stat : 1; /**< INTx Status */
uint32_t reserved_11_18 : 8;
uint32_t i_dis : 1; /**< INTx Assertion Disable */
uint32_t fbbe : 1; /**< Fast Back-to-Back Enable
Not applicable for PCI Express. Must be hardwired to 0. */
uint32_t see : 1; /**< SERR# Enable */
uint32_t ids_wcc : 1; /**< IDSEL Stepping/Wait Cycle Control
Not applicable for PCI Express. Must be hardwired to 0 */
uint32_t per : 1; /**< Parity Error Response */
uint32_t vps : 1; /**< VGA Palette Snoop
Not applicable for PCI Express. Must be hardwired to 0. */
uint32_t mwice : 1; /**< Memory Write and Invalidate
Not applicable for PCI Express. Must be hardwired to 0. */
uint32_t scse : 1; /**< Special Cycle Enable
Not applicable for PCI Express. Must be hardwired to 0. */
uint32_t me : 1; /**< Bus Master Enable */
uint32_t msae : 1; /**< Memory Space Enable */
uint32_t isae : 1; /**< I/O Space Enable */
#else
uint32_t isae : 1;
uint32_t msae : 1;
uint32_t me : 1;
uint32_t scse : 1;
uint32_t mwice : 1;
uint32_t vps : 1;
uint32_t per : 1;
uint32_t ids_wcc : 1;
uint32_t see : 1;
uint32_t fbbe : 1;
uint32_t i_dis : 1;
uint32_t reserved_11_18 : 8;
uint32_t i_stat : 1;
uint32_t cl : 1;
uint32_t m66 : 1;
uint32_t reserved_22_22 : 1;
uint32_t fbb : 1;
uint32_t mdpe : 1;
uint32_t devt : 2;
uint32_t sta : 1;
uint32_t rta : 1;
uint32_t rma : 1;
uint32_t sse : 1;
uint32_t dpe : 1;
#endif
} s;
struct cvmx_pcieep_cfg001_s cn52xx;
struct cvmx_pcieep_cfg001_s cn52xxp1;
struct cvmx_pcieep_cfg001_s cn56xx;
struct cvmx_pcieep_cfg001_s cn56xxp1;
} cvmx_pcieep_cfg001_t;
/**
* cvmx_pcieep_cfg002
*
* PCIE_CFG002 = Third 32-bits of PCIE type 0 config space (Revision ID/Class Code Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg002_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t bcc : 8; /**< Base Class Code, writable through the DBI
However, the application must not change this field. */
uint32_t sc : 8; /**< Subclass Code, writable through the DBI
However, the application must not change this field. */
uint32_t pi : 8; /**< Programming Interface, writable through the DBI
However, the application must not change this field. */
uint32_t rid : 8; /**< Revision ID, writable through the DBI
However, the application must not change this field. */
#else
uint32_t rid : 8;
uint32_t pi : 8;
uint32_t sc : 8;
uint32_t bcc : 8;
#endif
} s;
struct cvmx_pcieep_cfg002_s cn52xx;
struct cvmx_pcieep_cfg002_s cn52xxp1;
struct cvmx_pcieep_cfg002_s cn56xx;
struct cvmx_pcieep_cfg002_s cn56xxp1;
} cvmx_pcieep_cfg002_t;
/**
* cvmx_pcieep_cfg003
*
* PCIE_CFG003 = Fourth 32-bits of PCIE type 0 config space (Cache Line Size/Master Latency Timer/Header Type Register/BIST Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg003_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t bist : 8; /**< The BIST register functions are not supported.
All 8 bits of the BIST register are hardwired to 0. */
uint32_t mfd : 1; /**< Multi Function Device
The Multi Function Device bit is writable through the DBI.
However, this is a single function device. Therefore, the
application must not write a 1 to this bit. */
uint32_t chf : 7; /**< Configuration Header Format
Hardwired to 0 for type 0. */
uint32_t lt : 8; /**< Master Latency Timer
Not applicable for PCI Express, hardwired to 0. */
uint32_t cls : 8; /**< Cache Line Size
The Cache Line Size register is RW for legacy compatibility
purposes and is not applicable to PCI Express device
functionality.
Writing to the Cache Line Size register does not impact
functionality. */
#else
uint32_t cls : 8;
uint32_t lt : 8;
uint32_t chf : 7;
uint32_t mfd : 1;
uint32_t bist : 8;
#endif
} s;
struct cvmx_pcieep_cfg003_s cn52xx;
struct cvmx_pcieep_cfg003_s cn52xxp1;
struct cvmx_pcieep_cfg003_s cn56xx;
struct cvmx_pcieep_cfg003_s cn56xxp1;
} cvmx_pcieep_cfg003_t;
/**
* cvmx_pcieep_cfg004
*
* PCIE_CFG004 = Fifth 32-bits of PCIE type 0 config space (Base Address Register 0 - Low)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg004_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lbab : 18; /**< Lower bits of the BAR 0 base address */
uint32_t reserved_4_13 : 10;
uint32_t pf : 1; /**< Prefetchable
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t typ : 2; /**< BAR type
o 00 = 32-bit BAR
o 10 = 64-bit BAR
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t mspc : 1; /**< Memory Space Indicator
o 0 = BAR 0 is a memory BAR
o 1 = BAR 0 is an I/O BAR
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t mspc : 1;
uint32_t typ : 2;
uint32_t pf : 1;
uint32_t reserved_4_13 : 10;
uint32_t lbab : 18;
#endif
} s;
struct cvmx_pcieep_cfg004_s cn52xx;
struct cvmx_pcieep_cfg004_s cn52xxp1;
struct cvmx_pcieep_cfg004_s cn56xx;
struct cvmx_pcieep_cfg004_s cn56xxp1;
} cvmx_pcieep_cfg004_t;
/**
* cvmx_pcieep_cfg004_mask
*
* PCIE_CFG004_MASK (BAR Mask 0 - Low)
* The BAR 0 Mask register is invisible to host software and not readable from the application.
* The BAR 0 Mask register is only writable through the DBI.
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg004_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lmask : 31; /**< Bar Mask Low */
uint32_t enb : 1; /**< Bar Enable
o 0: BAR 0 is disabled
o 1: BAR 0 is enabled
Bit 0 is interpreted as BAR Enable when writing to the BAR Mask
register rather than as a mask bit because bit 0 of a BAR is
always masked from writing by host software. Bit 0 must be
written prior to writing the other mask bits. */
#else
uint32_t enb : 1;
uint32_t lmask : 31;
#endif
} s;
struct cvmx_pcieep_cfg004_mask_s cn52xx;
struct cvmx_pcieep_cfg004_mask_s cn52xxp1;
struct cvmx_pcieep_cfg004_mask_s cn56xx;
struct cvmx_pcieep_cfg004_mask_s cn56xxp1;
} cvmx_pcieep_cfg004_mask_t;
/**
* cvmx_pcieep_cfg005
*
* PCIE_CFG005 = Sixth 32-bits of PCIE type 0 config space (Base Address Register 0 - High)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg005_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ubab : 32; /**< Contains the upper 32 bits of the BAR 0 base address. */
#else
uint32_t ubab : 32;
#endif
} s;
struct cvmx_pcieep_cfg005_s cn52xx;
struct cvmx_pcieep_cfg005_s cn52xxp1;
struct cvmx_pcieep_cfg005_s cn56xx;
struct cvmx_pcieep_cfg005_s cn56xxp1;
} cvmx_pcieep_cfg005_t;
/**
* cvmx_pcieep_cfg005_mask
*
* PCIE_CFG005_MASK = (BAR Mask 0 - High)
* The BAR 0 Mask register is invisible to host software and not readable from the application.
* The BAR 0 Mask register is only writable through the DBI.
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg005_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t umask : 32; /**< Bar Mask High */
#else
uint32_t umask : 32;
#endif
} s;
struct cvmx_pcieep_cfg005_mask_s cn52xx;
struct cvmx_pcieep_cfg005_mask_s cn52xxp1;
struct cvmx_pcieep_cfg005_mask_s cn56xx;
struct cvmx_pcieep_cfg005_mask_s cn56xxp1;
} cvmx_pcieep_cfg005_mask_t;
/**
* cvmx_pcieep_cfg006
*
* PCIE_CFG006 = Seventh 32-bits of PCIE type 0 config space (Base Address Register 1 - Low)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg006_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lbab : 6; /**< Lower bits of the BAR 1 base address */
uint32_t reserved_4_25 : 22;
uint32_t pf : 1; /**< Prefetchable
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t typ : 2; /**< BAR type
o 00 = 32-bit BAR
o 10 = 64-bit BAR
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t mspc : 1; /**< Memory Space Indicator
o 0 = BAR 0 is a memory BAR
o 1 = BAR 0 is an I/O BAR
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t mspc : 1;
uint32_t typ : 2;
uint32_t pf : 1;
uint32_t reserved_4_25 : 22;
uint32_t lbab : 6;
#endif
} s;
struct cvmx_pcieep_cfg006_s cn52xx;
struct cvmx_pcieep_cfg006_s cn52xxp1;
struct cvmx_pcieep_cfg006_s cn56xx;
struct cvmx_pcieep_cfg006_s cn56xxp1;
} cvmx_pcieep_cfg006_t;
/**
* cvmx_pcieep_cfg006_mask
*
* PCIE_CFG006_MASK (BAR Mask 1 - Low)
* The BAR 1 Mask register is invisible to host software and not readable from the application.
* The BAR 1 Mask register is only writable through the DBI.
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg006_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lmask : 31; /**< Bar Mask Low */
uint32_t enb : 1; /**< Bar Enable
o 0: BAR 1 is disabled
o 1: BAR 1 is enabled
Bit 0 is interpreted as BAR Enable when writing to the BAR Mask
register rather than as a mask bit because bit 0 of a BAR is
always masked from writing by host software. Bit 0 must be
written prior to writing the other mask bits. */
#else
uint32_t enb : 1;
uint32_t lmask : 31;
#endif
} s;
struct cvmx_pcieep_cfg006_mask_s cn52xx;
struct cvmx_pcieep_cfg006_mask_s cn52xxp1;
struct cvmx_pcieep_cfg006_mask_s cn56xx;
struct cvmx_pcieep_cfg006_mask_s cn56xxp1;
} cvmx_pcieep_cfg006_mask_t;
/**
* cvmx_pcieep_cfg007
*
* PCIE_CFG007 = Eighth 32-bits of PCIE type 0 config space (Base Address Register 1 - High)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg007_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ubab : 32; /**< Contains the upper 32 bits of the BAR 1 base address. */
#else
uint32_t ubab : 32;
#endif
} s;
struct cvmx_pcieep_cfg007_s cn52xx;
struct cvmx_pcieep_cfg007_s cn52xxp1;
struct cvmx_pcieep_cfg007_s cn56xx;
struct cvmx_pcieep_cfg007_s cn56xxp1;
} cvmx_pcieep_cfg007_t;
/**
* cvmx_pcieep_cfg007_mask
*
* PCIE_CFG007_MASK (BAR Mask 1 - High)
* The BAR 1 Mask register is invisible to host software and not readable from the application.
* The BAR 1 Mask register is only writable through the DBI.
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg007_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t umask : 32; /**< Bar Mask High */
#else
uint32_t umask : 32;
#endif
} s;
struct cvmx_pcieep_cfg007_mask_s cn52xx;
struct cvmx_pcieep_cfg007_mask_s cn52xxp1;
struct cvmx_pcieep_cfg007_mask_s cn56xx;
struct cvmx_pcieep_cfg007_mask_s cn56xxp1;
} cvmx_pcieep_cfg007_mask_t;
/**
* cvmx_pcieep_cfg008
*
* PCIE_CFG008 = Ninth 32-bits of PCIE type 0 config space (Base Address Register 2 - Low)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg008_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_4_31 : 28;
uint32_t pf : 1; /**< Prefetchable
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t typ : 2; /**< BAR type
o 00 = 32-bit BAR
o 10 = 64-bit BAR
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t mspc : 1; /**< Memory Space Indicator
o 0 = BAR 0 is a memory BAR
o 1 = BAR 0 is an I/O BAR
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t mspc : 1;
uint32_t typ : 2;
uint32_t pf : 1;
uint32_t reserved_4_31 : 28;
#endif
} s;
struct cvmx_pcieep_cfg008_s cn52xx;
struct cvmx_pcieep_cfg008_s cn52xxp1;
struct cvmx_pcieep_cfg008_s cn56xx;
struct cvmx_pcieep_cfg008_s cn56xxp1;
} cvmx_pcieep_cfg008_t;
/**
* cvmx_pcieep_cfg008_mask
*
* PCIE_CFG008_MASK (BAR Mask 2 - Low)
* The BAR 2 Mask register is invisible to host software and not readable from the application.
* The BAR 2 Mask register is only writable through the DBI.
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg008_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lmask : 31; /**< Bar Mask Low */
uint32_t enb : 1; /**< Bar Enable
o 0: BAR 2 is disabled
o 1: BAR 2 is enabled
Bit 0 is interpreted as BAR Enable when writing to the BAR Mask
register rather than as a mask bit because bit 0 of a BAR is
always masked from writing by host software. Bit 0 must be
written prior to writing the other mask bits. */
#else
uint32_t enb : 1;
uint32_t lmask : 31;
#endif
} s;
struct cvmx_pcieep_cfg008_mask_s cn52xx;
struct cvmx_pcieep_cfg008_mask_s cn52xxp1;
struct cvmx_pcieep_cfg008_mask_s cn56xx;
struct cvmx_pcieep_cfg008_mask_s cn56xxp1;
} cvmx_pcieep_cfg008_mask_t;
/**
* cvmx_pcieep_cfg009
*
* PCIE_CFG009 = Tenth 32-bits of PCIE type 0 config space (Base Address Register 2 - High)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg009_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ubab : 25; /**< Contains the upper 32 bits of the BAR 2 base address. */
uint32_t reserved_0_6 : 7;
#else
uint32_t reserved_0_6 : 7;
uint32_t ubab : 25;
#endif
} s;
struct cvmx_pcieep_cfg009_s cn52xx;
struct cvmx_pcieep_cfg009_s cn52xxp1;
struct cvmx_pcieep_cfg009_s cn56xx;
struct cvmx_pcieep_cfg009_s cn56xxp1;
} cvmx_pcieep_cfg009_t;
/**
* cvmx_pcieep_cfg009_mask
*
* PCIE_CFG009_MASK (BAR Mask 2 - High)
* The BAR 2 Mask register is invisible to host software and not readable from the application.
* The BAR 2 Mask register is only writable through the DBI.
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg009_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t umask : 32; /**< Bar Mask High */
#else
uint32_t umask : 32;
#endif
} s;
struct cvmx_pcieep_cfg009_mask_s cn52xx;
struct cvmx_pcieep_cfg009_mask_s cn52xxp1;
struct cvmx_pcieep_cfg009_mask_s cn56xx;
struct cvmx_pcieep_cfg009_mask_s cn56xxp1;
} cvmx_pcieep_cfg009_mask_t;
/**
* cvmx_pcieep_cfg010
*
* PCIE_CFG010 = Eleventh 32-bits of PCIE type 0 config space (CardBus CIS Pointer Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg010_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t cisp : 32; /**< CardBus CIS Pointer
Optional, writable through the DBI. */
#else
uint32_t cisp : 32;
#endif
} s;
struct cvmx_pcieep_cfg010_s cn52xx;
struct cvmx_pcieep_cfg010_s cn52xxp1;
struct cvmx_pcieep_cfg010_s cn56xx;
struct cvmx_pcieep_cfg010_s cn56xxp1;
} cvmx_pcieep_cfg010_t;
/**
* cvmx_pcieep_cfg011
*
* PCIE_CFG011 = Twelfth 32-bits of PCIE type 0 config space (Subsystem ID and Subsystem Vendor ID Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg011_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ssid : 16; /**< Subsystem ID
Assigned by PCI-SIG, writable through the DBI. However, the application must not change this field. */
uint32_t ssvid : 16; /**< Subsystem Vendor ID
Assigned by PCI-SIG, writable through the DBI.
However, the application must not change this field. */
#else
uint32_t ssvid : 16;
uint32_t ssid : 16;
#endif
} s;
struct cvmx_pcieep_cfg011_s cn52xx;
struct cvmx_pcieep_cfg011_s cn52xxp1;
struct cvmx_pcieep_cfg011_s cn56xx;
struct cvmx_pcieep_cfg011_s cn56xxp1;
} cvmx_pcieep_cfg011_t;
/**
* cvmx_pcieep_cfg012
*
* PCIE_CFG012 = Thirteenth 32-bits of PCIE type 0 config space (Expansion ROM Base Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg012_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t eraddr : 16; /**< Expansion ROM Address */
uint32_t reserved_1_15 : 15;
uint32_t er_en : 1; /**< Expansion ROM Enable */
#else
uint32_t er_en : 1;
uint32_t reserved_1_15 : 15;
uint32_t eraddr : 16;
#endif
} s;
struct cvmx_pcieep_cfg012_s cn52xx;
struct cvmx_pcieep_cfg012_s cn52xxp1;
struct cvmx_pcieep_cfg012_s cn56xx;
struct cvmx_pcieep_cfg012_s cn56xxp1;
} cvmx_pcieep_cfg012_t;
/**
* cvmx_pcieep_cfg012_mask
*
* PCIE_CFG012_MASK (Exapansion ROM BAR Mask)
* The ROM Mask register is invisible to host software and not readable from the application.
* The ROM Mask register is only writable through the DBI.
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg012_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t mask : 31; /**< Bar Mask Low */
uint32_t enb : 1; /**< Bar Enable
o 0: BAR ROM is disabled
o 1: BAR ROM is enabled
Bit 0 is interpreted as BAR Enable when writing to the BAR Mask
register rather than as a mask bit because bit 0 of a BAR is
always masked from writing by host software. Bit 0 must be
written prior to writing the other mask bits. */
#else
uint32_t enb : 1;
uint32_t mask : 31;
#endif
} s;
struct cvmx_pcieep_cfg012_mask_s cn52xx;
struct cvmx_pcieep_cfg012_mask_s cn52xxp1;
struct cvmx_pcieep_cfg012_mask_s cn56xx;
struct cvmx_pcieep_cfg012_mask_s cn56xxp1;
} cvmx_pcieep_cfg012_mask_t;
/**
* cvmx_pcieep_cfg013
*
* PCIE_CFG013 = Fourteenth 32-bits of PCIE type 0 config space (Capability Pointer Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg013_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_8_31 : 24;
uint32_t cp : 8; /**< First Capability Pointer.
Points to Power Management Capability structure by
default, writable through the DBI.
However, the application must not change this field. */
#else
uint32_t cp : 8;
uint32_t reserved_8_31 : 24;
#endif
} s;
struct cvmx_pcieep_cfg013_s cn52xx;
struct cvmx_pcieep_cfg013_s cn52xxp1;
struct cvmx_pcieep_cfg013_s cn56xx;
struct cvmx_pcieep_cfg013_s cn56xxp1;
} cvmx_pcieep_cfg013_t;
/**
* cvmx_pcieep_cfg015
*
* PCIE_CFG015 = Sixteenth 32-bits of PCIE type 0 config space (Interrupt Line Register/Interrupt Pin/Bridge Control Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg015_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ml : 8; /**< Maximum Latency (Hardwired to 0) */
uint32_t mg : 8; /**< Minimum Grant (Hardwired to 0) */
uint32_t inta : 8; /**< Interrupt Pin
Identifies the legacy interrupt Message that the device
(or device function) uses.
The Interrupt Pin register is writable through the DBI.
In a single-function configuration, only INTA is used.
Therefore, the application must not change this field. */
uint32_t il : 8; /**< Interrupt Line */
#else
uint32_t il : 8;
uint32_t inta : 8;
uint32_t mg : 8;
uint32_t ml : 8;
#endif
} s;
struct cvmx_pcieep_cfg015_s cn52xx;
struct cvmx_pcieep_cfg015_s cn52xxp1;
struct cvmx_pcieep_cfg015_s cn56xx;
struct cvmx_pcieep_cfg015_s cn56xxp1;
} cvmx_pcieep_cfg015_t;
/**
* cvmx_pcieep_cfg016
*
* PCIE_CFG016 = Seventeenth 32-bits of PCIE type 0 config space
* (Power Management Capability ID/
* Power Management Next Item Pointer/
* Power Management Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg016_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pmes : 5; /**< PME_Support
o Bit 11: If set, PME Messages can be generated from D0
o Bit 12: If set, PME Messages can be generated from D1
o Bit 13: If set, PME Messages can be generated from D2
o Bit 14: If set, PME Messages can be generated from D3hot
o Bit 15: If set, PME Messages can be generated from D3cold
The PME_Support field is writable through the DBI.
However, the application must not change this field. */
uint32_t d2s : 1; /**< D2 Support, writable through the DBI
However, the application must not change this field. */
uint32_t d1s : 1; /**< D1 Support, writable through the DBI
However, the application must not change this field. */
uint32_t auxc : 3; /**< AUX Current, writable through the DBI
However, the application must not change this field. */
uint32_t dsi : 1; /**< Device Specific Initialization (DSI), writable through the DBI
However, the application must not change this field. */
uint32_t reserved_20_20 : 1;
uint32_t pme_clock : 1; /**< PME Clock, hardwired to 0 */
uint32_t pmsv : 3; /**< Power Management Specification Version, writable through the DBI
However, the application must not change this field. */
uint32_t ncp : 8; /**< Next Capability Pointer
Points to the MSI capabilities by default, writable
through the DBI.
However, the application must not change this field. */
uint32_t pmcid : 8; /**< Power Management Capability ID */
#else
uint32_t pmcid : 8;
uint32_t ncp : 8;
uint32_t pmsv : 3;
uint32_t pme_clock : 1;
uint32_t reserved_20_20 : 1;
uint32_t dsi : 1;
uint32_t auxc : 3;
uint32_t d1s : 1;
uint32_t d2s : 1;
uint32_t pmes : 5;
#endif
} s;
struct cvmx_pcieep_cfg016_s cn52xx;
struct cvmx_pcieep_cfg016_s cn52xxp1;
struct cvmx_pcieep_cfg016_s cn56xx;
struct cvmx_pcieep_cfg016_s cn56xxp1;
} cvmx_pcieep_cfg016_t;
/**
* cvmx_pcieep_cfg017
*
* PCIE_CFG017 = Eighteenth 32-bits of PCIE type 0 config space (Power Management Control and Status Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg017_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pmdia : 8; /**< Data register for additional information (not supported) */
uint32_t bpccee : 1; /**< Bus Power/Clock Control Enable, hardwired to 0 */
uint32_t bd3h : 1; /**< B2/B3 Support, hardwired to 0 */
uint32_t reserved_16_21 : 6;
uint32_t pmess : 1; /**< PME Status
Indicates if a previously enabled PME event occurred or not. */
uint32_t pmedsia : 2; /**< Data Scale (not supported) */
uint32_t pmds : 4; /**< Data Select (not supported) */
uint32_t pmeens : 1; /**< PME Enable
A value of 1 indicates that the device is enabled to
generate PME. */
uint32_t reserved_4_7 : 4;
uint32_t nsr : 1; /**< No Soft Reset, writable through the DBI
However, the application must not change this field. */
uint32_t reserved_2_2 : 1;
uint32_t ps : 2; /**< Power State
Controls the device power state:
o 00b: D0
o 01b: D1
o 10b: D2
o 11b: D3
The written value is ignored if the specific state is
not supported. */
#else
uint32_t ps : 2;
uint32_t reserved_2_2 : 1;
uint32_t nsr : 1;
uint32_t reserved_4_7 : 4;
uint32_t pmeens : 1;
uint32_t pmds : 4;
uint32_t pmedsia : 2;
uint32_t pmess : 1;
uint32_t reserved_16_21 : 6;
uint32_t bd3h : 1;
uint32_t bpccee : 1;
uint32_t pmdia : 8;
#endif
} s;
struct cvmx_pcieep_cfg017_s cn52xx;
struct cvmx_pcieep_cfg017_s cn52xxp1;
struct cvmx_pcieep_cfg017_s cn56xx;
struct cvmx_pcieep_cfg017_s cn56xxp1;
} cvmx_pcieep_cfg017_t;
/**
* cvmx_pcieep_cfg020
*
* PCIE_CFG020 = Twenty-first 32-bits of PCIE type 0 config space
* (MSI Capability ID/
* MSI Next Item Pointer/
* MSI Control Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg020_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_24_31 : 8;
uint32_t m64 : 1; /**< 64-bit Address Capable, writable through the DBI
However, the application must not change this field. */
uint32_t mme : 3; /**< Multiple Message Enabled
Indicates that multiple Message mode is enabled by system
software. The number of Messages enabled must be less than
or equal to the Multiple Message Capable value. */
uint32_t mmc : 3; /**< Multiple Message Capable, writable through the DBI
However, the application must not change this field. */
uint32_t msien : 1; /**< MSI Enabled
When set, INTx must be disabled. */
uint32_t ncp : 8; /**< Next Capability Pointer
Points to PCI Express Capabilities by default,
writable through the DBI.
However, the application must not change this field. */
uint32_t msicid : 8; /**< MSI Capability ID */
#else
uint32_t msicid : 8;
uint32_t ncp : 8;
uint32_t msien : 1;
uint32_t mmc : 3;
uint32_t mme : 3;
uint32_t m64 : 1;
uint32_t reserved_24_31 : 8;
#endif
} s;
struct cvmx_pcieep_cfg020_s cn52xx;
struct cvmx_pcieep_cfg020_s cn52xxp1;
struct cvmx_pcieep_cfg020_s cn56xx;
struct cvmx_pcieep_cfg020_s cn56xxp1;
} cvmx_pcieep_cfg020_t;
/**
* cvmx_pcieep_cfg021
*
* PCIE_CFG021 = Twenty-second 32-bits of PCIE type 0 config space (MSI Lower 32 Bits Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg021_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lmsi : 30; /**< Lower 32-bit Address */
uint32_t reserved_0_1 : 2;
#else
uint32_t reserved_0_1 : 2;
uint32_t lmsi : 30;
#endif
} s;
struct cvmx_pcieep_cfg021_s cn52xx;
struct cvmx_pcieep_cfg021_s cn52xxp1;
struct cvmx_pcieep_cfg021_s cn56xx;
struct cvmx_pcieep_cfg021_s cn56xxp1;
} cvmx_pcieep_cfg021_t;
/**
* cvmx_pcieep_cfg022
*
* PCIE_CFG022 = Twenty-third 32-bits of PCIE type 0 config space (MSI Upper 32 bits Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg022_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t umsi : 32; /**< Upper 32-bit Address */
#else
uint32_t umsi : 32;
#endif
} s;
struct cvmx_pcieep_cfg022_s cn52xx;
struct cvmx_pcieep_cfg022_s cn52xxp1;
struct cvmx_pcieep_cfg022_s cn56xx;
struct cvmx_pcieep_cfg022_s cn56xxp1;
} cvmx_pcieep_cfg022_t;
/**
* cvmx_pcieep_cfg023
*
* PCIE_CFG023 = Twenty-fourth 32-bits of PCIE type 0 config space (MSI Data Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg023_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t msimd : 16; /**< MSI Data
Pattern assigned by system software, bits [4:0] are Or-ed with
MSI_VECTOR to generate 32 MSI Messages per function. */
#else
uint32_t msimd : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_pcieep_cfg023_s cn52xx;
struct cvmx_pcieep_cfg023_s cn52xxp1;
struct cvmx_pcieep_cfg023_s cn56xx;
struct cvmx_pcieep_cfg023_s cn56xxp1;
} cvmx_pcieep_cfg023_t;
/**
* cvmx_pcieep_cfg028
*
* PCIE_CFG028 = Twenty-ninth 32-bits of PCIE type 0 config space
* (PCI Express Capabilities List Register/
* PCI Express Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg028_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_30_31 : 2;
uint32_t imn : 5; /**< Interrupt Message Number
Updated by hardware, writable through the DBI.
However, the application must not change this field. */
uint32_t si : 1; /**< Slot Implemented
This bit is writable through the DBI. However, it must be 0 for
an Endpoint device. Therefore, the application must not write a
1 to this bit. */
uint32_t dpt : 4; /**< Device Port Type */
uint32_t pciecv : 4; /**< PCI Express Capability Version */
uint32_t ncp : 8; /**< Next Capability Pointer
Writable through the DBI.
However, the application must not change this field. */
uint32_t pcieid : 8; /**< PCIE Capability ID */
#else
uint32_t pcieid : 8;
uint32_t ncp : 8;
uint32_t pciecv : 4;
uint32_t dpt : 4;
uint32_t si : 1;
uint32_t imn : 5;
uint32_t reserved_30_31 : 2;
#endif
} s;
struct cvmx_pcieep_cfg028_s cn52xx;
struct cvmx_pcieep_cfg028_s cn52xxp1;
struct cvmx_pcieep_cfg028_s cn56xx;
struct cvmx_pcieep_cfg028_s cn56xxp1;
} cvmx_pcieep_cfg028_t;
/**
* cvmx_pcieep_cfg029
*
* PCIE_CFG029 = Thirtieth 32-bits of PCIE type 0 config space (Device Capabilities Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg029_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_28_31 : 4;
uint32_t cspls : 2; /**< Captured Slot Power Limit Scale
From Message from RC, upstream port only. */
uint32_t csplv : 8; /**< Captured Slot Power Limit Value
From Message from RC, upstream port only. */
uint32_t reserved_16_17 : 2;
uint32_t rber : 1; /**< Role-Based Error Reporting, writable through the DBI
However, the application must not change this field. */
uint32_t reserved_12_14 : 3;
uint32_t el1al : 3; /**< Endpoint L1 Acceptable Latency, writable through the DBI
However, the application must not change this field. */
uint32_t el0al : 3; /**< Endpoint L0s Acceptable Latency, writable through the DBI
However, the application must not change this field. */
uint32_t etfs : 1; /**< Extended Tag Field Supported
This bit is writable through the DBI. However, the application
must not write a 1 to this bit. */
uint32_t pfs : 2; /**< Phantom Function Supported
This field is writable through the DBI. However, Phantom
Function is not supported. Therefore, the application must not
write any value other than 0x0 to this field. */
uint32_t mpss : 3; /**< Max_Payload_Size Supported, writable through the DBI
However, the application must not change this field. */
#else
uint32_t mpss : 3;
uint32_t pfs : 2;
uint32_t etfs : 1;
uint32_t el0al : 3;
uint32_t el1al : 3;
uint32_t reserved_12_14 : 3;
uint32_t rber : 1;
uint32_t reserved_16_17 : 2;
uint32_t csplv : 8;
uint32_t cspls : 2;
uint32_t reserved_28_31 : 4;
#endif
} s;
struct cvmx_pcieep_cfg029_s cn52xx;
struct cvmx_pcieep_cfg029_s cn52xxp1;
struct cvmx_pcieep_cfg029_s cn56xx;
struct cvmx_pcieep_cfg029_s cn56xxp1;
} cvmx_pcieep_cfg029_t;
/**
* cvmx_pcieep_cfg030
*
* PCIE_CFG030 = Thirty-first 32-bits of PCIE type 0 config space
* (Device Control Register/Device Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg030_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_22_31 : 10;
uint32_t tp : 1; /**< Transaction Pending
Set to 1 when Non-Posted Requests are not yet completed
and clear when they are completed. */
uint32_t ap_d : 1; /**< Aux Power Detected
Set to 1 if Aux power detected. */
uint32_t ur_d : 1; /**< Unsupported Request Detected
Errors are logged in this register regardless of whether
error reporting is enabled in the Device Control register.
UR_D occurs when we receive something we don't support.
Unsupported requests are Nonfatal errors, so UR_D should
cause NFE_D. Receiving a vendor defined message should
cause an unsupported request. */
uint32_t fe_d : 1; /**< Fatal Error Detected
Errors are logged in this register regardless of whether
error reporting is enabled in the Device Control register.
FE_D is set if receive any of the errors in PCIE_CFG066 that
has a severity set to Fatal. Malformed TLP's generally fit
into this category. */
uint32_t nfe_d : 1; /**< Non-Fatal Error detected
Errors are logged in this register regardless of whether
error reporting is enabled in the Device Control register.
NFE_D is set if we receive any of the errors in PCIE_CFG066
that has a severity set to Nonfatal and does NOT meet Advisory
Nonfatal criteria (PCIe 1.1 spec, Section 6.2.3.2.4), which
most poisoned TLP's should be. */
uint32_t ce_d : 1; /**< Correctable Error Detected
Errors are logged in this register regardless of whether
error reporting is enabled in the Device Control register.
CE_D is set if we receive any of the errors in PCIE_CFG068
for example a Replay Timer Timeout. Also, it can be set if
we get any of the errors in PCIE_CFG066 that has a severity
set to Nonfatal and meets the Advisory Nonfatal criteria
(PCIe 1.1 spec, Section 6.2.3.2.4), which most ECRC errors
should be. */
uint32_t reserved_15_15 : 1;
uint32_t mrrs : 3; /**< Max Read Request Size
0 = 128B
1 = 256B
2 = 512B
3 = 1024B
4 = 2048B
5 = 4096B
Note: NPEI_CTL_STATUS2[MRRS] also must be set properly.
NPEI_CTL_STATUS2[MRRS] must not exceed the
desired max read request size. */
uint32_t ns_en : 1; /**< Enable No Snoop */
uint32_t ap_en : 1; /**< AUX Power PM Enable */
uint32_t pf_en : 1; /**< Phantom Function Enable
This bit should never be set - OCTEON requests never use
phantom functions. */
uint32_t etf_en : 1; /**< Extended Tag Field Enable
This bit should never be set - OCTEON requests never use
extended tags. */
uint32_t mps : 3; /**< Max Payload Size
Legal values:
0 = 128B
1 = 256B
Larger sizes not supported by OCTEON.
Note: NPEI_CTL_STATUS2[MPS] must be set to the same
value for proper functionality. */
uint32_t ro_en : 1; /**< Enable Relaxed Ordering */
uint32_t ur_en : 1; /**< Unsupported Request Reporting Enable */
uint32_t fe_en : 1; /**< Fatal Error Reporting Enable */
uint32_t nfe_en : 1; /**< Non-Fatal Error Reporting Enable */
uint32_t ce_en : 1; /**< Correctable Error Reporting Enable */
#else
uint32_t ce_en : 1;
uint32_t nfe_en : 1;
uint32_t fe_en : 1;
uint32_t ur_en : 1;
uint32_t ro_en : 1;
uint32_t mps : 3;
uint32_t etf_en : 1;
uint32_t pf_en : 1;
uint32_t ap_en : 1;
uint32_t ns_en : 1;
uint32_t mrrs : 3;
uint32_t reserved_15_15 : 1;
uint32_t ce_d : 1;
uint32_t nfe_d : 1;
uint32_t fe_d : 1;
uint32_t ur_d : 1;
uint32_t ap_d : 1;
uint32_t tp : 1;
uint32_t reserved_22_31 : 10;
#endif
} s;
struct cvmx_pcieep_cfg030_s cn52xx;
struct cvmx_pcieep_cfg030_s cn52xxp1;
struct cvmx_pcieep_cfg030_s cn56xx;
struct cvmx_pcieep_cfg030_s cn56xxp1;
} cvmx_pcieep_cfg030_t;
/**
* cvmx_pcieep_cfg031
*
* PCIE_CFG031 = Thirty-second 32-bits of PCIE type 0 config space
* (Link Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg031_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pnum : 8; /**< Port Number, writable through the DBI
However, the application must not change this field. */
uint32_t reserved_22_23 : 2;
uint32_t lbnc : 1; /**< Link Bandwith Notification Capability */
uint32_t dllarc : 1; /**< Data Link Layer Active Reporting Capable */
uint32_t sderc : 1; /**< Surprise Down Error Reporting Capable
Not supported, hardwired to 0x0. */
uint32_t cpm : 1; /**< Clock Power Management
The default value is the value you specify during hardware
configuration, writable through the DBI.
However, the application must not change this field. */
uint32_t l1el : 3; /**< L1 Exit Latency
The default value is the value you specify during hardware
configuration, writable through the DBI.
However, the application must not change this field. */
uint32_t l0el : 3; /**< L0s Exit Latency
The default value is the value you specify during hardware
configuration, writable through the DBI.
However, the application must not change this field. */
uint32_t aslpms : 2; /**< Active State Link PM Support
The default value is the value you specify during hardware
configuration, writable through the DBI.
However, the application must not change this field. */
uint32_t mlw : 6; /**< Maximum Link Width
The default value is the value you specify during hardware
configuration (x1, x4, x8, or x16), writable through the DBI. */
uint32_t mls : 4; /**< Maximum Link Speed
Default value is 0x1 for 2.5 Gbps Link.
This field is writable through the DBI. However, 0x1 is the
only supported value. Therefore, the application must not write
any value other than 0x1 to this field. */
#else
uint32_t mls : 4;
uint32_t mlw : 6;
uint32_t aslpms : 2;
uint32_t l0el : 3;
uint32_t l1el : 3;
uint32_t cpm : 1;
uint32_t sderc : 1;
uint32_t dllarc : 1;
uint32_t lbnc : 1;
uint32_t reserved_22_23 : 2;
uint32_t pnum : 8;
#endif
} s;
struct cvmx_pcieep_cfg031_s cn52xx;
struct cvmx_pcieep_cfg031_s cn52xxp1;
struct cvmx_pcieep_cfg031_s cn56xx;
struct cvmx_pcieep_cfg031_s cn56xxp1;
} cvmx_pcieep_cfg031_t;
/**
* cvmx_pcieep_cfg032
*
* PCIE_CFG032 = Thirty-third 32-bits of PCIE type 0 config space
* (Link Control Register/Link Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg032_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_30_31 : 2;
uint32_t dlla : 1; /**< Data Link Layer Active
Not applicable for an upstream Port or Endpoint device,
hardwired to 0. */
uint32_t scc : 1; /**< Slot Clock Configuration
Indicates that the component uses the same physical reference
clock that the platform provides on the connector.
Writable through the DBI.
However, the application must not change this field. */
uint32_t lt : 1; /**< Link Training
Not applicable for an upstream Port or Endpoint device,
hardwired to 0. */
uint32_t reserved_26_26 : 1;
uint32_t nlw : 6; /**< Negotiated Link Width
Set automatically by hardware after Link initialization. */
uint32_t ls : 4; /**< Link Speed
The negotiated Link speed: 2.5 Gbps */
uint32_t reserved_10_15 : 6;
uint32_t hawd : 1; /**< Hardware Autonomous Width Disable
(Not Supported) */
uint32_t ecpm : 1; /**< Enable Clock Power Management
Hardwired to 0 if Clock Power Management is disabled in
the Link Capabilities register. */
uint32_t es : 1; /**< Extended Synch */
uint32_t ccc : 1; /**< Common Clock Configuration */
uint32_t rl : 1; /**< Retrain Link
Not applicable for an upstream Port or Endpoint device,
hardwired to 0. */
uint32_t ld : 1; /**< Link Disable
Not applicable for an upstream Port or Endpoint device,
hardwired to 0. */
uint32_t rcb : 1; /**< Read Completion Boundary (RCB) */
uint32_t reserved_2_2 : 1;
uint32_t aslpc : 2; /**< Active State Link PM Control */
#else
uint32_t aslpc : 2;
uint32_t reserved_2_2 : 1;
uint32_t rcb : 1;
uint32_t ld : 1;
uint32_t rl : 1;
uint32_t ccc : 1;
uint32_t es : 1;
uint32_t ecpm : 1;
uint32_t hawd : 1;
uint32_t reserved_10_15 : 6;
uint32_t ls : 4;
uint32_t nlw : 6;
uint32_t reserved_26_26 : 1;
uint32_t lt : 1;
uint32_t scc : 1;
uint32_t dlla : 1;
uint32_t reserved_30_31 : 2;
#endif
} s;
struct cvmx_pcieep_cfg032_s cn52xx;
struct cvmx_pcieep_cfg032_s cn52xxp1;
struct cvmx_pcieep_cfg032_s cn56xx;
struct cvmx_pcieep_cfg032_s cn56xxp1;
} cvmx_pcieep_cfg032_t;
/**
* cvmx_pcieep_cfg033
*
* PCIE_CFG033 = Thirty-fourth 32-bits of PCIE type 0 config space
* (Slot Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg033_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ps_num : 13; /**< Physical Slot Number, writable through the DBI
However, the application must not change this field. */
uint32_t nccs : 1; /**< No Command Complete Support, writable through the DBI
However, the application must not change this field. */
uint32_t emip : 1; /**< Electromechanical Interlock Present, writable through the DBI
However, the application must not change this field. */
uint32_t sp_ls : 2; /**< Slot Power Limit Scale, writable through the DBI
However, the application must not change this field. */
uint32_t sp_lv : 8; /**< Slot Power Limit Value, writable through the DBI
However, the application must not change this field. */
uint32_t hp_c : 1; /**< Hot-Plug Capable, writable through the DBI
However, the application must not change this field. */
uint32_t hp_s : 1; /**< Hot-Plug Surprise, writable through the DBI
However, the application must not change this field. */
uint32_t pip : 1; /**< Power Indicator Present, writable through the DBI
However, the application must not change this field. */
uint32_t aip : 1; /**< Attention Indicator Present, writable through the DBI
However, the application must not change this field. */
uint32_t mrlsp : 1; /**< MRL Sensor Present, writable through the DBI
However, the application must not change this field. */
uint32_t pcp : 1; /**< Power Controller Present, writable through the DBI
However, the application must not change this field. */
uint32_t abp : 1; /**< Attention Button Present, writable through the DBI
However, the application must not change this field. */
#else
uint32_t abp : 1;
uint32_t pcp : 1;
uint32_t mrlsp : 1;
uint32_t aip : 1;
uint32_t pip : 1;
uint32_t hp_s : 1;
uint32_t hp_c : 1;
uint32_t sp_lv : 8;
uint32_t sp_ls : 2;
uint32_t emip : 1;
uint32_t nccs : 1;
uint32_t ps_num : 13;
#endif
} s;
struct cvmx_pcieep_cfg033_s cn52xx;
struct cvmx_pcieep_cfg033_s cn52xxp1;
struct cvmx_pcieep_cfg033_s cn56xx;
struct cvmx_pcieep_cfg033_s cn56xxp1;
} cvmx_pcieep_cfg033_t;
/**
* cvmx_pcieep_cfg034
*
* PCIE_CFG034 = Thirty-fifth 32-bits of PCIE type 0 config space
* (Slot Control Register/Slot Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg034_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_25_31 : 7;
uint32_t dlls_c : 1; /**< Data Link Layer State Changed
Not applicable for an upstream Port or Endpoint device,
hardwired to 0. */
uint32_t emis : 1; /**< Electromechanical Interlock Status */
uint32_t pds : 1; /**< Presence Detect State */
uint32_t mrlss : 1; /**< MRL Sensor State */
uint32_t ccint_d : 1; /**< Command Completed */
uint32_t pd_c : 1; /**< Presence Detect Changed */
uint32_t mrls_c : 1; /**< MRL Sensor Changed */
uint32_t pf_d : 1; /**< Power Fault Detected */
uint32_t abp_d : 1; /**< Attention Button Pressed */
uint32_t reserved_13_15 : 3;
uint32_t dlls_en : 1; /**< Data Link Layer State Changed Enable
Not applicable for an upstream Port or Endpoint device,
hardwired to 0. */
uint32_t emic : 1; /**< Electromechanical Interlock Control */
uint32_t pcc : 1; /**< Power Controller Control */
uint32_t pic : 2; /**< Power Indicator Control */
uint32_t aic : 2; /**< Attention Indicator Control */
uint32_t hpint_en : 1; /**< Hot-Plug Interrupt Enable */
uint32_t ccint_en : 1; /**< Command Completed Interrupt Enable */
uint32_t pd_en : 1; /**< Presence Detect Changed Enable */
uint32_t mrls_en : 1; /**< MRL Sensor Changed Enable */
uint32_t pf_en : 1; /**< Power Fault Detected Enable */
uint32_t abp_en : 1; /**< Attention Button Pressed Enable */
#else
uint32_t abp_en : 1;
uint32_t pf_en : 1;
uint32_t mrls_en : 1;
uint32_t pd_en : 1;
uint32_t ccint_en : 1;
uint32_t hpint_en : 1;
uint32_t aic : 2;
uint32_t pic : 2;
uint32_t pcc : 1;
uint32_t emic : 1;
uint32_t dlls_en : 1;
uint32_t reserved_13_15 : 3;
uint32_t abp_d : 1;
uint32_t pf_d : 1;
uint32_t mrls_c : 1;
uint32_t pd_c : 1;
uint32_t ccint_d : 1;
uint32_t mrlss : 1;
uint32_t pds : 1;
uint32_t emis : 1;
uint32_t dlls_c : 1;
uint32_t reserved_25_31 : 7;
#endif
} s;
struct cvmx_pcieep_cfg034_s cn52xx;
struct cvmx_pcieep_cfg034_s cn52xxp1;
struct cvmx_pcieep_cfg034_s cn56xx;
struct cvmx_pcieep_cfg034_s cn56xxp1;
} cvmx_pcieep_cfg034_t;
/**
* cvmx_pcieep_cfg037
*
* PCIE_CFG037 = Thirty-eighth 32-bits of PCIE type 0 config space
* (Device Capabilities 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg037_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_5_31 : 27;
uint32_t ctds : 1; /**< Completion Timeout Disable Supported */
uint32_t ctrs : 4; /**< Completion Timeout Ranges Supported
Value of 0 indicates that Completion Timeout Programming
is not supported
Completion timeout is 16.7ms. */
#else
uint32_t ctrs : 4;
uint32_t ctds : 1;
uint32_t reserved_5_31 : 27;
#endif
} s;
struct cvmx_pcieep_cfg037_s cn52xx;
struct cvmx_pcieep_cfg037_s cn52xxp1;
struct cvmx_pcieep_cfg037_s cn56xx;
struct cvmx_pcieep_cfg037_s cn56xxp1;
} cvmx_pcieep_cfg037_t;
/**
* cvmx_pcieep_cfg038
*
* PCIE_CFG038 = Thirty-ninth 32-bits of PCIE type 0 config space
* (Device Control 2 Register/Device Status 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg038_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_5_31 : 27;
uint32_t ctd : 1; /**< Completion Timeout Disable */
uint32_t ctv : 4; /**< Completion Timeout Value
Completion Timeout Programming is not supported
Completion timeout is 16.7ms. */
#else
uint32_t ctv : 4;
uint32_t ctd : 1;
uint32_t reserved_5_31 : 27;
#endif
} s;
struct cvmx_pcieep_cfg038_s cn52xx;
struct cvmx_pcieep_cfg038_s cn52xxp1;
struct cvmx_pcieep_cfg038_s cn56xx;
struct cvmx_pcieep_cfg038_s cn56xxp1;
} cvmx_pcieep_cfg038_t;
/**
* cvmx_pcieep_cfg039
*
* PCIE_CFG039 = Fourtieth 32-bits of PCIE type 0 config space
* (Link Capabilities 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg039_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pcieep_cfg039_s cn52xx;
struct cvmx_pcieep_cfg039_s cn52xxp1;
struct cvmx_pcieep_cfg039_s cn56xx;
struct cvmx_pcieep_cfg039_s cn56xxp1;
} cvmx_pcieep_cfg039_t;
/**
* cvmx_pcieep_cfg040
*
* PCIE_CFG040 = Fourty-first 32-bits of PCIE type 0 config space
* (Link Control 2 Register/Link Status 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg040_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pcieep_cfg040_s cn52xx;
struct cvmx_pcieep_cfg040_s cn52xxp1;
struct cvmx_pcieep_cfg040_s cn56xx;
struct cvmx_pcieep_cfg040_s cn56xxp1;
} cvmx_pcieep_cfg040_t;
/**
* cvmx_pcieep_cfg041
*
* PCIE_CFG041 = Fourty-second 32-bits of PCIE type 0 config space
* (Slot Capabilities 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg041_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pcieep_cfg041_s cn52xx;
struct cvmx_pcieep_cfg041_s cn52xxp1;
struct cvmx_pcieep_cfg041_s cn56xx;
struct cvmx_pcieep_cfg041_s cn56xxp1;
} cvmx_pcieep_cfg041_t;
/**
* cvmx_pcieep_cfg042
*
* PCIE_CFG042 = Fourty-third 32-bits of PCIE type 0 config space
* (Slot Control 2 Register/Slot Status 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg042_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pcieep_cfg042_s cn52xx;
struct cvmx_pcieep_cfg042_s cn52xxp1;
struct cvmx_pcieep_cfg042_s cn56xx;
struct cvmx_pcieep_cfg042_s cn56xxp1;
} cvmx_pcieep_cfg042_t;
/**
* cvmx_pcieep_cfg064
*
* PCIE_CFG064 = Sixty-fifth 32-bits of PCIE type 0 config space
* (PCI Express Enhanced Capability Header)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg064_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t nco : 12; /**< Next Capability Offset */
uint32_t cv : 4; /**< Capability Version */
uint32_t pcieec : 16; /**< PCIE Express Extended Capability */
#else
uint32_t pcieec : 16;
uint32_t cv : 4;
uint32_t nco : 12;
#endif
} s;
struct cvmx_pcieep_cfg064_s cn52xx;
struct cvmx_pcieep_cfg064_s cn52xxp1;
struct cvmx_pcieep_cfg064_s cn56xx;
struct cvmx_pcieep_cfg064_s cn56xxp1;
} cvmx_pcieep_cfg064_t;
/**
* cvmx_pcieep_cfg065
*
* PCIE_CFG065 = Sixty-sixth 32-bits of PCIE type 0 config space
* (Uncorrectable Error Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg065_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_21_31 : 11;
uint32_t ures : 1; /**< Unsupported Request Error Status */
uint32_t ecrces : 1; /**< ECRC Error Status */
uint32_t mtlps : 1; /**< Malformed TLP Status */
uint32_t ros : 1; /**< Receiver Overflow Status */
uint32_t ucs : 1; /**< Unexpected Completion Status */
uint32_t cas : 1; /**< Completer Abort Status */
uint32_t cts : 1; /**< Completion Timeout Status */
uint32_t fcpes : 1; /**< Flow Control Protocol Error Status */
uint32_t ptlps : 1; /**< Poisoned TLP Status */
uint32_t reserved_6_11 : 6;
uint32_t sdes : 1; /**< Surprise Down Error Status (not supported) */
uint32_t dlpes : 1; /**< Data Link Protocol Error Status */
uint32_t reserved_0_3 : 4;
#else
uint32_t reserved_0_3 : 4;
uint32_t dlpes : 1;
uint32_t sdes : 1;
uint32_t reserved_6_11 : 6;
uint32_t ptlps : 1;
uint32_t fcpes : 1;
uint32_t cts : 1;
uint32_t cas : 1;
uint32_t ucs : 1;
uint32_t ros : 1;
uint32_t mtlps : 1;
uint32_t ecrces : 1;
uint32_t ures : 1;
uint32_t reserved_21_31 : 11;
#endif
} s;
struct cvmx_pcieep_cfg065_s cn52xx;
struct cvmx_pcieep_cfg065_s cn52xxp1;
struct cvmx_pcieep_cfg065_s cn56xx;
struct cvmx_pcieep_cfg065_s cn56xxp1;
} cvmx_pcieep_cfg065_t;
/**
* cvmx_pcieep_cfg066
*
* PCIE_CFG066 = Sixty-seventh 32-bits of PCIE type 0 config space
* (Uncorrectable Error Mask Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg066_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_21_31 : 11;
uint32_t urem : 1; /**< Unsupported Request Error Mask */
uint32_t ecrcem : 1; /**< ECRC Error Mask */
uint32_t mtlpm : 1; /**< Malformed TLP Mask */
uint32_t rom : 1; /**< Receiver Overflow Mask */
uint32_t ucm : 1; /**< Unexpected Completion Mask */
uint32_t cam : 1; /**< Completer Abort Mask */
uint32_t ctm : 1; /**< Completion Timeout Mask */
uint32_t fcpem : 1; /**< Flow Control Protocol Error Mask */
uint32_t ptlpm : 1; /**< Poisoned TLP Mask */
uint32_t reserved_6_11 : 6;
uint32_t sdem : 1; /**< Surprise Down Error Mask (not supported) */
uint32_t dlpem : 1; /**< Data Link Protocol Error Mask */
uint32_t reserved_0_3 : 4;
#else
uint32_t reserved_0_3 : 4;
uint32_t dlpem : 1;
uint32_t sdem : 1;
uint32_t reserved_6_11 : 6;
uint32_t ptlpm : 1;
uint32_t fcpem : 1;
uint32_t ctm : 1;
uint32_t cam : 1;
uint32_t ucm : 1;
uint32_t rom : 1;
uint32_t mtlpm : 1;
uint32_t ecrcem : 1;
uint32_t urem : 1;
uint32_t reserved_21_31 : 11;
#endif
} s;
struct cvmx_pcieep_cfg066_s cn52xx;
struct cvmx_pcieep_cfg066_s cn52xxp1;
struct cvmx_pcieep_cfg066_s cn56xx;
struct cvmx_pcieep_cfg066_s cn56xxp1;
} cvmx_pcieep_cfg066_t;
/**
* cvmx_pcieep_cfg067
*
* PCIE_CFG067 = Sixty-eighth 32-bits of PCIE type 0 config space
* (Uncorrectable Error Severity Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg067_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_21_31 : 11;
uint32_t ures : 1; /**< Unsupported Request Error Severity */
uint32_t ecrces : 1; /**< ECRC Error Severity */
uint32_t mtlps : 1; /**< Malformed TLP Severity */
uint32_t ros : 1; /**< Receiver Overflow Severity */
uint32_t ucs : 1; /**< Unexpected Completion Severity */
uint32_t cas : 1; /**< Completer Abort Severity */
uint32_t cts : 1; /**< Completion Timeout Severity */
uint32_t fcpes : 1; /**< Flow Control Protocol Error Severity */
uint32_t ptlps : 1; /**< Poisoned TLP Severity */
uint32_t reserved_6_11 : 6;
uint32_t sdes : 1; /**< Surprise Down Error Severity (not supported) */
uint32_t dlpes : 1; /**< Data Link Protocol Error Severity */
uint32_t reserved_0_3 : 4;
#else
uint32_t reserved_0_3 : 4;
uint32_t dlpes : 1;
uint32_t sdes : 1;
uint32_t reserved_6_11 : 6;
uint32_t ptlps : 1;
uint32_t fcpes : 1;
uint32_t cts : 1;
uint32_t cas : 1;
uint32_t ucs : 1;
uint32_t ros : 1;
uint32_t mtlps : 1;
uint32_t ecrces : 1;
uint32_t ures : 1;
uint32_t reserved_21_31 : 11;
#endif
} s;
struct cvmx_pcieep_cfg067_s cn52xx;
struct cvmx_pcieep_cfg067_s cn52xxp1;
struct cvmx_pcieep_cfg067_s cn56xx;
struct cvmx_pcieep_cfg067_s cn56xxp1;
} cvmx_pcieep_cfg067_t;
/**
* cvmx_pcieep_cfg068
*
* PCIE_CFG068 = Sixty-ninth 32-bits of PCIE type 0 config space
* (Correctable Error Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg068_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_14_31 : 18;
uint32_t anfes : 1; /**< Advisory Non-Fatal Error Status */
uint32_t rtts : 1; /**< Reply Timer Timeout Status */
uint32_t reserved_9_11 : 3;
uint32_t rnrs : 1; /**< REPLAY_NUM Rollover Status */
uint32_t bdllps : 1; /**< Bad DLLP Status */
uint32_t btlps : 1; /**< Bad TLP Status */
uint32_t reserved_1_5 : 5;
uint32_t res : 1; /**< Receiver Error Status */
#else
uint32_t res : 1;
uint32_t reserved_1_5 : 5;
uint32_t btlps : 1;
uint32_t bdllps : 1;
uint32_t rnrs : 1;
uint32_t reserved_9_11 : 3;
uint32_t rtts : 1;
uint32_t anfes : 1;
uint32_t reserved_14_31 : 18;
#endif
} s;
struct cvmx_pcieep_cfg068_s cn52xx;
struct cvmx_pcieep_cfg068_s cn52xxp1;
struct cvmx_pcieep_cfg068_s cn56xx;
struct cvmx_pcieep_cfg068_s cn56xxp1;
} cvmx_pcieep_cfg068_t;
/**
* cvmx_pcieep_cfg069
*
* PCIE_CFG069 = Seventieth 32-bits of PCIE type 0 config space
* (Correctable Error Mask Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg069_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_14_31 : 18;
uint32_t anfem : 1; /**< Advisory Non-Fatal Error Mask */
uint32_t rttm : 1; /**< Reply Timer Timeout Mask */
uint32_t reserved_9_11 : 3;
uint32_t rnrm : 1; /**< REPLAY_NUM Rollover Mask */
uint32_t bdllpm : 1; /**< Bad DLLP Mask */
uint32_t btlpm : 1; /**< Bad TLP Mask */
uint32_t reserved_1_5 : 5;
uint32_t rem : 1; /**< Receiver Error Mask */
#else
uint32_t rem : 1;
uint32_t reserved_1_5 : 5;
uint32_t btlpm : 1;
uint32_t bdllpm : 1;
uint32_t rnrm : 1;
uint32_t reserved_9_11 : 3;
uint32_t rttm : 1;
uint32_t anfem : 1;
uint32_t reserved_14_31 : 18;
#endif
} s;
struct cvmx_pcieep_cfg069_s cn52xx;
struct cvmx_pcieep_cfg069_s cn52xxp1;
struct cvmx_pcieep_cfg069_s cn56xx;
struct cvmx_pcieep_cfg069_s cn56xxp1;
} cvmx_pcieep_cfg069_t;
/**
* cvmx_pcieep_cfg070
*
* PCIE_CFG070 = Seventy-first 32-bits of PCIE type 0 config space
* (Advanced Error Capabilities and Control Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg070_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_9_31 : 23;
uint32_t ce : 1; /**< ECRC Check Enable */
uint32_t cc : 1; /**< ECRC Check Capable */
uint32_t ge : 1; /**< ECRC Generation Enable */
uint32_t gc : 1; /**< ECRC Generation Capability */
uint32_t fep : 5; /**< First Error Pointer */
#else
uint32_t fep : 5;
uint32_t gc : 1;
uint32_t ge : 1;
uint32_t cc : 1;
uint32_t ce : 1;
uint32_t reserved_9_31 : 23;
#endif
} s;
struct cvmx_pcieep_cfg070_s cn52xx;
struct cvmx_pcieep_cfg070_s cn52xxp1;
struct cvmx_pcieep_cfg070_s cn56xx;
struct cvmx_pcieep_cfg070_s cn56xxp1;
} cvmx_pcieep_cfg070_t;
/**
* cvmx_pcieep_cfg071
*
* PCIE_CFG071 = Seventy-second 32-bits of PCIE type 0 config space
* (Header Log Register 1)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg071_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dword1 : 32; /**< Header Log Register (first DWORD) */
#else
uint32_t dword1 : 32;
#endif
} s;
struct cvmx_pcieep_cfg071_s cn52xx;
struct cvmx_pcieep_cfg071_s cn52xxp1;
struct cvmx_pcieep_cfg071_s cn56xx;
struct cvmx_pcieep_cfg071_s cn56xxp1;
} cvmx_pcieep_cfg071_t;
/**
* cvmx_pcieep_cfg072
*
* PCIE_CFG072 = Seventy-third 32-bits of PCIE type 0 config space
* (Header Log Register 2)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg072_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dword2 : 32; /**< Header Log Register (second DWORD) */
#else
uint32_t dword2 : 32;
#endif
} s;
struct cvmx_pcieep_cfg072_s cn52xx;
struct cvmx_pcieep_cfg072_s cn52xxp1;
struct cvmx_pcieep_cfg072_s cn56xx;
struct cvmx_pcieep_cfg072_s cn56xxp1;
} cvmx_pcieep_cfg072_t;
/**
* cvmx_pcieep_cfg073
*
* PCIE_CFG073 = Seventy-fourth 32-bits of PCIE type 0 config space
* (Header Log Register 3)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg073_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dword3 : 32; /**< Header Log Register (third DWORD) */
#else
uint32_t dword3 : 32;
#endif
} s;
struct cvmx_pcieep_cfg073_s cn52xx;
struct cvmx_pcieep_cfg073_s cn52xxp1;
struct cvmx_pcieep_cfg073_s cn56xx;
struct cvmx_pcieep_cfg073_s cn56xxp1;
} cvmx_pcieep_cfg073_t;
/**
* cvmx_pcieep_cfg074
*
* PCIE_CFG074 = Seventy-fifth 32-bits of PCIE type 0 config space
* (Header Log Register 4)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg074_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dword4 : 32; /**< Header Log Register (fourth DWORD) */
#else
uint32_t dword4 : 32;
#endif
} s;
struct cvmx_pcieep_cfg074_s cn52xx;
struct cvmx_pcieep_cfg074_s cn52xxp1;
struct cvmx_pcieep_cfg074_s cn56xx;
struct cvmx_pcieep_cfg074_s cn56xxp1;
} cvmx_pcieep_cfg074_t;
/**
* cvmx_pcieep_cfg448
*
* PCIE_CFG448 = Four hundred forty-ninth 32-bits of PCIE type 0 config space
* (Ack Latency Timer and Replay Timer Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg448_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t rtl : 16; /**< Replay Time Limit
The replay timer expires when it reaches this limit. The PCI
Express bus initiates a replay upon reception of a Nak or when
the replay timer expires.
The default is then updated based on the Negotiated Link Width
and Max_Payload_Size. */
uint32_t rtltl : 16; /**< Round Trip Latency Time Limit
The Ack/Nak latency timer expires when it reaches this limit.
The default is then updated based on the Negotiated Link Width
and Max_Payload_Size. */
#else
uint32_t rtltl : 16;
uint32_t rtl : 16;
#endif
} s;
struct cvmx_pcieep_cfg448_s cn52xx;
struct cvmx_pcieep_cfg448_s cn52xxp1;
struct cvmx_pcieep_cfg448_s cn56xx;
struct cvmx_pcieep_cfg448_s cn56xxp1;
} cvmx_pcieep_cfg448_t;
/**
* cvmx_pcieep_cfg449
*
* PCIE_CFG449 = Four hundred fiftieth 32-bits of PCIE type 0 config space
* (Other Message Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg449_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t omr : 32; /**< Other Message Register
This register can be used for either of the following purposes:
o To send a specific PCI Express Message, the application
writes the payload of the Message into this register, then
sets bit 0 of the Port Link Control Register to send the
Message.
o To store a corruption pattern for corrupting the LCRC on all
TLPs, the application places a 32-bit corruption pattern into
this register and enables this function by setting bit 25 of
the Port Link Control Register. When enabled, the transmit
LCRC result is XOR'd with this pattern before inserting
it into the packet. */
#else
uint32_t omr : 32;
#endif
} s;
struct cvmx_pcieep_cfg449_s cn52xx;
struct cvmx_pcieep_cfg449_s cn52xxp1;
struct cvmx_pcieep_cfg449_s cn56xx;
struct cvmx_pcieep_cfg449_s cn56xxp1;
} cvmx_pcieep_cfg449_t;
/**
* cvmx_pcieep_cfg450
*
* PCIE_CFG450 = Four hundred fifty-first 32-bits of PCIE type 0 config space
* (Port Force Link Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg450_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lpec : 8; /**< Low Power Entrance Count
The Power Management state will wait for this many clock cycles
for the associated completion of a CfgWr to PCIE_CFG017 register
Power State (PS) field register to go low-power. This register
is intended for applications that do not let the PCI Express
bus handle a completion for configuration request to the
Power Management Control and Status (PCIE_CFG017) register. */
uint32_t reserved_22_23 : 2;
uint32_t link_state : 6; /**< Link State
The Link state that the PCI Express Bus will be forced to
when bit 15 (Force Link) is set.
State encoding:
o DETECT_QUIET 00h
o DETECT_ACT 01h
o POLL_ACTIVE 02h
o POLL_COMPLIANCE 03h
o POLL_CONFIG 04h
o PRE_DETECT_QUIET 05h
o DETECT_WAIT 06h
o CFG_LINKWD_START 07h
o CFG_LINKWD_ACEPT 08h
o CFG_LANENUM_WAIT 09h
o CFG_LANENUM_ACEPT 0Ah
o CFG_COMPLETE 0Bh
o CFG_IDLE 0Ch
o RCVRY_LOCK 0Dh
o RCVRY_SPEED 0Eh
o RCVRY_RCVRCFG 0Fh
o RCVRY_IDLE 10h
o L0 11h
o L0S 12h
o L123_SEND_EIDLE 13h
o L1_IDLE 14h
o L2_IDLE 15h
o L2_WAKE 16h
o DISABLED_ENTRY 17h
o DISABLED_IDLE 18h
o DISABLED 19h
o LPBK_ENTRY 1Ah
o LPBK_ACTIVE 1Bh
o LPBK_EXIT 1Ch
o LPBK_EXIT_TIMEOUT 1Dh
o HOT_RESET_ENTRY 1Eh
o HOT_RESET 1Fh */
uint32_t force_link : 1; /**< Force Link
Forces the Link to the state specified by the Link State field.
The Force Link pulse will trigger Link re-negotiation.
* As the The Force Link is a pulse, writing a 1 to it does
trigger the forced link state event, even thought reading it
always returns a 0. */
uint32_t reserved_8_14 : 7;
uint32_t link_num : 8; /**< Link Number
Not used for Endpoint */
#else
uint32_t link_num : 8;
uint32_t reserved_8_14 : 7;
uint32_t force_link : 1;
uint32_t link_state : 6;
uint32_t reserved_22_23 : 2;
uint32_t lpec : 8;
#endif
} s;
struct cvmx_pcieep_cfg450_s cn52xx;
struct cvmx_pcieep_cfg450_s cn52xxp1;
struct cvmx_pcieep_cfg450_s cn56xx;
struct cvmx_pcieep_cfg450_s cn56xxp1;
} cvmx_pcieep_cfg450_t;
/**
* cvmx_pcieep_cfg451
*
* PCIE_CFG451 = Four hundred fifty-second 32-bits of PCIE type 0 config space
* (Ack Frequency Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg451_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_30_31 : 2;
uint32_t l1el : 3; /**< L1 Entrance Latency
Values correspond to:
o 000: 1 ms
o 001: 2 ms
o 010: 4 ms
o 011: 8 ms
o 100: 16 ms
o 101: 32 ms
o 110 or 111: 64 ms */
uint32_t l0el : 3; /**< L0s Entrance Latency
Values correspond to:
o 000: 1 ms
o 001: 2 ms
o 010: 3 ms
o 011: 4 ms
o 100: 5 ms
o 101: 6 ms
o 110 or 111: 7 ms */
uint32_t n_fts_cc : 8; /**< N_FTS when common clock is used.
The number of Fast Training Sequence ordered sets to be
transmitted when transitioning from L0s to L0. The maximum
number of FTS ordered-sets that a component can request is 255.
Note: A value of zero is not supported; a value of
zero can cause the LTSSM to go into the recovery state
when exiting from L0s. */
uint32_t n_fts : 8; /**< N_FTS
The number of Fast Training Sequence ordered sets to be
transmitted when transitioning from L0s to L0. The maximum
number of FTS ordered-sets that a component can request is 255.
Note: A value of zero is not supported; a value of
zero can cause the LTSSM to go into the recovery state
when exiting from L0s. */
uint32_t ack_freq : 8; /**< Ack Frequency
The number of pending Ack's specified here (up to 255) before
sending an Ack. */
#else
uint32_t ack_freq : 8;
uint32_t n_fts : 8;
uint32_t n_fts_cc : 8;
uint32_t l0el : 3;
uint32_t l1el : 3;
uint32_t reserved_30_31 : 2;
#endif
} s;
struct cvmx_pcieep_cfg451_s cn52xx;
struct cvmx_pcieep_cfg451_s cn52xxp1;
struct cvmx_pcieep_cfg451_s cn56xx;
struct cvmx_pcieep_cfg451_s cn56xxp1;
} cvmx_pcieep_cfg451_t;
/**
* cvmx_pcieep_cfg452
*
* PCIE_CFG452 = Four hundred fifty-third 32-bits of PCIE type 0 config space
* (Port Link Control Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg452_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_26_31 : 6;
uint32_t eccrc : 1; /**< Enable Corrupted CRC
Causes corrupt LCRC for TLPs when set,
using the pattern contained in the Other Message register.
This is a test feature, not to be used in normal operation. */
uint32_t reserved_22_24 : 3;
uint32_t lme : 6; /**< Link Mode Enable
o 000001: x1
o 000011: x2
o 000111: x4
o 001111: x8
o 011111: x16 (not supported)
o 111111: x32 (not supported)
This field indicates the MAXIMUM number of lanes supported
by the PCIe port. It is set to 0xF or 0x7 depending
on the value of the QLM_CFG bits (0xF when QLM_CFG == 0
otherwise 0x7). The value can be set less than 0xF or 0x7
to limit the number of lanes the PCIe will attempt to use.
If the value of 0xF or 0x7 set by the HW is not desired,
this field can be programmed to a smaller value (i.e. EEPROM)
See also MLW.
(Note: The value of this field does NOT indicate the number
of lanes in use by the PCIe. LME sets the max number of lanes
in the PCIe core that COULD be used. As per the PCIe specs,
the PCIe core can negotiate a smaller link width, so all
of x8, x4, x2, and x1 are supported when LME=0xF,
for example.) */
uint32_t reserved_8_15 : 8;
uint32_t flm : 1; /**< Fast Link Mode
Sets all internal timers to fast mode for simulation purposes.
If during an eeprom load, the first word loaded is 0xffffffff,
then the EEPROM load will be terminated and this bit will be set. */
uint32_t reserved_6_6 : 1;
uint32_t dllle : 1; /**< DLL Link Enable
Enables Link initialization. If DLL Link Enable = 0, the PCI
Express bus does not transmit InitFC DLLPs and does not
establish a Link. */
uint32_t reserved_4_4 : 1;
uint32_t ra : 1; /**< Reset Assert
Triggers a recovery and forces the LTSSM to the Hot Reset
state (downstream port only). */
uint32_t le : 1; /**< Loopback Enable
Turns on loopback. */
uint32_t sd : 1; /**< Scramble Disable
Turns off data scrambling. */
uint32_t omr : 1; /**< Other Message Request
When software writes a `1' to this bit, the PCI Express bus
transmits the Message contained in the Other Message register. */
#else
uint32_t omr : 1;
uint32_t sd : 1;
uint32_t le : 1;
uint32_t ra : 1;
uint32_t reserved_4_4 : 1;
uint32_t dllle : 1;
uint32_t reserved_6_6 : 1;
uint32_t flm : 1;
uint32_t reserved_8_15 : 8;
uint32_t lme : 6;
uint32_t reserved_22_24 : 3;
uint32_t eccrc : 1;
uint32_t reserved_26_31 : 6;
#endif
} s;
struct cvmx_pcieep_cfg452_s cn52xx;
struct cvmx_pcieep_cfg452_s cn52xxp1;
struct cvmx_pcieep_cfg452_s cn56xx;
struct cvmx_pcieep_cfg452_s cn56xxp1;
} cvmx_pcieep_cfg452_t;
/**
* cvmx_pcieep_cfg453
*
* PCIE_CFG453 = Four hundred fifty-fourth 32-bits of PCIE type 0 config space
* (Lane Skew Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg453_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dlld : 1; /**< Disable Lane-to-Lane Deskew
Disables the internal Lane-to-Lane deskew logic. */
uint32_t reserved_26_30 : 5;
uint32_t ack_nak : 1; /**< Ack/Nak Disable
Prevents the PCI Express bus from sending Ack and Nak DLLPs. */
uint32_t fcd : 1; /**< Flow Control Disable
Prevents the PCI Express bus from sending FC DLLPs. */
uint32_t ilst : 24; /**< Insert Lane Skew for Transmit
Causes skew between lanes for test purposes. There are three
bits per Lane. The value is in units of one symbol time. For
example, the value 010b for a Lane forces a skew of two symbol
times for that Lane. The maximum skew value for any Lane is 5
symbol times. */
#else
uint32_t ilst : 24;
uint32_t fcd : 1;
uint32_t ack_nak : 1;
uint32_t reserved_26_30 : 5;
uint32_t dlld : 1;
#endif
} s;
struct cvmx_pcieep_cfg453_s cn52xx;
struct cvmx_pcieep_cfg453_s cn52xxp1;
struct cvmx_pcieep_cfg453_s cn56xx;
struct cvmx_pcieep_cfg453_s cn56xxp1;
} cvmx_pcieep_cfg453_t;
/**
* cvmx_pcieep_cfg454
*
* PCIE_CFG454 = Four hundred fifty-fifth 32-bits of PCIE type 0 config space
* (Symbol Number Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg454_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_29_31 : 3;
uint32_t tmfcwt : 5; /**< Timer Modifier for Flow Control Watchdog Timer
Increases the timer value for the Flow Control watchdog timer,
in increments of 16 clock cycles. */
uint32_t tmanlt : 5; /**< Timer Modifier for Ack/Nak Latency Timer
Increases the timer value for the Ack/Nak latency timer, in
increments of 64 clock cycles. */
uint32_t tmrt : 5; /**< Timer Modifier for Replay Timer
Increases the timer value for the replay timer, in increments
of 64 clock cycles. */
uint32_t reserved_11_13 : 3;
uint32_t nskps : 3; /**< Number of SKP Symbols */
uint32_t reserved_4_7 : 4;
uint32_t ntss : 4; /**< Number of TS Symbols
Sets the number of TS identifier symbols that are sent in TS1
and TS2 ordered sets. */
#else
uint32_t ntss : 4;
uint32_t reserved_4_7 : 4;
uint32_t nskps : 3;
uint32_t reserved_11_13 : 3;
uint32_t tmrt : 5;
uint32_t tmanlt : 5;
uint32_t tmfcwt : 5;
uint32_t reserved_29_31 : 3;
#endif
} s;
struct cvmx_pcieep_cfg454_s cn52xx;
struct cvmx_pcieep_cfg454_s cn52xxp1;
struct cvmx_pcieep_cfg454_s cn56xx;
struct cvmx_pcieep_cfg454_s cn56xxp1;
} cvmx_pcieep_cfg454_t;
/**
* cvmx_pcieep_cfg455
*
* PCIE_CFG455 = Four hundred fifty-sixth 32-bits of PCIE type 0 config space
* (Symbol Timer Register/Filter Mask Register 1)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg455_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t m_cfg0_filt : 1; /**< Mask filtering of received Configuration Requests (RC mode only) */
uint32_t m_io_filt : 1; /**< Mask filtering of received I/O Requests (RC mode only) */
uint32_t msg_ctrl : 1; /**< Message Control
The application must not change this field. */
uint32_t m_cpl_ecrc_filt : 1; /**< Mask ECRC error filtering for Completions */
uint32_t m_ecrc_filt : 1; /**< Mask ECRC error filtering */
uint32_t m_cpl_len_err : 1; /**< Mask Length mismatch error for received Completions */
uint32_t m_cpl_attr_err : 1; /**< Mask Attributes mismatch error for received Completions */
uint32_t m_cpl_tc_err : 1; /**< Mask Traffic Class mismatch error for received Completions */
uint32_t m_cpl_fun_err : 1; /**< Mask function mismatch error for received Completions */
uint32_t m_cpl_rid_err : 1; /**< Mask Requester ID mismatch error for received Completions */
uint32_t m_cpl_tag_err : 1; /**< Mask Tag error rules for received Completions */
uint32_t m_lk_filt : 1; /**< Mask Locked Request filtering */
uint32_t m_cfg1_filt : 1; /**< Mask Type 1 Configuration Request filtering */
uint32_t m_bar_match : 1; /**< Mask BAR match filtering */
uint32_t m_pois_filt : 1; /**< Mask poisoned TLP filtering */
uint32_t m_fun : 1; /**< Mask function */
uint32_t dfcwt : 1; /**< Disable FC Watchdog Timer */
uint32_t reserved_11_14 : 4;
uint32_t skpiv : 11; /**< SKP Interval Value */
#else
uint32_t skpiv : 11;
uint32_t reserved_11_14 : 4;
uint32_t dfcwt : 1;
uint32_t m_fun : 1;
uint32_t m_pois_filt : 1;
uint32_t m_bar_match : 1;
uint32_t m_cfg1_filt : 1;
uint32_t m_lk_filt : 1;
uint32_t m_cpl_tag_err : 1;
uint32_t m_cpl_rid_err : 1;
uint32_t m_cpl_fun_err : 1;
uint32_t m_cpl_tc_err : 1;
uint32_t m_cpl_attr_err : 1;
uint32_t m_cpl_len_err : 1;
uint32_t m_ecrc_filt : 1;
uint32_t m_cpl_ecrc_filt : 1;
uint32_t msg_ctrl : 1;
uint32_t m_io_filt : 1;
uint32_t m_cfg0_filt : 1;
#endif
} s;
struct cvmx_pcieep_cfg455_s cn52xx;
struct cvmx_pcieep_cfg455_s cn52xxp1;
struct cvmx_pcieep_cfg455_s cn56xx;
struct cvmx_pcieep_cfg455_s cn56xxp1;
} cvmx_pcieep_cfg455_t;
/**
* cvmx_pcieep_cfg456
*
* PCIE_CFG456 = Four hundred fifty-seventh 32-bits of PCIE type 0 config space
* (Filter Mask Register 2)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg456_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_2_31 : 30;
uint32_t m_vend1_drp : 1; /**< Mask Vendor MSG Type 1 dropped silently */
uint32_t m_vend0_drp : 1; /**< Mask Vendor MSG Type 0 dropped with UR error reporting. */
#else
uint32_t m_vend0_drp : 1;
uint32_t m_vend1_drp : 1;
uint32_t reserved_2_31 : 30;
#endif
} s;
struct cvmx_pcieep_cfg456_s cn52xx;
struct cvmx_pcieep_cfg456_s cn52xxp1;
struct cvmx_pcieep_cfg456_s cn56xx;
struct cvmx_pcieep_cfg456_s cn56xxp1;
} cvmx_pcieep_cfg456_t;
/**
* cvmx_pcieep_cfg458
*
* PCIE_CFG458 = Four hundred fifty-ninth 32-bits of PCIE type 0 config space
* (Debug Register 0)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg458_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dbg_info_l32 : 32; /**< Debug Info Lower 32 Bits */
#else
uint32_t dbg_info_l32 : 32;
#endif
} s;
struct cvmx_pcieep_cfg458_s cn52xx;
struct cvmx_pcieep_cfg458_s cn52xxp1;
struct cvmx_pcieep_cfg458_s cn56xx;
struct cvmx_pcieep_cfg458_s cn56xxp1;
} cvmx_pcieep_cfg458_t;
/**
* cvmx_pcieep_cfg459
*
* PCIE_CFG459 = Four hundred sixtieth 32-bits of PCIE type 0 config space
* (Debug Register 1)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg459_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dbg_info_u32 : 32; /**< Debug Info Upper 32 Bits */
#else
uint32_t dbg_info_u32 : 32;
#endif
} s;
struct cvmx_pcieep_cfg459_s cn52xx;
struct cvmx_pcieep_cfg459_s cn52xxp1;
struct cvmx_pcieep_cfg459_s cn56xx;
struct cvmx_pcieep_cfg459_s cn56xxp1;
} cvmx_pcieep_cfg459_t;
/**
* cvmx_pcieep_cfg460
*
* PCIE_CFG460 = Four hundred sixty-first 32-bits of PCIE type 0 config space
* (Transmit Posted FC Credit Status)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg460_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t tphfcc : 8; /**< Transmit Posted Header FC Credits
The Posted Header credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
uint32_t tpdfcc : 12; /**< Transmit Posted Data FC Credits
The Posted Data credits advertised by the receiver at the other
end of the Link, updated with each UpdateFC DLLP. */
#else
uint32_t tpdfcc : 12;
uint32_t tphfcc : 8;
uint32_t reserved_20_31 : 12;
#endif
} s;
struct cvmx_pcieep_cfg460_s cn52xx;
struct cvmx_pcieep_cfg460_s cn52xxp1;
struct cvmx_pcieep_cfg460_s cn56xx;
struct cvmx_pcieep_cfg460_s cn56xxp1;
} cvmx_pcieep_cfg460_t;
/**
* cvmx_pcieep_cfg461
*
* PCIE_CFG461 = Four hundred sixty-second 32-bits of PCIE type 0 config space
* (Transmit Non-Posted FC Credit Status)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg461_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t tchfcc : 8; /**< Transmit Non-Posted Header FC Credits
The Non-Posted Header credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
uint32_t tcdfcc : 12; /**< Transmit Non-Posted Data FC Credits
The Non-Posted Data credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
#else
uint32_t tcdfcc : 12;
uint32_t tchfcc : 8;
uint32_t reserved_20_31 : 12;
#endif
} s;
struct cvmx_pcieep_cfg461_s cn52xx;
struct cvmx_pcieep_cfg461_s cn52xxp1;
struct cvmx_pcieep_cfg461_s cn56xx;
struct cvmx_pcieep_cfg461_s cn56xxp1;
} cvmx_pcieep_cfg461_t;
/**
* cvmx_pcieep_cfg462
*
* PCIE_CFG462 = Four hundred sixty-third 32-bits of PCIE type 0 config space
* (Transmit Completion FC Credit Status )
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg462_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t tchfcc : 8; /**< Transmit Completion Header FC Credits
The Completion Header credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
uint32_t tcdfcc : 12; /**< Transmit Completion Data FC Credits
The Completion Data credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
#else
uint32_t tcdfcc : 12;
uint32_t tchfcc : 8;
uint32_t reserved_20_31 : 12;
#endif
} s;
struct cvmx_pcieep_cfg462_s cn52xx;
struct cvmx_pcieep_cfg462_s cn52xxp1;
struct cvmx_pcieep_cfg462_s cn56xx;
struct cvmx_pcieep_cfg462_s cn56xxp1;
} cvmx_pcieep_cfg462_t;
/**
* cvmx_pcieep_cfg463
*
* PCIE_CFG463 = Four hundred sixty-fourth 32-bits of PCIE type 0 config space
* (Queue Status)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg463_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_3_31 : 29;
uint32_t rqne : 1; /**< Received Queue Not Empty
Indicates there is data in one or more of the receive buffers. */
uint32_t trbne : 1; /**< Transmit Retry Buffer Not Empty
Indicates that there is data in the transmit retry buffer. */
uint32_t rtlpfccnr : 1; /**< Received TLP FC Credits Not Returned
Indicates that the PCI Express bus has sent a TLP but has not
yet received an UpdateFC DLLP indicating that the credits for
that TLP have been restored by the receiver at the other end of
the Link. */
#else
uint32_t rtlpfccnr : 1;
uint32_t trbne : 1;
uint32_t rqne : 1;
uint32_t reserved_3_31 : 29;
#endif
} s;
struct cvmx_pcieep_cfg463_s cn52xx;
struct cvmx_pcieep_cfg463_s cn52xxp1;
struct cvmx_pcieep_cfg463_s cn56xx;
struct cvmx_pcieep_cfg463_s cn56xxp1;
} cvmx_pcieep_cfg463_t;
/**
* cvmx_pcieep_cfg464
*
* PCIE_CFG464 = Four hundred sixty-fifth 32-bits of PCIE type 0 config space
* (VC Transmit Arbitration Register 1)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg464_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t wrr_vc3 : 8; /**< WRR Weight for VC3 */
uint32_t wrr_vc2 : 8; /**< WRR Weight for VC2 */
uint32_t wrr_vc1 : 8; /**< WRR Weight for VC1 */
uint32_t wrr_vc0 : 8; /**< WRR Weight for VC0 */
#else
uint32_t wrr_vc0 : 8;
uint32_t wrr_vc1 : 8;
uint32_t wrr_vc2 : 8;
uint32_t wrr_vc3 : 8;
#endif
} s;
struct cvmx_pcieep_cfg464_s cn52xx;
struct cvmx_pcieep_cfg464_s cn52xxp1;
struct cvmx_pcieep_cfg464_s cn56xx;
struct cvmx_pcieep_cfg464_s cn56xxp1;
} cvmx_pcieep_cfg464_t;
/**
* cvmx_pcieep_cfg465
*
* PCIE_CFG465 = Four hundred sixty-sixth 32-bits of PCIE type 0 config space
* (VC Transmit Arbitration Register 2)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg465_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t wrr_vc7 : 8; /**< WRR Weight for VC7 */
uint32_t wrr_vc6 : 8; /**< WRR Weight for VC6 */
uint32_t wrr_vc5 : 8; /**< WRR Weight for VC5 */
uint32_t wrr_vc4 : 8; /**< WRR Weight for VC4 */
#else
uint32_t wrr_vc4 : 8;
uint32_t wrr_vc5 : 8;
uint32_t wrr_vc6 : 8;
uint32_t wrr_vc7 : 8;
#endif
} s;
struct cvmx_pcieep_cfg465_s cn52xx;
struct cvmx_pcieep_cfg465_s cn52xxp1;
struct cvmx_pcieep_cfg465_s cn56xx;
struct cvmx_pcieep_cfg465_s cn56xxp1;
} cvmx_pcieep_cfg465_t;
/**
* cvmx_pcieep_cfg466
*
* PCIE_CFG466 = Four hundred sixty-seventh 32-bits of PCIE type 0 config space
* (VC0 Posted Receive Queue Control)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg466_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t rx_queue_order : 1; /**< VC Ordering for Receive Queues
Determines the VC ordering rule for the receive queues, used
only in the segmented-buffer configuration,
writable through the DBI:
o 1: Strict ordering, higher numbered VCs have higher priority
o 0: Round robin
However, the application must not change this field. */
uint32_t type_ordering : 1; /**< TLP Type Ordering for VC0
Determines the TLP type ordering rule for VC0 receive queues,
used only in the segmented-buffer configuration, writable
through the DBI:
o 1: Ordering of received TLPs follows the rules in
PCI Express Base Specification, Revision 1.1
o 0: Strict ordering for received TLPs: Posted, then
Completion, then Non-Posted
However, the application must not change this field. */
uint32_t reserved_24_29 : 6;
uint32_t queue_mode : 3; /**< VC0 Posted TLP Queue Mode
The operating mode of the Posted receive queue for VC0, used
only in the segmented-buffer configuration, writable through
the DBI. However, the application must not change this field.
Only one bit can be set at a time:
o Bit 23: Bypass
o Bit 22: Cut-through
o Bit 21: Store-and-forward */
uint32_t reserved_20_20 : 1;
uint32_t header_credits : 8; /**< VC0 Posted Header Credits
The number of initial Posted header credits for VC0, used for
all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t data_credits : 12; /**< VC0 Posted Data Credits
The number of initial Posted data credits for VC0, used for all
receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t data_credits : 12;
uint32_t header_credits : 8;
uint32_t reserved_20_20 : 1;
uint32_t queue_mode : 3;
uint32_t reserved_24_29 : 6;
uint32_t type_ordering : 1;
uint32_t rx_queue_order : 1;
#endif
} s;
struct cvmx_pcieep_cfg466_s cn52xx;
struct cvmx_pcieep_cfg466_s cn52xxp1;
struct cvmx_pcieep_cfg466_s cn56xx;
struct cvmx_pcieep_cfg466_s cn56xxp1;
} cvmx_pcieep_cfg466_t;
/**
* cvmx_pcieep_cfg467
*
* PCIE_CFG467 = Four hundred sixty-eighth 32-bits of PCIE type 0 config space
* (VC0 Non-Posted Receive Queue Control)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg467_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_24_31 : 8;
uint32_t queue_mode : 3; /**< VC0 Non-Posted TLP Queue Mode
The operating mode of the Non-Posted receive queue for VC0,
used only in the segmented-buffer configuration, writable
through the DBI. Only one bit can be set at a time:
o Bit 23: Bypass
o Bit 22: Cut-through
o Bit 21: Store-and-forward
However, the application must not change this field. */
uint32_t reserved_20_20 : 1;
uint32_t header_credits : 8; /**< VC0 Non-Posted Header Credits
The number of initial Non-Posted header credits for VC0, used
for all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t data_credits : 12; /**< VC0 Non-Posted Data Credits
The number of initial Non-Posted data credits for VC0, used for
all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t data_credits : 12;
uint32_t header_credits : 8;
uint32_t reserved_20_20 : 1;
uint32_t queue_mode : 3;
uint32_t reserved_24_31 : 8;
#endif
} s;
struct cvmx_pcieep_cfg467_s cn52xx;
struct cvmx_pcieep_cfg467_s cn52xxp1;
struct cvmx_pcieep_cfg467_s cn56xx;
struct cvmx_pcieep_cfg467_s cn56xxp1;
} cvmx_pcieep_cfg467_t;
/**
* cvmx_pcieep_cfg468
*
* PCIE_CFG468 = Four hundred sixty-ninth 32-bits of PCIE type 0 config space
* (VC0 Completion Receive Queue Control)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg468_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_24_31 : 8;
uint32_t queue_mode : 3; /**< VC0 Completion TLP Queue Mode
The operating mode of the Completion receive queue for VC0,
used only in the segmented-buffer configuration, writable
through the DBI. Only one bit can be set at a time:
o Bit 23: Bypass
o Bit 22: Cut-through
o Bit 21: Store-and-forward
However, the application must not change this field. */
uint32_t reserved_20_20 : 1;
uint32_t header_credits : 8; /**< VC0 Completion Header Credits
The number of initial Completion header credits for VC0, used
for all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t data_credits : 12; /**< VC0 Completion Data Credits
The number of initial Completion data credits for VC0, used for
all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t data_credits : 12;
uint32_t header_credits : 8;
uint32_t reserved_20_20 : 1;
uint32_t queue_mode : 3;
uint32_t reserved_24_31 : 8;
#endif
} s;
struct cvmx_pcieep_cfg468_s cn52xx;
struct cvmx_pcieep_cfg468_s cn52xxp1;
struct cvmx_pcieep_cfg468_s cn56xx;
struct cvmx_pcieep_cfg468_s cn56xxp1;
} cvmx_pcieep_cfg468_t;
/**
* cvmx_pcieep_cfg490
*
* PCIE_CFG490 = Four hundred ninety-first 32-bits of PCIE type 0 config space
* (VC0 Posted Buffer Depth)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg490_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_26_31 : 6;
uint32_t header_depth : 10; /**< VC0 Posted Header Queue Depth
Sets the number of entries in the Posted header queue for VC0
when using the segmented-buffer configuration, writable through
the DBI.
However, the application must not change this field. */
uint32_t reserved_14_15 : 2;
uint32_t data_depth : 14; /**< VC0 Posted Data Queue Depth
Sets the number of entries in the Posted data queue for VC0
when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
#else
uint32_t data_depth : 14;
uint32_t reserved_14_15 : 2;
uint32_t header_depth : 10;
uint32_t reserved_26_31 : 6;
#endif
} s;
struct cvmx_pcieep_cfg490_s cn52xx;
struct cvmx_pcieep_cfg490_s cn52xxp1;
struct cvmx_pcieep_cfg490_s cn56xx;
struct cvmx_pcieep_cfg490_s cn56xxp1;
} cvmx_pcieep_cfg490_t;
/**
* cvmx_pcieep_cfg491
*
* PCIE_CFG491 = Four hundred ninety-second 32-bits of PCIE type 0 config space
* (VC0 Non-Posted Buffer Depth)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg491_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_26_31 : 6;
uint32_t header_depth : 10; /**< VC0 Non-Posted Header Queue Depth
Sets the number of entries in the Non-Posted header queue for
VC0 when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
uint32_t reserved_14_15 : 2;
uint32_t data_depth : 14; /**< VC0 Non-Posted Data Queue Depth
Sets the number of entries in the Non-Posted data queue for VC0
when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
#else
uint32_t data_depth : 14;
uint32_t reserved_14_15 : 2;
uint32_t header_depth : 10;
uint32_t reserved_26_31 : 6;
#endif
} s;
struct cvmx_pcieep_cfg491_s cn52xx;
struct cvmx_pcieep_cfg491_s cn52xxp1;
struct cvmx_pcieep_cfg491_s cn56xx;
struct cvmx_pcieep_cfg491_s cn56xxp1;
} cvmx_pcieep_cfg491_t;
/**
* cvmx_pcieep_cfg492
*
* PCIE_CFG492 = Four hundred ninety-third 32-bits of PCIE type 0 config space
* (VC0 Completion Buffer Depth)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg492_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_26_31 : 6;
uint32_t header_depth : 10; /**< VC0 Completion Header Queue Depth
Sets the number of entries in the Completion header queue for
VC0 when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
uint32_t reserved_14_15 : 2;
uint32_t data_depth : 14; /**< VC0 Completion Data Queue Depth
Sets the number of entries in the Completion data queue for VC0
when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
#else
uint32_t data_depth : 14;
uint32_t reserved_14_15 : 2;
uint32_t header_depth : 10;
uint32_t reserved_26_31 : 6;
#endif
} s;
struct cvmx_pcieep_cfg492_s cn52xx;
struct cvmx_pcieep_cfg492_s cn52xxp1;
struct cvmx_pcieep_cfg492_s cn56xx;
struct cvmx_pcieep_cfg492_s cn56xxp1;
} cvmx_pcieep_cfg492_t;
/**
* cvmx_pcieep_cfg516
*
* PCIE_CFG516 = Five hundred seventeenth 32-bits of PCIE type 0 config space
* (PHY Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg516_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t phy_stat : 32; /**< PHY Status */
#else
uint32_t phy_stat : 32;
#endif
} s;
struct cvmx_pcieep_cfg516_s cn52xx;
struct cvmx_pcieep_cfg516_s cn52xxp1;
struct cvmx_pcieep_cfg516_s cn56xx;
struct cvmx_pcieep_cfg516_s cn56xxp1;
} cvmx_pcieep_cfg516_t;
/**
* cvmx_pcieep_cfg517
*
* PCIE_CFG517 = Five hundred eighteenth 32-bits of PCIE type 0 config space
* (PHY Control Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pcieep_cfg517_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t phy_ctrl : 32; /**< PHY Control */
#else
uint32_t phy_ctrl : 32;
#endif
} s;
struct cvmx_pcieep_cfg517_s cn52xx;
struct cvmx_pcieep_cfg517_s cn52xxp1;
struct cvmx_pcieep_cfg517_s cn56xx;
struct cvmx_pcieep_cfg517_s cn56xxp1;
} cvmx_pcieep_cfg517_t;
/**
* cvmx_pcierc#_cfg000
*
* PCIE_CFG000 = First 32-bits of PCIE type 1 config space (Device ID and Vendor ID Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg000_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t devid : 16; /**< Device ID, writable through the DBI
However, the application must not change this field. */
uint32_t vendid : 16; /**< Vendor ID, writable through the DBI
However, the application must not change this field. */
#else
uint32_t vendid : 16;
uint32_t devid : 16;
#endif
} s;
struct cvmx_pciercx_cfg000_s cn52xx;
struct cvmx_pciercx_cfg000_s cn52xxp1;
struct cvmx_pciercx_cfg000_s cn56xx;
struct cvmx_pciercx_cfg000_s cn56xxp1;
} cvmx_pciercx_cfg000_t;
/**
* cvmx_pcierc#_cfg001
*
* PCIE_CFG001 = Second 32-bits of PCIE type 1 config space (Command/Status Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg001_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dpe : 1; /**< Detected Parity Error */
uint32_t sse : 1; /**< Signaled System Error */
uint32_t rma : 1; /**< Received Master Abort */
uint32_t rta : 1; /**< Received Target Abort */
uint32_t sta : 1; /**< Signaled Target Abort */
uint32_t devt : 2; /**< DEVSEL Timing
Not applicable for PCI Express. Hardwired to 0. */
uint32_t mdpe : 1; /**< Master Data Parity Error */
uint32_t fbb : 1; /**< Fast Back-to-Back Capable
Not applicable for PCI Express. Hardwired to 0. */
uint32_t reserved_22_22 : 1;
uint32_t m66 : 1; /**< 66 MHz Capable
Not applicable for PCI Express. Hardwired to 0. */
uint32_t cl : 1; /**< Capabilities List
Indicates presence of an extended capability item.
Hardwired to 1. */
uint32_t i_stat : 1; /**< INTx Status */
uint32_t reserved_11_18 : 8;
uint32_t i_dis : 1; /**< INTx Assertion Disable */
uint32_t fbbe : 1; /**< Fast Back-to-Back Enable
Not applicable for PCI Express. Must be hardwired to 0. */
uint32_t see : 1; /**< SERR# Enable */
uint32_t ids_wcc : 1; /**< IDSEL Stepping/Wait Cycle Control
Not applicable for PCI Express. Must be hardwired to 0 */
uint32_t per : 1; /**< Parity Error Response */
uint32_t vps : 1; /**< VGA Palette Snoop
Not applicable for PCI Express. Must be hardwired to 0. */
uint32_t mwice : 1; /**< Memory Write and Invalidate
Not applicable for PCI Express. Must be hardwired to 0. */
uint32_t scse : 1; /**< Special Cycle Enable
Not applicable for PCI Express. Must be hardwired to 0. */
uint32_t me : 1; /**< Bus Master Enable */
uint32_t msae : 1; /**< Memory Space Enable */
uint32_t isae : 1; /**< I/O Space Enable */
#else
uint32_t isae : 1;
uint32_t msae : 1;
uint32_t me : 1;
uint32_t scse : 1;
uint32_t mwice : 1;
uint32_t vps : 1;
uint32_t per : 1;
uint32_t ids_wcc : 1;
uint32_t see : 1;
uint32_t fbbe : 1;
uint32_t i_dis : 1;
uint32_t reserved_11_18 : 8;
uint32_t i_stat : 1;
uint32_t cl : 1;
uint32_t m66 : 1;
uint32_t reserved_22_22 : 1;
uint32_t fbb : 1;
uint32_t mdpe : 1;
uint32_t devt : 2;
uint32_t sta : 1;
uint32_t rta : 1;
uint32_t rma : 1;
uint32_t sse : 1;
uint32_t dpe : 1;
#endif
} s;
struct cvmx_pciercx_cfg001_s cn52xx;
struct cvmx_pciercx_cfg001_s cn52xxp1;
struct cvmx_pciercx_cfg001_s cn56xx;
struct cvmx_pciercx_cfg001_s cn56xxp1;
} cvmx_pciercx_cfg001_t;
/**
* cvmx_pcierc#_cfg002
*
* PCIE_CFG002 = Third 32-bits of PCIE type 1 config space (Revision ID/Class Code Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg002_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t bcc : 8; /**< Base Class Code, writable through the DBI
However, the application must not change this field. */
uint32_t sc : 8; /**< Subclass Code, writable through the DBI
However, the application must not change this field. */
uint32_t pi : 8; /**< Programming Interface, writable through the DBI
However, the application must not change this field. */
uint32_t rid : 8; /**< Revision ID, writable through the DBI
However, the application must not change this field. */
#else
uint32_t rid : 8;
uint32_t pi : 8;
uint32_t sc : 8;
uint32_t bcc : 8;
#endif
} s;
struct cvmx_pciercx_cfg002_s cn52xx;
struct cvmx_pciercx_cfg002_s cn52xxp1;
struct cvmx_pciercx_cfg002_s cn56xx;
struct cvmx_pciercx_cfg002_s cn56xxp1;
} cvmx_pciercx_cfg002_t;
/**
* cvmx_pcierc#_cfg003
*
* PCIE_CFG003 = Fourth 32-bits of PCIE type 1 config space (Cache Line Size/Master Latency Timer/Header Type Register/BIST Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg003_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t bist : 8; /**< The BIST register functions are not supported.
All 8 bits of the BIST register are hardwired to 0. */
uint32_t mfd : 1; /**< Multi Function Device
The Multi Function Device bit is writable through the DBI.
However, this is a single function device. Therefore, the
application must not write a 1 to this bit. */
uint32_t chf : 7; /**< Configuration Header Format
Hardwired to 1. */
uint32_t lt : 8; /**< Master Latency Timer
Not applicable for PCI Express, hardwired to 0. */
uint32_t cls : 8; /**< Cache Line Size
The Cache Line Size register is RW for legacy compatibility
purposes and is not applicable to PCI Express device
functionality. */
#else
uint32_t cls : 8;
uint32_t lt : 8;
uint32_t chf : 7;
uint32_t mfd : 1;
uint32_t bist : 8;
#endif
} s;
struct cvmx_pciercx_cfg003_s cn52xx;
struct cvmx_pciercx_cfg003_s cn52xxp1;
struct cvmx_pciercx_cfg003_s cn56xx;
struct cvmx_pciercx_cfg003_s cn56xxp1;
} cvmx_pciercx_cfg003_t;
/**
* cvmx_pcierc#_cfg004
*
* PCIE_CFG004 = Fifth 32-bits of PCIE type 1 config space (Base Address Register 0 - Low)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg004_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pciercx_cfg004_s cn52xx;
struct cvmx_pciercx_cfg004_s cn52xxp1;
struct cvmx_pciercx_cfg004_s cn56xx;
struct cvmx_pciercx_cfg004_s cn56xxp1;
} cvmx_pciercx_cfg004_t;
/**
* cvmx_pcierc#_cfg005
*
* PCIE_CFG005 = Sixth 32-bits of PCIE type 1 config space (Base Address Register 0 - High)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg005_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pciercx_cfg005_s cn52xx;
struct cvmx_pciercx_cfg005_s cn52xxp1;
struct cvmx_pciercx_cfg005_s cn56xx;
struct cvmx_pciercx_cfg005_s cn56xxp1;
} cvmx_pciercx_cfg005_t;
/**
* cvmx_pcierc#_cfg006
*
* PCIE_CFG006 = Seventh 32-bits of PCIE type 1 config space (Bus Number Registers)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg006_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t slt : 8; /**< Secondary Latency Timer
Not applicable to PCI Express, hardwired to 0x00. */
uint32_t subbnum : 8; /**< Subordinate Bus Number */
uint32_t sbnum : 8; /**< Secondary Bus Number */
uint32_t pbnum : 8; /**< Primary Bus Number */
#else
uint32_t pbnum : 8;
uint32_t sbnum : 8;
uint32_t subbnum : 8;
uint32_t slt : 8;
#endif
} s;
struct cvmx_pciercx_cfg006_s cn52xx;
struct cvmx_pciercx_cfg006_s cn52xxp1;
struct cvmx_pciercx_cfg006_s cn56xx;
struct cvmx_pciercx_cfg006_s cn56xxp1;
} cvmx_pciercx_cfg006_t;
/**
* cvmx_pcierc#_cfg007
*
* PCIE_CFG007 = Eighth 32-bits of PCIE type 1 config space (IO Base and IO Limit/Secondary Status Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg007_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dpe : 1; /**< Detected Parity Error */
uint32_t sse : 1; /**< Signaled System Error */
uint32_t rma : 1; /**< Received Master Abort */
uint32_t rta : 1; /**< Received Target Abort */
uint32_t sta : 1; /**< Signaled Target Abort */
uint32_t devt : 2; /**< DEVSEL Timing
Not applicable for PCI Express. Hardwired to 0. */
uint32_t mdpe : 1; /**< Master Data Parity Error */
uint32_t fbb : 1; /**< Fast Back-to-Back Capable
Not applicable for PCI Express. Hardwired to 0. */
uint32_t reserved_22_22 : 1;
uint32_t m66 : 1; /**< 66 MHz Capable
Not applicable for PCI Express. Hardwired to 0. */
uint32_t reserved_16_20 : 5;
uint32_t lio_limi : 4; /**< I/O Space Limit */
uint32_t reserved_9_11 : 3;
uint32_t io32b : 1; /**< 32-Bit I/O Space */
uint32_t lio_base : 4; /**< I/O Space Base */
uint32_t reserved_1_3 : 3;
uint32_t io32a : 1; /**< 32-Bit I/O Space
o 0 = 16-bit I/O addressing
o 1 = 32-bit I/O addressing
This bit is writable through the DBI. When the application
writes to this bit through the DBI, the same value is written
to bit 8 of this register. */
#else
uint32_t io32a : 1;
uint32_t reserved_1_3 : 3;
uint32_t lio_base : 4;
uint32_t io32b : 1;
uint32_t reserved_9_11 : 3;
uint32_t lio_limi : 4;
uint32_t reserved_16_20 : 5;
uint32_t m66 : 1;
uint32_t reserved_22_22 : 1;
uint32_t fbb : 1;
uint32_t mdpe : 1;
uint32_t devt : 2;
uint32_t sta : 1;
uint32_t rta : 1;
uint32_t rma : 1;
uint32_t sse : 1;
uint32_t dpe : 1;
#endif
} s;
struct cvmx_pciercx_cfg007_s cn52xx;
struct cvmx_pciercx_cfg007_s cn52xxp1;
struct cvmx_pciercx_cfg007_s cn56xx;
struct cvmx_pciercx_cfg007_s cn56xxp1;
} cvmx_pciercx_cfg007_t;
/**
* cvmx_pcierc#_cfg008
*
* PCIE_CFG008 = Ninth 32-bits of PCIE type 1 config space (Memory Base and Memory Limit Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg008_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ml_addr : 12; /**< Memory Limit Address */
uint32_t reserved_16_19 : 4;
uint32_t mb_addr : 12; /**< Memory Base Address */
uint32_t reserved_0_3 : 4;
#else
uint32_t reserved_0_3 : 4;
uint32_t mb_addr : 12;
uint32_t reserved_16_19 : 4;
uint32_t ml_addr : 12;
#endif
} s;
struct cvmx_pciercx_cfg008_s cn52xx;
struct cvmx_pciercx_cfg008_s cn52xxp1;
struct cvmx_pciercx_cfg008_s cn56xx;
struct cvmx_pciercx_cfg008_s cn56xxp1;
} cvmx_pciercx_cfg008_t;
/**
* cvmx_pcierc#_cfg009
*
* PCIE_CFG009 = Tenth 32-bits of PCIE type 1 config space (Prefetchable Memory Base and Limit Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg009_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lmem_limit : 12; /**< Upper 12 bits of 32-bit Prefetchable Memory End Address */
uint32_t reserved_17_19 : 3;
uint32_t mem64b : 1; /**< 64-Bit Memory Addressing
o 0 = 32-bit memory addressing
o 1 = 64-bit memory addressing */
uint32_t lmem_base : 12; /**< Upper 12 bits of 32-bit Prefetchable Memory Start Address */
uint32_t reserved_1_3 : 3;
uint32_t mem64a : 1; /**< 64-Bit Memory Addressing
o 0 = 32-bit memory addressing
o 1 = 64-bit memory addressing
This bit is writable through the DBI. When the application
writes to this bit through the DBI, the same value is written
to bit 16 of this register. */
#else
uint32_t mem64a : 1;
uint32_t reserved_1_3 : 3;
uint32_t lmem_base : 12;
uint32_t mem64b : 1;
uint32_t reserved_17_19 : 3;
uint32_t lmem_limit : 12;
#endif
} s;
struct cvmx_pciercx_cfg009_s cn52xx;
struct cvmx_pciercx_cfg009_s cn52xxp1;
struct cvmx_pciercx_cfg009_s cn56xx;
struct cvmx_pciercx_cfg009_s cn56xxp1;
} cvmx_pciercx_cfg009_t;
/**
* cvmx_pcierc#_cfg010
*
* PCIE_CFG010 = Eleventh 32-bits of PCIE type 1 config space (Prefetchable Base Upper 32 Bits Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg010_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t umem_base : 32; /**< Upper 32 Bits of Base Address of Prefetchable Memory Space
Used only when 64-bit prefetchable memory addressing is
enabled. */
#else
uint32_t umem_base : 32;
#endif
} s;
struct cvmx_pciercx_cfg010_s cn52xx;
struct cvmx_pciercx_cfg010_s cn52xxp1;
struct cvmx_pciercx_cfg010_s cn56xx;
struct cvmx_pciercx_cfg010_s cn56xxp1;
} cvmx_pciercx_cfg010_t;
/**
* cvmx_pcierc#_cfg011
*
* PCIE_CFG011 = Twelfth 32-bits of PCIE type 1 config space (Prefetchable Limit Upper 32 Bits Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg011_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t umem_limit : 32; /**< Upper 32 Bits of Limit Address of Prefetchable Memory Space
Used only when 64-bit prefetchable memory addressing is
enabled. */
#else
uint32_t umem_limit : 32;
#endif
} s;
struct cvmx_pciercx_cfg011_s cn52xx;
struct cvmx_pciercx_cfg011_s cn52xxp1;
struct cvmx_pciercx_cfg011_s cn56xx;
struct cvmx_pciercx_cfg011_s cn56xxp1;
} cvmx_pciercx_cfg011_t;
/**
* cvmx_pcierc#_cfg012
*
* PCIE_CFG012 = Thirteenth 32-bits of PCIE type 1 config space (IO Base and Limit Upper 16 Bits Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg012_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t uio_limit : 16; /**< Upper 16 Bits of I/O Limit (if 32-bit I/O decoding is supported
for devices on the secondary side) */
uint32_t uio_base : 16; /**< Upper 16 Bits of I/O Base (if 32-bit I/O decoding is supported
for devices on the secondary side) */
#else
uint32_t uio_base : 16;
uint32_t uio_limit : 16;
#endif
} s;
struct cvmx_pciercx_cfg012_s cn52xx;
struct cvmx_pciercx_cfg012_s cn52xxp1;
struct cvmx_pciercx_cfg012_s cn56xx;
struct cvmx_pciercx_cfg012_s cn56xxp1;
} cvmx_pciercx_cfg012_t;
/**
* cvmx_pcierc#_cfg013
*
* PCIE_CFG013 = Fourteenth 32-bits of PCIE type 1 config space (Capability Pointer Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg013_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_8_31 : 24;
uint32_t cp : 8; /**< First Capability Pointer.
Points to Power Management Capability structure by
default, writable through the DBI
However, the application must not change this field. */
#else
uint32_t cp : 8;
uint32_t reserved_8_31 : 24;
#endif
} s;
struct cvmx_pciercx_cfg013_s cn52xx;
struct cvmx_pciercx_cfg013_s cn52xxp1;
struct cvmx_pciercx_cfg013_s cn56xx;
struct cvmx_pciercx_cfg013_s cn56xxp1;
} cvmx_pciercx_cfg013_t;
/**
* cvmx_pcierc#_cfg014
*
* PCIE_CFG014 = Fifteenth 32-bits of PCIE type 1 config space (Expansion ROM Base Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg014_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pciercx_cfg014_s cn52xx;
struct cvmx_pciercx_cfg014_s cn52xxp1;
struct cvmx_pciercx_cfg014_s cn56xx;
struct cvmx_pciercx_cfg014_s cn56xxp1;
} cvmx_pciercx_cfg014_t;
/**
* cvmx_pcierc#_cfg015
*
* PCIE_CFG015 = Sixteenth 32-bits of PCIE type 1 config space (Interrupt Line Register/Interrupt Pin/Bridge Control Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg015_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_28_31 : 4;
uint32_t dtsees : 1; /**< Discard Timer SERR Enable Status
Not applicable to PCI Express, hardwired to 0. */
uint32_t dts : 1; /**< Discard Timer Status
Not applicable to PCI Express, hardwired to 0. */
uint32_t sdt : 1; /**< Secondary Discard Timer
Not applicable to PCI Express, hardwired to 0. */
uint32_t pdt : 1; /**< Primary Discard Timer
Not applicable to PCI Express, hardwired to 0. */
uint32_t fbbe : 1; /**< Fast Back-to-Back Transactions Enable
Not applicable to PCI Express, hardwired to 0. */
uint32_t sbrst : 1; /**< Secondary Bus Reset
Hot reset. Causes TS1s with the hot reset bit to be sent to
the link partner. When set, SW should wait 2ms before
clearing. The link partner normally responds by sending TS1s
with the hot reset bit set, which will cause a link
down event - refer to "PCIe Link-Down Reset in RC Mode"
section. */
uint32_t mam : 1; /**< Master Abort Mode
Not applicable to PCI Express, hardwired to 0. */
uint32_t vga16d : 1; /**< VGA 16-Bit Decode */
uint32_t vgae : 1; /**< VGA Enable */
uint32_t isae : 1; /**< ISA Enable */
uint32_t see : 1; /**< SERR Enable */
uint32_t pere : 1; /**< Parity Error Response Enable */
uint32_t inta : 8; /**< Interrupt Pin
Identifies the legacy interrupt Message that the device
(or device function) uses.
The Interrupt Pin register is writable through the DBI.
In a single-function configuration, only INTA is used.
Therefore, the application must not change this field. */
uint32_t il : 8; /**< Interrupt Line */
#else
uint32_t il : 8;
uint32_t inta : 8;
uint32_t pere : 1;
uint32_t see : 1;
uint32_t isae : 1;
uint32_t vgae : 1;
uint32_t vga16d : 1;
uint32_t mam : 1;
uint32_t sbrst : 1;
uint32_t fbbe : 1;
uint32_t pdt : 1;
uint32_t sdt : 1;
uint32_t dts : 1;
uint32_t dtsees : 1;
uint32_t reserved_28_31 : 4;
#endif
} s;
struct cvmx_pciercx_cfg015_s cn52xx;
struct cvmx_pciercx_cfg015_s cn52xxp1;
struct cvmx_pciercx_cfg015_s cn56xx;
struct cvmx_pciercx_cfg015_s cn56xxp1;
} cvmx_pciercx_cfg015_t;
/**
* cvmx_pcierc#_cfg016
*
* PCIE_CFG016 = Seventeenth 32-bits of PCIE type 1 config space
* (Power Management Capability ID/
* Power Management Next Item Pointer/
* Power Management Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg016_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pmes : 5; /**< PME_Support
A value of 0 for any bit indicates that the
device (or function) is not capable of generating PME Messages
while in that power state:
o Bit 11: If set, PME Messages can be generated from D0
o Bit 12: If set, PME Messages can be generated from D1
o Bit 13: If set, PME Messages can be generated from D2
o Bit 14: If set, PME Messages can be generated from D3hot
o Bit 15: If set, PME Messages can be generated from D3cold
The PME_Support field is writable through the DBI.
However, the application must not change this field. */
uint32_t d2s : 1; /**< D2 Support, writable through the DBI
However, the application must not change this field. */
uint32_t d1s : 1; /**< D1 Support, writable through the DBI
However, the application must not change this field. */
uint32_t auxc : 3; /**< AUX Current, writable through the DBI
However, the application must not change this field. */
uint32_t dsi : 1; /**< Device Specific Initialization (DSI), writable through the DBI
However, the application must not change this field. */
uint32_t reserved_20_20 : 1;
uint32_t pme_clock : 1; /**< PME Clock, hardwired to 0 */
uint32_t pmsv : 3; /**< Power Management Specification Version, writable through the DBI
However, the application must not change this field. */
uint32_t ncp : 8; /**< Next Capability Pointer
Points to the MSI capabilities by default, writable
through the DBI. */
uint32_t pmcid : 8; /**< Power Management Capability ID */
#else
uint32_t pmcid : 8;
uint32_t ncp : 8;
uint32_t pmsv : 3;
uint32_t pme_clock : 1;
uint32_t reserved_20_20 : 1;
uint32_t dsi : 1;
uint32_t auxc : 3;
uint32_t d1s : 1;
uint32_t d2s : 1;
uint32_t pmes : 5;
#endif
} s;
struct cvmx_pciercx_cfg016_s cn52xx;
struct cvmx_pciercx_cfg016_s cn52xxp1;
struct cvmx_pciercx_cfg016_s cn56xx;
struct cvmx_pciercx_cfg016_s cn56xxp1;
} cvmx_pciercx_cfg016_t;
/**
* cvmx_pcierc#_cfg017
*
* PCIE_CFG017 = Eighteenth 32-bits of PCIE type 1 config space (Power Management Control and Status Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg017_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pmdia : 8; /**< Data register for additional information (not supported) */
uint32_t bpccee : 1; /**< Bus Power/Clock Control Enable, hardwired to 0 */
uint32_t bd3h : 1; /**< B2/B3 Support, hardwired to 0 */
uint32_t reserved_16_21 : 6;
uint32_t pmess : 1; /**< PME Status
Indicates if a previously enabled PME event occurred or not. */
uint32_t pmedsia : 2; /**< Data Scale (not supported) */
uint32_t pmds : 4; /**< Data Select (not supported) */
uint32_t pmeens : 1; /**< PME Enable
A value of 1 indicates that the device is enabled to
generate PME. */
uint32_t reserved_4_7 : 4;
uint32_t nsr : 1; /**< No Soft Reset, writable through the DBI
However, the application must not change this field. */
uint32_t reserved_2_2 : 1;
uint32_t ps : 2; /**< Power State
Controls the device power state:
o 00b: D0
o 01b: D1
o 10b: D2
o 11b: D3
The written value is ignored if the specific state is
not supported. */
#else
uint32_t ps : 2;
uint32_t reserved_2_2 : 1;
uint32_t nsr : 1;
uint32_t reserved_4_7 : 4;
uint32_t pmeens : 1;
uint32_t pmds : 4;
uint32_t pmedsia : 2;
uint32_t pmess : 1;
uint32_t reserved_16_21 : 6;
uint32_t bd3h : 1;
uint32_t bpccee : 1;
uint32_t pmdia : 8;
#endif
} s;
struct cvmx_pciercx_cfg017_s cn52xx;
struct cvmx_pciercx_cfg017_s cn52xxp1;
struct cvmx_pciercx_cfg017_s cn56xx;
struct cvmx_pciercx_cfg017_s cn56xxp1;
} cvmx_pciercx_cfg017_t;
/**
* cvmx_pcierc#_cfg020
*
* PCIE_CFG020 = Twenty-first 32-bits of PCIE type 1 config space
* (MSI Capability ID/
* MSI Next Item Pointer/
* MSI Control Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg020_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_24_31 : 8;
uint32_t m64 : 1; /**< 64-bit Address Capable, writable through the DBI
However, the application must not change this field. */
uint32_t mme : 3; /**< Multiple Message Enabled
Indicates that multiple Message mode is enabled by system
software. The number of Messages enabled must be less than
or equal to the Multiple Message Capable value. */
uint32_t mmc : 3; /**< Multiple Message Capable, writable through the DBI
However, the application must not change this field. */
uint32_t msien : 1; /**< MSI Enabled
When set, INTx must be disabled.
This bit must never be set, as internal-MSI is not supported in
RC mode. (Note that this has no effect on external MSI, which
will be commonly used in RC mode.) */
uint32_t ncp : 8; /**< Next Capability Pointer
Points to PCI Express Capabilities by default,
writable through the DBI.
However, the application must not change this field. */
uint32_t msicid : 8; /**< MSI Capability ID */
#else
uint32_t msicid : 8;
uint32_t ncp : 8;
uint32_t msien : 1;
uint32_t mmc : 3;
uint32_t mme : 3;
uint32_t m64 : 1;
uint32_t reserved_24_31 : 8;
#endif
} s;
struct cvmx_pciercx_cfg020_s cn52xx;
struct cvmx_pciercx_cfg020_s cn52xxp1;
struct cvmx_pciercx_cfg020_s cn56xx;
struct cvmx_pciercx_cfg020_s cn56xxp1;
} cvmx_pciercx_cfg020_t;
/**
* cvmx_pcierc#_cfg021
*
* PCIE_CFG021 = Twenty-second 32-bits of PCIE type 1 config space (MSI Lower 32 Bits Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg021_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lmsi : 30; /**< Lower 32-bit Address */
uint32_t reserved_0_1 : 2;
#else
uint32_t reserved_0_1 : 2;
uint32_t lmsi : 30;
#endif
} s;
struct cvmx_pciercx_cfg021_s cn52xx;
struct cvmx_pciercx_cfg021_s cn52xxp1;
struct cvmx_pciercx_cfg021_s cn56xx;
struct cvmx_pciercx_cfg021_s cn56xxp1;
} cvmx_pciercx_cfg021_t;
/**
* cvmx_pcierc#_cfg022
*
* PCIE_CFG022 = Twenty-third 32-bits of PCIE type 1 config space (MSI Upper 32 bits Address Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg022_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t umsi : 32; /**< Upper 32-bit Address */
#else
uint32_t umsi : 32;
#endif
} s;
struct cvmx_pciercx_cfg022_s cn52xx;
struct cvmx_pciercx_cfg022_s cn52xxp1;
struct cvmx_pciercx_cfg022_s cn56xx;
struct cvmx_pciercx_cfg022_s cn56xxp1;
} cvmx_pciercx_cfg022_t;
/**
* cvmx_pcierc#_cfg023
*
* PCIE_CFG023 = Twenty-fourth 32-bits of PCIE type 1 config space (MSI Data Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg023_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t msimd : 16; /**< MSI Data
Pattern assigned by system software, bits [4:0] are Or-ed with
MSI_VECTOR to generate 32 MSI Messages per function. */
#else
uint32_t msimd : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_pciercx_cfg023_s cn52xx;
struct cvmx_pciercx_cfg023_s cn52xxp1;
struct cvmx_pciercx_cfg023_s cn56xx;
struct cvmx_pciercx_cfg023_s cn56xxp1;
} cvmx_pciercx_cfg023_t;
/**
* cvmx_pcierc#_cfg028
*
* PCIE_CFG028 = Twenty-ninth 32-bits of PCIE type 1 config space
* (PCI Express Capabilities List Register/
* PCI Express Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg028_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_30_31 : 2;
uint32_t imn : 5; /**< Interrupt Message Number
Updated by hardware, writable through the DBI.
However, the application must not change this field. */
uint32_t si : 1; /**< Slot Implemented
This bit is writable through the DBI. However, it must 0 for an
Endpoint device. Therefore, the application must not write a
1 to this bit. */
uint32_t dpt : 4; /**< Device Port Type */
uint32_t pciecv : 4; /**< PCI Express Capability Version */
uint32_t ncp : 8; /**< Next Capability Pointer
writable through the DBI.
However, the application must not change this field. */
uint32_t pcieid : 8; /**< PCIE Capability ID */
#else
uint32_t pcieid : 8;
uint32_t ncp : 8;
uint32_t pciecv : 4;
uint32_t dpt : 4;
uint32_t si : 1;
uint32_t imn : 5;
uint32_t reserved_30_31 : 2;
#endif
} s;
struct cvmx_pciercx_cfg028_s cn52xx;
struct cvmx_pciercx_cfg028_s cn52xxp1;
struct cvmx_pciercx_cfg028_s cn56xx;
struct cvmx_pciercx_cfg028_s cn56xxp1;
} cvmx_pciercx_cfg028_t;
/**
* cvmx_pcierc#_cfg029
*
* PCIE_CFG029 = Thirtieth 32-bits of PCIE type 1 config space (Device Capabilities Register)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg029_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_28_31 : 4;
uint32_t cspls : 2; /**< Captured Slot Power Limit Scale
Not applicable for RC port, upstream port only. */
uint32_t csplv : 8; /**< Captured Slot Power Limit Value
Not applicable for RC port, upstream port only. */
uint32_t reserved_16_17 : 2;
uint32_t rber : 1; /**< Role-Based Error Reporting, writable through the DBI
However, the application must not change this field. */
uint32_t reserved_12_14 : 3;
uint32_t el1al : 3; /**< Endpoint L1 Acceptable Latency, writable through the DBI
Must be 0x0 for non-endpoint devices. */
uint32_t el0al : 3; /**< Endpoint L0s Acceptable Latency, writable through the DBI
Must be 0x0 for non-endpoint devices. */
uint32_t etfs : 1; /**< Extended Tag Field Supported
This bit is writable through the DBI. However, the application
must not write a 1 to this bit. */
uint32_t pfs : 2; /**< Phantom Function Supported
This field is writable through the DBI. However, Phantom
Function is not supported. Therefore, the application must not
write any value other than 0x0 to this field. */
uint32_t mpss : 3; /**< Max_Payload_Size Supported, writable through the DBI
However, the application must not change this field. */
#else
uint32_t mpss : 3;
uint32_t pfs : 2;
uint32_t etfs : 1;
uint32_t el0al : 3;
uint32_t el1al : 3;
uint32_t reserved_12_14 : 3;
uint32_t rber : 1;
uint32_t reserved_16_17 : 2;
uint32_t csplv : 8;
uint32_t cspls : 2;
uint32_t reserved_28_31 : 4;
#endif
} s;
struct cvmx_pciercx_cfg029_s cn52xx;
struct cvmx_pciercx_cfg029_s cn52xxp1;
struct cvmx_pciercx_cfg029_s cn56xx;
struct cvmx_pciercx_cfg029_s cn56xxp1;
} cvmx_pciercx_cfg029_t;
/**
* cvmx_pcierc#_cfg030
*
* PCIE_CFG030 = Thirty-first 32-bits of PCIE type 1 config space
* (Device Control Register/Device Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg030_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_22_31 : 10;
uint32_t tp : 1; /**< Transaction Pending
Set to 1 when Non-Posted Requests are not yet completed
and clear when they are completed. */
uint32_t ap_d : 1; /**< Aux Power Detected
Set to 1 if Aux power detected. */
uint32_t ur_d : 1; /**< Unsupported Request Detected
Errors are logged in this register regardless of whether
error reporting is enabled in the Device Control register.
UR_D occurs when we receive something we don't support.
Unsupported requests are Nonfatal errors, so UR_D should
cause NFE_D. Receiving a vendor defined message should
cause an unsupported request. */
uint32_t fe_d : 1; /**< Fatal Error Detected
Errors are logged in this register regardless of whether
error reporting is enabled in the Device Control register.
FE_D is set if receive any of the errors in PCIE_CFG066 that
has a severity set to Fatal. Malformed TLP's generally fit
into this category. */
uint32_t nfe_d : 1; /**< Non-Fatal Error detected
Errors are logged in this register regardless of whether
error reporting is enabled in the Device Control register.
NFE_D is set if we receive any of the errors in PCIE_CFG066
that has a severity set to Nonfatal and does NOT meet Advisory
Nonfatal criteria (PCIe 1.1 spec, Section 6.2.3.2.4), which
most poisoned TLP's should be. */
uint32_t ce_d : 1; /**< Correctable Error Detected
Errors are logged in this register regardless of whether
error reporting is enabled in the Device Control register.
CE_D is set if we receive any of the errors in PCIE_CFG068
for example a Replay Timer Timeout. Also, it can be set if
we get any of the errors in PCIE_CFG066 that has a severity
set to Nonfatal and meets the Advisory Nonfatal criteria
(PCIe 1.1 spec, Section 6.2.3.2.4), which most ECRC errors
should be. */
uint32_t reserved_15_15 : 1;
uint32_t mrrs : 3; /**< Max Read Request Size
0 = 128B
1 = 256B
2 = 512B
3 = 1024B
4 = 2048B
5 = 4096B
Note: NPEI_CTL_STATUS2[MRRS] also must be set properly.
NPEI_CTL_STATUS2[MRRS] must not exceed the
desired max read request size. */
uint32_t ns_en : 1; /**< Enable No Snoop */
uint32_t ap_en : 1; /**< AUX Power PM Enable */
uint32_t pf_en : 1; /**< Phantom Function Enable
This bit should never be set - OCTEON requests never use
phantom functions. */
uint32_t etf_en : 1; /**< Extended Tag Field Enable
This bit should never be set - OCTEON requests never use
extended tags. */
uint32_t mps : 3; /**< Max Payload Size
Legal values:
0 = 128B
1 = 256B
Larger sizes not supported.
Note: Both PCI Express Ports must be set to the same value
for Peer-to-Peer to function properly.
Note: NPEI_CTL_STATUS2[MPS] must also be set to the same
value for proper functionality. */
uint32_t ro_en : 1; /**< Enable Relaxed Ordering */
uint32_t ur_en : 1; /**< Unsupported Request Reporting Enable */
uint32_t fe_en : 1; /**< Fatal Error Reporting Enable */
uint32_t nfe_en : 1; /**< Non-Fatal Error Reporting Enable */
uint32_t ce_en : 1; /**< Correctable Error Reporting Enable */
#else
uint32_t ce_en : 1;
uint32_t nfe_en : 1;
uint32_t fe_en : 1;
uint32_t ur_en : 1;
uint32_t ro_en : 1;
uint32_t mps : 3;
uint32_t etf_en : 1;
uint32_t pf_en : 1;
uint32_t ap_en : 1;
uint32_t ns_en : 1;
uint32_t mrrs : 3;
uint32_t reserved_15_15 : 1;
uint32_t ce_d : 1;
uint32_t nfe_d : 1;
uint32_t fe_d : 1;
uint32_t ur_d : 1;
uint32_t ap_d : 1;
uint32_t tp : 1;
uint32_t reserved_22_31 : 10;
#endif
} s;
struct cvmx_pciercx_cfg030_s cn52xx;
struct cvmx_pciercx_cfg030_s cn52xxp1;
struct cvmx_pciercx_cfg030_s cn56xx;
struct cvmx_pciercx_cfg030_s cn56xxp1;
} cvmx_pciercx_cfg030_t;
/**
* cvmx_pcierc#_cfg031
*
* PCIE_CFG031 = Thirty-second 32-bits of PCIE type 1 config space
* (Link Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg031_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t pnum : 8; /**< Port Number, writable through the DBI
However, the application must not change this field. */
uint32_t reserved_22_23 : 2;
uint32_t lbnc : 1; /**< Link Bandwith Notification Capability */
uint32_t dllarc : 1; /**< Data Link Layer Active Reporting Capable
Set to 1 for Root Complex devices and 0 for Endpoint devices. */
uint32_t sderc : 1; /**< Surprise Down Error Reporting Capable
Not supported, hardwired to 0x0. */
uint32_t cpm : 1; /**< Clock Power Management
The default value is the value you specify during hardware
configuration, writable through the DBI.
However, the application must not change this field. */
uint32_t l1el : 3; /**< L1 Exit Latency
The default value is the value you specify during hardware
configuration, writable through the DBI.
However, the application must not change this field. */
uint32_t l0el : 3; /**< L0s Exit Latency
The default value is the value you specify during hardware
configuration, writable through the DBI.
However, the application must not change this field. */
uint32_t aslpms : 2; /**< Active State Link PM Support
The default value is the value you specify during hardware
configuration, writable through the DBI.
However, the application must not change this field. */
uint32_t mlw : 6; /**< Maximum Link Width
The default value is the value you specify during hardware
configuration (x1, x4, x8, or x16), writable through the DBI.
The SW needs to set this to 0x8 or 0x4 depending on the max
number of lanes (QLM_CFG == 0 set to 0x8 else 0x4). */
uint32_t mls : 4; /**< Maximum Link Speed
Default value is 0x1 for 2.5 Gbps Link.
This field is writable through the DBI. However, 0x1 is the
only supported value. Therefore, the application must not write
any value other than 0x1 to this field. */
#else
uint32_t mls : 4;
uint32_t mlw : 6;
uint32_t aslpms : 2;
uint32_t l0el : 3;
uint32_t l1el : 3;
uint32_t cpm : 1;
uint32_t sderc : 1;
uint32_t dllarc : 1;
uint32_t lbnc : 1;
uint32_t reserved_22_23 : 2;
uint32_t pnum : 8;
#endif
} s;
struct cvmx_pciercx_cfg031_s cn52xx;
struct cvmx_pciercx_cfg031_s cn52xxp1;
struct cvmx_pciercx_cfg031_s cn56xx;
struct cvmx_pciercx_cfg031_s cn56xxp1;
} cvmx_pciercx_cfg031_t;
/**
* cvmx_pcierc#_cfg032
*
* PCIE_CFG032 = Thirty-third 32-bits of PCIE type 1 config space
* (Link Control Register/Link Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg032_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lab : 1; /**< Link Autonomous Bandwidth Status */
uint32_t lbm : 1; /**< Link Bandwidth Management Status */
uint32_t dlla : 1; /**< Data Link Layer Active */
uint32_t scc : 1; /**< Slot Clock Configuration
Indicates that the component uses the same physical reference
clock that the platform provides on the connector. The default
value is the value you select during hardware configuration,
writable through the DBI.
However, the application must not change this field. */
uint32_t lt : 1; /**< Link Training */
uint32_t reserved_26_26 : 1;
uint32_t nlw : 6; /**< Negotiated Link Width
Set automatically by hardware after Link initialization. */
uint32_t ls : 4; /**< Link Speed
The negotiated Link speed: 2.5 Gbps */
uint32_t reserved_12_15 : 4;
uint32_t lab_int_enb : 1; /**< Link Autonomous Bandwidth Interrupt Enable
This interrupt is for Gen2 and is not supported. This bit should
always be written to zero. */
uint32_t lbm_int_enb : 1; /**< Link Bandwidth Management Interrupt Enable
This interrupt is for Gen2 and is not supported. This bit should
always be written to zero. */
uint32_t hawd : 1; /**< Hardware Autonomous Width Disable
(Not Supported) */
uint32_t ecpm : 1; /**< Enable Clock Power Management
Hardwired to 0 if Clock Power Management is disabled in
the Link Capabilities register. */
uint32_t es : 1; /**< Extended Synch */
uint32_t ccc : 1; /**< Common Clock Configuration */
uint32_t rl : 1; /**< Retrain Link */
uint32_t ld : 1; /**< Link Disable */
uint32_t rcb : 1; /**< Read Completion Boundary (RCB), writable through the DBI
However, the application must not change this field
because an RCB of 64 bytes is not supported. */
uint32_t reserved_2_2 : 1;
uint32_t aslpc : 2; /**< Active State Link PM Control */
#else
uint32_t aslpc : 2;
uint32_t reserved_2_2 : 1;
uint32_t rcb : 1;
uint32_t ld : 1;
uint32_t rl : 1;
uint32_t ccc : 1;
uint32_t es : 1;
uint32_t ecpm : 1;
uint32_t hawd : 1;
uint32_t lbm_int_enb : 1;
uint32_t lab_int_enb : 1;
uint32_t reserved_12_15 : 4;
uint32_t ls : 4;
uint32_t nlw : 6;
uint32_t reserved_26_26 : 1;
uint32_t lt : 1;
uint32_t scc : 1;
uint32_t dlla : 1;
uint32_t lbm : 1;
uint32_t lab : 1;
#endif
} s;
struct cvmx_pciercx_cfg032_s cn52xx;
struct cvmx_pciercx_cfg032_s cn52xxp1;
struct cvmx_pciercx_cfg032_s cn56xx;
struct cvmx_pciercx_cfg032_s cn56xxp1;
} cvmx_pciercx_cfg032_t;
/**
* cvmx_pcierc#_cfg033
*
* PCIE_CFG033 = Thirty-fourth 32-bits of PCIE type 1 config space
* (Slot Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg033_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ps_num : 13; /**< Physical Slot Number, writable through the DBI
However, the application must not change this field. */
uint32_t nccs : 1; /**< No Command Complete Support, writable through the DBI
However, the application must not change this field. */
uint32_t emip : 1; /**< Electromechanical Interlock Present, writable through the DBI
However, the application must not change this field. */
uint32_t sp_ls : 2; /**< Slot Power Limit Scale, writable through the DBI. */
uint32_t sp_lv : 8; /**< Slot Power Limit Value, writable through the DBI. */
uint32_t hp_c : 1; /**< Hot-Plug Capable, writable through the DBI
However, the application must not change this field. */
uint32_t hp_s : 1; /**< Hot-Plug Surprise, writable through the DBI
However, the application must not change this field. */
uint32_t pip : 1; /**< Power Indicator Present, writable through the DBI
However, the application must not change this field. */
uint32_t aip : 1; /**< Attention Indicator Present, writable through the DBI
However, the application must not change this field. */
uint32_t mrlsp : 1; /**< MRL Sensor Present, writable through the DBI
However, the application must not change this field. */
uint32_t pcp : 1; /**< Power Controller Present, writable through the DBI
However, the application must not change this field. */
uint32_t abp : 1; /**< Attention Button Present, writable through the DBI
However, the application must not change this field. */
#else
uint32_t abp : 1;
uint32_t pcp : 1;
uint32_t mrlsp : 1;
uint32_t aip : 1;
uint32_t pip : 1;
uint32_t hp_s : 1;
uint32_t hp_c : 1;
uint32_t sp_lv : 8;
uint32_t sp_ls : 2;
uint32_t emip : 1;
uint32_t nccs : 1;
uint32_t ps_num : 13;
#endif
} s;
struct cvmx_pciercx_cfg033_s cn52xx;
struct cvmx_pciercx_cfg033_s cn52xxp1;
struct cvmx_pciercx_cfg033_s cn56xx;
struct cvmx_pciercx_cfg033_s cn56xxp1;
} cvmx_pciercx_cfg033_t;
/**
* cvmx_pcierc#_cfg034
*
* PCIE_CFG034 = Thirty-fifth 32-bits of PCIE type 1 config space
* (Slot Control Register/Slot Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg034_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_25_31 : 7;
uint32_t dlls_c : 1; /**< Data Link Layer State Changed */
uint32_t emis : 1; /**< Electromechanical Interlock Status */
uint32_t pds : 1; /**< Presence Detect State */
uint32_t mrlss : 1; /**< MRL Sensor State */
uint32_t ccint_d : 1; /**< Command Completed */
uint32_t pd_c : 1; /**< Presence Detect Changed */
uint32_t mrls_c : 1; /**< MRL Sensor Changed */
uint32_t pf_d : 1; /**< Power Fault Detected */
uint32_t abp_d : 1; /**< Attention Button Pressed */
uint32_t reserved_13_15 : 3;
uint32_t dlls_en : 1; /**< Data Link Layer State Changed Enable */
uint32_t emic : 1; /**< Electromechanical Interlock Control */
uint32_t pcc : 1; /**< Power Controller Control */
uint32_t pic : 2; /**< Power Indicator Control */
uint32_t aic : 2; /**< Attention Indicator Control */
uint32_t hpint_en : 1; /**< Hot-Plug Interrupt Enable */
uint32_t ccint_en : 1; /**< Command Completed Interrupt Enable */
uint32_t pd_en : 1; /**< Presence Detect Changed Enable */
uint32_t mrls_en : 1; /**< MRL Sensor Changed Enable */
uint32_t pf_en : 1; /**< Power Fault Detected Enable */
uint32_t abp_en : 1; /**< Attention Button Pressed Enable */
#else
uint32_t abp_en : 1;
uint32_t pf_en : 1;
uint32_t mrls_en : 1;
uint32_t pd_en : 1;
uint32_t ccint_en : 1;
uint32_t hpint_en : 1;
uint32_t aic : 2;
uint32_t pic : 2;
uint32_t pcc : 1;
uint32_t emic : 1;
uint32_t dlls_en : 1;
uint32_t reserved_13_15 : 3;
uint32_t abp_d : 1;
uint32_t pf_d : 1;
uint32_t mrls_c : 1;
uint32_t pd_c : 1;
uint32_t ccint_d : 1;
uint32_t mrlss : 1;
uint32_t pds : 1;
uint32_t emis : 1;
uint32_t dlls_c : 1;
uint32_t reserved_25_31 : 7;
#endif
} s;
struct cvmx_pciercx_cfg034_s cn52xx;
struct cvmx_pciercx_cfg034_s cn52xxp1;
struct cvmx_pciercx_cfg034_s cn56xx;
struct cvmx_pciercx_cfg034_s cn56xxp1;
} cvmx_pciercx_cfg034_t;
/**
* cvmx_pcierc#_cfg035
*
* PCIE_CFG035 = Thirty-sixth 32-bits of PCIE type 1 config space
* (Root Control Register/Root Capabilities Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg035_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_17_31 : 15;
uint32_t crssv : 1; /**< CRS Software Visibility
Not supported, hardwired to 0x0. */
uint32_t reserved_5_15 : 11;
uint32_t crssve : 1; /**< CRS Software Visibility Enable
Not supported, hardwired to 0x0. */
uint32_t pmeie : 1; /**< PME Interrupt Enable */
uint32_t sefee : 1; /**< System Error on Fatal Error Enable */
uint32_t senfee : 1; /**< System Error on Non-fatal Error Enable */
uint32_t secee : 1; /**< System Error on Correctable Error Enable */
#else
uint32_t secee : 1;
uint32_t senfee : 1;
uint32_t sefee : 1;
uint32_t pmeie : 1;
uint32_t crssve : 1;
uint32_t reserved_5_15 : 11;
uint32_t crssv : 1;
uint32_t reserved_17_31 : 15;
#endif
} s;
struct cvmx_pciercx_cfg035_s cn52xx;
struct cvmx_pciercx_cfg035_s cn52xxp1;
struct cvmx_pciercx_cfg035_s cn56xx;
struct cvmx_pciercx_cfg035_s cn56xxp1;
} cvmx_pciercx_cfg035_t;
/**
* cvmx_pcierc#_cfg036
*
* PCIE_CFG036 = Thirty-seventh 32-bits of PCIE type 1 config space
* (Root Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg036_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_18_31 : 14;
uint32_t pme_pend : 1; /**< PME Pending */
uint32_t pme_stat : 1; /**< PME Status */
uint32_t pme_rid : 16; /**< PME Requester ID */
#else
uint32_t pme_rid : 16;
uint32_t pme_stat : 1;
uint32_t pme_pend : 1;
uint32_t reserved_18_31 : 14;
#endif
} s;
struct cvmx_pciercx_cfg036_s cn52xx;
struct cvmx_pciercx_cfg036_s cn52xxp1;
struct cvmx_pciercx_cfg036_s cn56xx;
struct cvmx_pciercx_cfg036_s cn56xxp1;
} cvmx_pciercx_cfg036_t;
/**
* cvmx_pcierc#_cfg037
*
* PCIE_CFG037 = Thirty-eighth 32-bits of PCIE type 1 config space
* (Device Capabilities 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg037_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_5_31 : 27;
uint32_t ctds : 1; /**< Completion Timeout Disable Supported */
uint32_t ctrs : 4; /**< Completion Timeout Ranges Supported
Value of 0 indicates that Completion Timeout Programming
is not supported.
Completion timeout is 16.7ms. */
#else
uint32_t ctrs : 4;
uint32_t ctds : 1;
uint32_t reserved_5_31 : 27;
#endif
} s;
struct cvmx_pciercx_cfg037_s cn52xx;
struct cvmx_pciercx_cfg037_s cn52xxp1;
struct cvmx_pciercx_cfg037_s cn56xx;
struct cvmx_pciercx_cfg037_s cn56xxp1;
} cvmx_pciercx_cfg037_t;
/**
* cvmx_pcierc#_cfg038
*
* PCIE_CFG038 = Thirty-ninth 32-bits of PCIE type 1 config space
* (Device Control 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg038_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_5_31 : 27;
uint32_t ctd : 1; /**< Completion Timeout Disable */
uint32_t ctv : 4; /**< Completion Timeout Value
Completion Timeout Programming is not supported
Completion timeout is 16.7ms. */
#else
uint32_t ctv : 4;
uint32_t ctd : 1;
uint32_t reserved_5_31 : 27;
#endif
} s;
struct cvmx_pciercx_cfg038_s cn52xx;
struct cvmx_pciercx_cfg038_s cn52xxp1;
struct cvmx_pciercx_cfg038_s cn56xx;
struct cvmx_pciercx_cfg038_s cn56xxp1;
} cvmx_pciercx_cfg038_t;
/**
* cvmx_pcierc#_cfg039
*
* PCIE_CFG039 = Fourtieth 32-bits of PCIE type 1 config space
* (Link Capabilities 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg039_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pciercx_cfg039_s cn52xx;
struct cvmx_pciercx_cfg039_s cn52xxp1;
struct cvmx_pciercx_cfg039_s cn56xx;
struct cvmx_pciercx_cfg039_s cn56xxp1;
} cvmx_pciercx_cfg039_t;
/**
* cvmx_pcierc#_cfg040
*
* PCIE_CFG040 = Fourty-first 32-bits of PCIE type 1 config space
* (Link Control 2 Register/Link Status 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg040_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pciercx_cfg040_s cn52xx;
struct cvmx_pciercx_cfg040_s cn52xxp1;
struct cvmx_pciercx_cfg040_s cn56xx;
struct cvmx_pciercx_cfg040_s cn56xxp1;
} cvmx_pciercx_cfg040_t;
/**
* cvmx_pcierc#_cfg041
*
* PCIE_CFG041 = Fourty-second 32-bits of PCIE type 1 config space
* (Slot Capabilities 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg041_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pciercx_cfg041_s cn52xx;
struct cvmx_pciercx_cfg041_s cn52xxp1;
struct cvmx_pciercx_cfg041_s cn56xx;
struct cvmx_pciercx_cfg041_s cn56xxp1;
} cvmx_pciercx_cfg041_t;
/**
* cvmx_pcierc#_cfg042
*
* PCIE_CFG042 = Fourty-third 32-bits of PCIE type 1 config space
* (Slot Control 2 Register/Slot Status 2 Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg042_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_0_31 : 32;
#else
uint32_t reserved_0_31 : 32;
#endif
} s;
struct cvmx_pciercx_cfg042_s cn52xx;
struct cvmx_pciercx_cfg042_s cn52xxp1;
struct cvmx_pciercx_cfg042_s cn56xx;
struct cvmx_pciercx_cfg042_s cn56xxp1;
} cvmx_pciercx_cfg042_t;
/**
* cvmx_pcierc#_cfg064
*
* PCIE_CFG064 = Sixty-fifth 32-bits of PCIE type 1 config space
* (PCI Express Enhanced Capability Header)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg064_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t nco : 12; /**< Next Capability Offset */
uint32_t cv : 4; /**< Capability Version */
uint32_t pcieec : 16; /**< PCIE Express Extended Capability */
#else
uint32_t pcieec : 16;
uint32_t cv : 4;
uint32_t nco : 12;
#endif
} s;
struct cvmx_pciercx_cfg064_s cn52xx;
struct cvmx_pciercx_cfg064_s cn52xxp1;
struct cvmx_pciercx_cfg064_s cn56xx;
struct cvmx_pciercx_cfg064_s cn56xxp1;
} cvmx_pciercx_cfg064_t;
/**
* cvmx_pcierc#_cfg065
*
* PCIE_CFG065 = Sixty-sixth 32-bits of PCIE type 1 config space
* (Uncorrectable Error Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg065_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_21_31 : 11;
uint32_t ures : 1; /**< Unsupported Request Error Status */
uint32_t ecrces : 1; /**< ECRC Error Status */
uint32_t mtlps : 1; /**< Malformed TLP Status */
uint32_t ros : 1; /**< Receiver Overflow Status */
uint32_t ucs : 1; /**< Unexpected Completion Status */
uint32_t cas : 1; /**< Completer Abort Status */
uint32_t cts : 1; /**< Completion Timeout Status */
uint32_t fcpes : 1; /**< Flow Control Protocol Error Status */
uint32_t ptlps : 1; /**< Poisoned TLP Status */
uint32_t reserved_6_11 : 6;
uint32_t sdes : 1; /**< Surprise Down Error Status (not supported) */
uint32_t dlpes : 1; /**< Data Link Protocol Error Status */
uint32_t reserved_0_3 : 4;
#else
uint32_t reserved_0_3 : 4;
uint32_t dlpes : 1;
uint32_t sdes : 1;
uint32_t reserved_6_11 : 6;
uint32_t ptlps : 1;
uint32_t fcpes : 1;
uint32_t cts : 1;
uint32_t cas : 1;
uint32_t ucs : 1;
uint32_t ros : 1;
uint32_t mtlps : 1;
uint32_t ecrces : 1;
uint32_t ures : 1;
uint32_t reserved_21_31 : 11;
#endif
} s;
struct cvmx_pciercx_cfg065_s cn52xx;
struct cvmx_pciercx_cfg065_s cn52xxp1;
struct cvmx_pciercx_cfg065_s cn56xx;
struct cvmx_pciercx_cfg065_s cn56xxp1;
} cvmx_pciercx_cfg065_t;
/**
* cvmx_pcierc#_cfg066
*
* PCIE_CFG066 = Sixty-seventh 32-bits of PCIE type 1 config space
* (Uncorrectable Error Mask Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg066_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_21_31 : 11;
uint32_t urem : 1; /**< Unsupported Request Error Mask */
uint32_t ecrcem : 1; /**< ECRC Error Mask */
uint32_t mtlpm : 1; /**< Malformed TLP Mask */
uint32_t rom : 1; /**< Receiver Overflow Mask */
uint32_t ucm : 1; /**< Unexpected Completion Mask */
uint32_t cam : 1; /**< Completer Abort Mask */
uint32_t ctm : 1; /**< Completion Timeout Mask */
uint32_t fcpem : 1; /**< Flow Control Protocol Error Mask */
uint32_t ptlpm : 1; /**< Poisoned TLP Mask */
uint32_t reserved_6_11 : 6;
uint32_t sdem : 1; /**< Surprise Down Error Mask (not supported) */
uint32_t dlpem : 1; /**< Data Link Protocol Error Mask */
uint32_t reserved_0_3 : 4;
#else
uint32_t reserved_0_3 : 4;
uint32_t dlpem : 1;
uint32_t sdem : 1;
uint32_t reserved_6_11 : 6;
uint32_t ptlpm : 1;
uint32_t fcpem : 1;
uint32_t ctm : 1;
uint32_t cam : 1;
uint32_t ucm : 1;
uint32_t rom : 1;
uint32_t mtlpm : 1;
uint32_t ecrcem : 1;
uint32_t urem : 1;
uint32_t reserved_21_31 : 11;
#endif
} s;
struct cvmx_pciercx_cfg066_s cn52xx;
struct cvmx_pciercx_cfg066_s cn52xxp1;
struct cvmx_pciercx_cfg066_s cn56xx;
struct cvmx_pciercx_cfg066_s cn56xxp1;
} cvmx_pciercx_cfg066_t;
/**
* cvmx_pcierc#_cfg067
*
* PCIE_CFG067 = Sixty-eighth 32-bits of PCIE type 1 config space
* (Uncorrectable Error Severity Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg067_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_21_31 : 11;
uint32_t ures : 1; /**< Unsupported Request Error Severity */
uint32_t ecrces : 1; /**< ECRC Error Severity */
uint32_t mtlps : 1; /**< Malformed TLP Severity */
uint32_t ros : 1; /**< Receiver Overflow Severity */
uint32_t ucs : 1; /**< Unexpected Completion Severity */
uint32_t cas : 1; /**< Completer Abort Severity */
uint32_t cts : 1; /**< Completion Timeout Severity */
uint32_t fcpes : 1; /**< Flow Control Protocol Error Severity */
uint32_t ptlps : 1; /**< Poisoned TLP Severity */
uint32_t reserved_6_11 : 6;
uint32_t sdes : 1; /**< Surprise Down Error Severity (not supported) */
uint32_t dlpes : 1; /**< Data Link Protocol Error Severity */
uint32_t reserved_0_3 : 4;
#else
uint32_t reserved_0_3 : 4;
uint32_t dlpes : 1;
uint32_t sdes : 1;
uint32_t reserved_6_11 : 6;
uint32_t ptlps : 1;
uint32_t fcpes : 1;
uint32_t cts : 1;
uint32_t cas : 1;
uint32_t ucs : 1;
uint32_t ros : 1;
uint32_t mtlps : 1;
uint32_t ecrces : 1;
uint32_t ures : 1;
uint32_t reserved_21_31 : 11;
#endif
} s;
struct cvmx_pciercx_cfg067_s cn52xx;
struct cvmx_pciercx_cfg067_s cn52xxp1;
struct cvmx_pciercx_cfg067_s cn56xx;
struct cvmx_pciercx_cfg067_s cn56xxp1;
} cvmx_pciercx_cfg067_t;
/**
* cvmx_pcierc#_cfg068
*
* PCIE_CFG068 = Sixty-ninth 32-bits of PCIE type 1 config space
* (Correctable Error Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg068_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_14_31 : 18;
uint32_t anfes : 1; /**< Advisory Non-Fatal Error Status */
uint32_t rtts : 1; /**< Replay Timer Timeout Status */
uint32_t reserved_9_11 : 3;
uint32_t rnrs : 1; /**< REPLAY_NUM Rollover Status */
uint32_t bdllps : 1; /**< Bad DLLP Status */
uint32_t btlps : 1; /**< Bad TLP Status */
uint32_t reserved_1_5 : 5;
uint32_t res : 1; /**< Receiver Error Status */
#else
uint32_t res : 1;
uint32_t reserved_1_5 : 5;
uint32_t btlps : 1;
uint32_t bdllps : 1;
uint32_t rnrs : 1;
uint32_t reserved_9_11 : 3;
uint32_t rtts : 1;
uint32_t anfes : 1;
uint32_t reserved_14_31 : 18;
#endif
} s;
struct cvmx_pciercx_cfg068_s cn52xx;
struct cvmx_pciercx_cfg068_s cn52xxp1;
struct cvmx_pciercx_cfg068_s cn56xx;
struct cvmx_pciercx_cfg068_s cn56xxp1;
} cvmx_pciercx_cfg068_t;
/**
* cvmx_pcierc#_cfg069
*
* PCIE_CFG069 = Seventieth 32-bits of PCIE type 1 config space
* (Correctable Error Mask Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg069_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_14_31 : 18;
uint32_t anfem : 1; /**< Advisory Non-Fatal Error Mask */
uint32_t rttm : 1; /**< Replay Timer Timeout Mask */
uint32_t reserved_9_11 : 3;
uint32_t rnrm : 1; /**< REPLAY_NUM Rollover Mask */
uint32_t bdllpm : 1; /**< Bad DLLP Mask */
uint32_t btlpm : 1; /**< Bad TLP Mask */
uint32_t reserved_1_5 : 5;
uint32_t rem : 1; /**< Receiver Error Mask */
#else
uint32_t rem : 1;
uint32_t reserved_1_5 : 5;
uint32_t btlpm : 1;
uint32_t bdllpm : 1;
uint32_t rnrm : 1;
uint32_t reserved_9_11 : 3;
uint32_t rttm : 1;
uint32_t anfem : 1;
uint32_t reserved_14_31 : 18;
#endif
} s;
struct cvmx_pciercx_cfg069_s cn52xx;
struct cvmx_pciercx_cfg069_s cn52xxp1;
struct cvmx_pciercx_cfg069_s cn56xx;
struct cvmx_pciercx_cfg069_s cn56xxp1;
} cvmx_pciercx_cfg069_t;
/**
* cvmx_pcierc#_cfg070
*
* PCIE_CFG070 = Seventy-first 32-bits of PCIE type 1 config space
* (Advanced Capabilities and Control Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg070_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_9_31 : 23;
uint32_t ce : 1; /**< ECRC Check Enable */
uint32_t cc : 1; /**< ECRC Check Capable */
uint32_t ge : 1; /**< ECRC Generation Enable */
uint32_t gc : 1; /**< ECRC Generation Capability */
uint32_t fep : 5; /**< First Error Pointer */
#else
uint32_t fep : 5;
uint32_t gc : 1;
uint32_t ge : 1;
uint32_t cc : 1;
uint32_t ce : 1;
uint32_t reserved_9_31 : 23;
#endif
} s;
struct cvmx_pciercx_cfg070_s cn52xx;
struct cvmx_pciercx_cfg070_s cn52xxp1;
struct cvmx_pciercx_cfg070_s cn56xx;
struct cvmx_pciercx_cfg070_s cn56xxp1;
} cvmx_pciercx_cfg070_t;
/**
* cvmx_pcierc#_cfg071
*
* PCIE_CFG071 = Seventy-second 32-bits of PCIE type 1 config space
* (Header Log Register 1)
*
* The Header Log registers collect the header for the TLP corresponding to a detected error.
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg071_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dword1 : 32; /**< Header Log Register (first DWORD) */
#else
uint32_t dword1 : 32;
#endif
} s;
struct cvmx_pciercx_cfg071_s cn52xx;
struct cvmx_pciercx_cfg071_s cn52xxp1;
struct cvmx_pciercx_cfg071_s cn56xx;
struct cvmx_pciercx_cfg071_s cn56xxp1;
} cvmx_pciercx_cfg071_t;
/**
* cvmx_pcierc#_cfg072
*
* PCIE_CFG072 = Seventy-third 32-bits of PCIE type 1 config space
* (Header Log Register 2)
*
* The Header Log registers collect the header for the TLP corresponding to a detected error.
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg072_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dword2 : 32; /**< Header Log Register (second DWORD) */
#else
uint32_t dword2 : 32;
#endif
} s;
struct cvmx_pciercx_cfg072_s cn52xx;
struct cvmx_pciercx_cfg072_s cn52xxp1;
struct cvmx_pciercx_cfg072_s cn56xx;
struct cvmx_pciercx_cfg072_s cn56xxp1;
} cvmx_pciercx_cfg072_t;
/**
* cvmx_pcierc#_cfg073
*
* PCIE_CFG073 = Seventy-fourth 32-bits of PCIE type 1 config space
* (Header Log Register 3)
*
* The Header Log registers collect the header for the TLP corresponding to a detected error.
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg073_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dword3 : 32; /**< Header Log Register (third DWORD) */
#else
uint32_t dword3 : 32;
#endif
} s;
struct cvmx_pciercx_cfg073_s cn52xx;
struct cvmx_pciercx_cfg073_s cn52xxp1;
struct cvmx_pciercx_cfg073_s cn56xx;
struct cvmx_pciercx_cfg073_s cn56xxp1;
} cvmx_pciercx_cfg073_t;
/**
* cvmx_pcierc#_cfg074
*
* PCIE_CFG074 = Seventy-fifth 32-bits of PCIE type 1 config space
* (Header Log Register 4)
*
* The Header Log registers collect the header for the TLP corresponding to a detected error.
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg074_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dword4 : 32; /**< Header Log Register (fourth DWORD) */
#else
uint32_t dword4 : 32;
#endif
} s;
struct cvmx_pciercx_cfg074_s cn52xx;
struct cvmx_pciercx_cfg074_s cn52xxp1;
struct cvmx_pciercx_cfg074_s cn56xx;
struct cvmx_pciercx_cfg074_s cn56xxp1;
} cvmx_pciercx_cfg074_t;
/**
* cvmx_pcierc#_cfg075
*
* PCIE_CFG075 = Seventy-sixth 32-bits of PCIE type 1 config space
* (Root Error Command Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg075_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_3_31 : 29;
uint32_t fere : 1; /**< Fatal Error Reporting Enable */
uint32_t nfere : 1; /**< Non-Fatal Error Reporting Enable */
uint32_t cere : 1; /**< Correctable Error Reporting Enable */
#else
uint32_t cere : 1;
uint32_t nfere : 1;
uint32_t fere : 1;
uint32_t reserved_3_31 : 29;
#endif
} s;
struct cvmx_pciercx_cfg075_s cn52xx;
struct cvmx_pciercx_cfg075_s cn52xxp1;
struct cvmx_pciercx_cfg075_s cn56xx;
struct cvmx_pciercx_cfg075_s cn56xxp1;
} cvmx_pciercx_cfg075_t;
/**
* cvmx_pcierc#_cfg076
*
* PCIE_CFG076 = Seventy-seventh 32-bits of PCIE type 1 config space
* (Root Error Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg076_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t aeimn : 5; /**< Advanced Error Interrupt Message Number,
writable through the DBI */
uint32_t reserved_7_26 : 20;
uint32_t femr : 1; /**< Fatal Error Messages Received */
uint32_t nfemr : 1; /**< Non-Fatal Error Messages Received */
uint32_t fuf : 1; /**< First Uncorrectable Fatal */
uint32_t multi_efnfr : 1; /**< Multiple ERR_FATAL/NONFATAL Received */
uint32_t efnfr : 1; /**< ERR_FATAL/NONFATAL Received */
uint32_t multi_ecr : 1; /**< Multiple ERR_COR Received */
uint32_t ecr : 1; /**< ERR_COR Received */
#else
uint32_t ecr : 1;
uint32_t multi_ecr : 1;
uint32_t efnfr : 1;
uint32_t multi_efnfr : 1;
uint32_t fuf : 1;
uint32_t nfemr : 1;
uint32_t femr : 1;
uint32_t reserved_7_26 : 20;
uint32_t aeimn : 5;
#endif
} s;
struct cvmx_pciercx_cfg076_s cn52xx;
struct cvmx_pciercx_cfg076_s cn52xxp1;
struct cvmx_pciercx_cfg076_s cn56xx;
struct cvmx_pciercx_cfg076_s cn56xxp1;
} cvmx_pciercx_cfg076_t;
/**
* cvmx_pcierc#_cfg077
*
* PCIE_CFG077 = Seventy-eighth 32-bits of PCIE type 1 config space
* (Error Source Identification Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg077_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t efnfsi : 16; /**< ERR_FATAL/NONFATAL Source Identification */
uint32_t ecsi : 16; /**< ERR_COR Source Identification */
#else
uint32_t ecsi : 16;
uint32_t efnfsi : 16;
#endif
} s;
struct cvmx_pciercx_cfg077_s cn52xx;
struct cvmx_pciercx_cfg077_s cn52xxp1;
struct cvmx_pciercx_cfg077_s cn56xx;
struct cvmx_pciercx_cfg077_s cn56xxp1;
} cvmx_pciercx_cfg077_t;
/**
* cvmx_pcierc#_cfg448
*
* PCIE_CFG448 = Four hundred forty-ninth 32-bits of PCIE type 1 config space
* (Ack Latency Timer and Replay Timer Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg448_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t rtl : 16; /**< Replay Time Limit
The replay timer expires when it reaches this limit. The PCI
Express bus initiates a replay upon reception of a Nak or when
the replay timer expires.
The default is then updated based on the Negotiated Link Width
and Max_Payload_Size. */
uint32_t rtltl : 16; /**< Round Trip Latency Time Limit
The Ack/Nak latency timer expires when it reaches this limit.
The default is then updated based on the Negotiated Link Width
and Max_Payload_Size. */
#else
uint32_t rtltl : 16;
uint32_t rtl : 16;
#endif
} s;
struct cvmx_pciercx_cfg448_s cn52xx;
struct cvmx_pciercx_cfg448_s cn52xxp1;
struct cvmx_pciercx_cfg448_s cn56xx;
struct cvmx_pciercx_cfg448_s cn56xxp1;
} cvmx_pciercx_cfg448_t;
/**
* cvmx_pcierc#_cfg449
*
* PCIE_CFG449 = Four hundred fiftieth 32-bits of PCIE type 1 config space
* (Other Message Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg449_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t omr : 32; /**< Other Message Register
This register can be used for either of the following purposes:
o To send a specific PCI Express Message, the application
writes the payload of the Message into this register, then
sets bit 0 of the Port Link Control Register to send the
Message.
o To store a corruption pattern for corrupting the LCRC on all
TLPs, the application places a 32-bit corruption pattern into
this register and enables this function by setting bit 25 of
the Port Link Control Register. When enabled, the transmit
LCRC result is XOR'd with this pattern before inserting
it into the packet. */
#else
uint32_t omr : 32;
#endif
} s;
struct cvmx_pciercx_cfg449_s cn52xx;
struct cvmx_pciercx_cfg449_s cn52xxp1;
struct cvmx_pciercx_cfg449_s cn56xx;
struct cvmx_pciercx_cfg449_s cn56xxp1;
} cvmx_pciercx_cfg449_t;
/**
* cvmx_pcierc#_cfg450
*
* PCIE_CFG450 = Four hundred fifty-first 32-bits of PCIE type 1 config space
* (Port Force Link Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg450_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t lpec : 8; /**< Low Power Entrance Count
The Power Management state will wait for this many clock cycles
for the associated completion of a CfgWr to PCIE_CFG017 register
Power State (PS) field register to go low-power. This register
is intended for applications that do not let the PCI Express
bus handle a completion for configuration request to the
Power Management Control and Status (PCIE_CFG017) register. */
uint32_t reserved_22_23 : 2;
uint32_t link_state : 6; /**< Link State
The Link state that the PCI Express Bus will be forced to
when bit 15 (Force Link) is set.
State encoding:
o DETECT_QUIET 00h
o DETECT_ACT 01h
o POLL_ACTIVE 02h
o POLL_COMPLIANCE 03h
o POLL_CONFIG 04h
o PRE_DETECT_QUIET 05h
o DETECT_WAIT 06h
o CFG_LINKWD_START 07h
o CFG_LINKWD_ACEPT 08h
o CFG_LANENUM_WAIT 09h
o CFG_LANENUM_ACEPT 0Ah
o CFG_COMPLETE 0Bh
o CFG_IDLE 0Ch
o RCVRY_LOCK 0Dh
o RCVRY_SPEED 0Eh
o RCVRY_RCVRCFG 0Fh
o RCVRY_IDLE 10h
o L0 11h
o L0S 12h
o L123_SEND_EIDLE 13h
o L1_IDLE 14h
o L2_IDLE 15h
o L2_WAKE 16h
o DISABLED_ENTRY 17h
o DISABLED_IDLE 18h
o DISABLED 19h
o LPBK_ENTRY 1Ah
o LPBK_ACTIVE 1Bh
o LPBK_EXIT 1Ch
o LPBK_EXIT_TIMEOUT 1Dh
o HOT_RESET_ENTRY 1Eh
o HOT_RESET 1Fh */
uint32_t force_link : 1; /**< Force Link
Forces the Link to the state specified by the Link State field.
The Force Link pulse will trigger Link re-negotiation.
* As the The Force Link is a pulse, writing a 1 to it does
trigger the forced link state event, even thought reading it
always returns a 0. */
uint32_t reserved_8_14 : 7;
uint32_t link_num : 8; /**< Link Number */
#else
uint32_t link_num : 8;
uint32_t reserved_8_14 : 7;
uint32_t force_link : 1;
uint32_t link_state : 6;
uint32_t reserved_22_23 : 2;
uint32_t lpec : 8;
#endif
} s;
struct cvmx_pciercx_cfg450_s cn52xx;
struct cvmx_pciercx_cfg450_s cn52xxp1;
struct cvmx_pciercx_cfg450_s cn56xx;
struct cvmx_pciercx_cfg450_s cn56xxp1;
} cvmx_pciercx_cfg450_t;
/**
* cvmx_pcierc#_cfg451
*
* PCIE_CFG451 = Four hundred fifty-second 32-bits of PCIE type 1 config space
* (Ack Frequency Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg451_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_30_31 : 2;
uint32_t l1el : 3; /**< L1 Entrance Latency
Values correspond to:
o 000: 1 ms
o 001: 2 ms
o 010: 4 ms
o 011: 8 ms
o 100: 16 ms
o 101: 32 ms
o 110 or 111: 64 ms */
uint32_t l0el : 3; /**< L0s Entrance Latency
Values correspond to:
o 000: 1 ms
o 001: 2 ms
o 010: 3 ms
o 011: 4 ms
o 100: 5 ms
o 101: 6 ms
o 110 or 111: 7 ms */
uint32_t n_fts_cc : 8; /**< N_FTS when common clock is used.
The number of Fast Training Sequence ordered sets to be
transmitted when transitioning from L0s to L0. The maximum
number of FTS ordered-sets that a component can request is 255.
Note: The core does not support a value of zero; a value of
zero can cause the LTSSM to go into the recovery state
when exiting from L0s. */
uint32_t n_fts : 8; /**< N_FTS
The number of Fast Training Sequence ordered sets to be
transmitted when transitioning from L0s to L0. The maximum
number of FTS ordered-sets that a component can request is 255.
Note: The core does not support a value of zero; a value of
zero can cause the LTSSM to go into the recovery state
when exiting from L0s. */
uint32_t ack_freq : 8; /**< Ack Frequency
The number of pending Ack's specified here (up to 255) before
sending an Ack. */
#else
uint32_t ack_freq : 8;
uint32_t n_fts : 8;
uint32_t n_fts_cc : 8;
uint32_t l0el : 3;
uint32_t l1el : 3;
uint32_t reserved_30_31 : 2;
#endif
} s;
struct cvmx_pciercx_cfg451_s cn52xx;
struct cvmx_pciercx_cfg451_s cn52xxp1;
struct cvmx_pciercx_cfg451_s cn56xx;
struct cvmx_pciercx_cfg451_s cn56xxp1;
} cvmx_pciercx_cfg451_t;
/**
* cvmx_pcierc#_cfg452
*
* PCIE_CFG452 = Four hundred fifty-third 32-bits of PCIE type 1 config space
* (Port Link Control Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg452_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_26_31 : 6;
uint32_t eccrc : 1; /**< Enable Corrupted CRC
Causes corrupt LCRC for TLPs when set,
using the pattern contained in the Other Message register.
This is a test feature, not to be used in normal operation. */
uint32_t reserved_22_24 : 3;
uint32_t lme : 6; /**< Link Mode Enable
o 000001: x1
o 000011: x2
o 000111: x4
o 001111: x8
o 011111: x16 (not supported)
o 111111: x32 (not supported)
This field indicates the MAXIMUM number of lanes supported
by the PCIe port. It is normally set to 0xF or 0x7 depending
on the value of the QLM_CFG bits (0xF when QLM_CFG == 0
otherwise 0x7). The value can be set less than 0xF or 0x7
to limit the number of lanes the PCIe will attempt to use.
The programming of this field needs to be done by SW BEFORE
enabling the link. See also MLW.
(Note: The value of this field does NOT indicate the number
of lanes in use by the PCIe. LME sets the max number of lanes
in the PCIe core that COULD be used. As per the PCIe specs,
the PCIe core can negotiate a smaller link width, so all
of x8, x4, x2, and x1 are supported when LME=0xF,
for example.) */
uint32_t reserved_8_15 : 8;
uint32_t flm : 1; /**< Fast Link Mode
Sets all internal timers to fast mode for simulation purposes. */
uint32_t reserved_6_6 : 1;
uint32_t dllle : 1; /**< DLL Link Enable
Enables Link initialization. If DLL Link Enable = 0, the PCI
Express bus does not transmit InitFC DLLPs and does not
establish a Link. */
uint32_t reserved_4_4 : 1;
uint32_t ra : 1; /**< Reset Assert
Triggers a recovery and forces the LTSSM to the Hot Reset
state (downstream port only). */
uint32_t le : 1; /**< Loopback Enable
Turns on loopback. */
uint32_t sd : 1; /**< Scramble Disable
Turns off data scrambling. */
uint32_t omr : 1; /**< Other Message Request
When software writes a `1' to this bit, the PCI Express bus
transmits the Message contained in the Other Message register. */
#else
uint32_t omr : 1;
uint32_t sd : 1;
uint32_t le : 1;
uint32_t ra : 1;
uint32_t reserved_4_4 : 1;
uint32_t dllle : 1;
uint32_t reserved_6_6 : 1;
uint32_t flm : 1;
uint32_t reserved_8_15 : 8;
uint32_t lme : 6;
uint32_t reserved_22_24 : 3;
uint32_t eccrc : 1;
uint32_t reserved_26_31 : 6;
#endif
} s;
struct cvmx_pciercx_cfg452_s cn52xx;
struct cvmx_pciercx_cfg452_s cn52xxp1;
struct cvmx_pciercx_cfg452_s cn56xx;
struct cvmx_pciercx_cfg452_s cn56xxp1;
} cvmx_pciercx_cfg452_t;
/**
* cvmx_pcierc#_cfg453
*
* PCIE_CFG453 = Four hundred fifty-fourth 32-bits of PCIE type 1 config space
* (Lane Skew Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg453_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dlld : 1; /**< Disable Lane-to-Lane Deskew
Disables the internal Lane-to-Lane deskew logic. */
uint32_t reserved_26_30 : 5;
uint32_t ack_nak : 1; /**< Ack/Nak Disable
Prevents the PCI Express bus from sending Ack and Nak DLLPs. */
uint32_t fcd : 1; /**< Flow Control Disable
Prevents the PCI Express bus from sending FC DLLPs. */
uint32_t ilst : 24; /**< Insert Lane Skew for Transmit (not supported for x16)
Causes skew between lanes for test purposes. There are three
bits per Lane. The value is in units of one symbol time. For
example, the value 010b for a Lane forces a skew of two symbol
times for that Lane. The maximum skew value for any Lane is 5
symbol times. */
#else
uint32_t ilst : 24;
uint32_t fcd : 1;
uint32_t ack_nak : 1;
uint32_t reserved_26_30 : 5;
uint32_t dlld : 1;
#endif
} s;
struct cvmx_pciercx_cfg453_s cn52xx;
struct cvmx_pciercx_cfg453_s cn52xxp1;
struct cvmx_pciercx_cfg453_s cn56xx;
struct cvmx_pciercx_cfg453_s cn56xxp1;
} cvmx_pciercx_cfg453_t;
/**
* cvmx_pcierc#_cfg454
*
* PCIE_CFG454 = Four hundred fifty-fifth 32-bits of PCIE type 1 config space
* (Symbol Number Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg454_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_29_31 : 3;
uint32_t tmfcwt : 5; /**< Timer Modifier for Flow Control Watchdog Timer
Increases the timer value for the Flow Control watchdog timer,
in increments of 16 clock cycles. */
uint32_t tmanlt : 5; /**< Timer Modifier for Ack/Nak Latency Timer
Increases the timer value for the Ack/Nak latency timer, in
increments of 64 clock cycles. */
uint32_t tmrt : 5; /**< Timer Modifier for Replay Timer
Increases the timer value for the replay timer, in increments
of 64 clock cycles. */
uint32_t reserved_11_13 : 3;
uint32_t nskps : 3; /**< Number of SKP Symbols */
uint32_t reserved_4_7 : 4;
uint32_t ntss : 4; /**< Number of TS Symbols
Sets the number of TS identifier symbols that are sent in TS1
and TS2 ordered sets. */
#else
uint32_t ntss : 4;
uint32_t reserved_4_7 : 4;
uint32_t nskps : 3;
uint32_t reserved_11_13 : 3;
uint32_t tmrt : 5;
uint32_t tmanlt : 5;
uint32_t tmfcwt : 5;
uint32_t reserved_29_31 : 3;
#endif
} s;
struct cvmx_pciercx_cfg454_s cn52xx;
struct cvmx_pciercx_cfg454_s cn52xxp1;
struct cvmx_pciercx_cfg454_s cn56xx;
struct cvmx_pciercx_cfg454_s cn56xxp1;
} cvmx_pciercx_cfg454_t;
/**
* cvmx_pcierc#_cfg455
*
* PCIE_CFG455 = Four hundred fifty-sixth 32-bits of PCIE type 1 config space
* (Symbol Timer Register/Filter Mask Register 1)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg455_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t m_cfg0_filt : 1; /**< Mask filtering of received Configuration Requests (RC mode only) */
uint32_t m_io_filt : 1; /**< Mask filtering of received I/O Requests (RC mode only) */
uint32_t msg_ctrl : 1; /**< Message Control
The application must not change this field. */
uint32_t m_cpl_ecrc_filt : 1; /**< Mask ECRC error filtering for Completions */
uint32_t m_ecrc_filt : 1; /**< Mask ECRC error filtering */
uint32_t m_cpl_len_err : 1; /**< Mask Length mismatch error for received Completions */
uint32_t m_cpl_attr_err : 1; /**< Mask Attributes mismatch error for received Completions */
uint32_t m_cpl_tc_err : 1; /**< Mask Traffic Class mismatch error for received Completions */
uint32_t m_cpl_fun_err : 1; /**< Mask function mismatch error for received Completions */
uint32_t m_cpl_rid_err : 1; /**< Mask Requester ID mismatch error for received Completions */
uint32_t m_cpl_tag_err : 1; /**< Mask Tag error rules for received Completions */
uint32_t m_lk_filt : 1; /**< Mask Locked Request filtering */
uint32_t m_cfg1_filt : 1; /**< Mask Type 1 Configuration Request filtering */
uint32_t m_bar_match : 1; /**< Mask BAR match filtering */
uint32_t m_pois_filt : 1; /**< Mask poisoned TLP filtering */
uint32_t m_fun : 1; /**< Mask function */
uint32_t dfcwt : 1; /**< Disable FC Watchdog Timer */
uint32_t reserved_11_14 : 4;
uint32_t skpiv : 11; /**< SKP Interval Value */
#else
uint32_t skpiv : 11;
uint32_t reserved_11_14 : 4;
uint32_t dfcwt : 1;
uint32_t m_fun : 1;
uint32_t m_pois_filt : 1;
uint32_t m_bar_match : 1;
uint32_t m_cfg1_filt : 1;
uint32_t m_lk_filt : 1;
uint32_t m_cpl_tag_err : 1;
uint32_t m_cpl_rid_err : 1;
uint32_t m_cpl_fun_err : 1;
uint32_t m_cpl_tc_err : 1;
uint32_t m_cpl_attr_err : 1;
uint32_t m_cpl_len_err : 1;
uint32_t m_ecrc_filt : 1;
uint32_t m_cpl_ecrc_filt : 1;
uint32_t msg_ctrl : 1;
uint32_t m_io_filt : 1;
uint32_t m_cfg0_filt : 1;
#endif
} s;
struct cvmx_pciercx_cfg455_s cn52xx;
struct cvmx_pciercx_cfg455_s cn52xxp1;
struct cvmx_pciercx_cfg455_s cn56xx;
struct cvmx_pciercx_cfg455_s cn56xxp1;
} cvmx_pciercx_cfg455_t;
/**
* cvmx_pcierc#_cfg456
*
* PCIE_CFG456 = Four hundred fifty-seventh 32-bits of PCIE type 1 config space
* (Filter Mask Register 2)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg456_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_2_31 : 30;
uint32_t m_vend1_drp : 1; /**< Mask Vendor MSG Type 1 dropped silently */
uint32_t m_vend0_drp : 1; /**< Mask Vendor MSG Type 0 dropped with UR error reporting. */
#else
uint32_t m_vend0_drp : 1;
uint32_t m_vend1_drp : 1;
uint32_t reserved_2_31 : 30;
#endif
} s;
struct cvmx_pciercx_cfg456_s cn52xx;
struct cvmx_pciercx_cfg456_s cn52xxp1;
struct cvmx_pciercx_cfg456_s cn56xx;
struct cvmx_pciercx_cfg456_s cn56xxp1;
} cvmx_pciercx_cfg456_t;
/**
* cvmx_pcierc#_cfg458
*
* PCIE_CFG458 = Four hundred fifty-ninth 32-bits of PCIE type 1 config space
* (Debug Register 0)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg458_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dbg_info_l32 : 32; /**< The value on cxpl_debug_info[31:0]. */
#else
uint32_t dbg_info_l32 : 32;
#endif
} s;
struct cvmx_pciercx_cfg458_s cn52xx;
struct cvmx_pciercx_cfg458_s cn52xxp1;
struct cvmx_pciercx_cfg458_s cn56xx;
struct cvmx_pciercx_cfg458_s cn56xxp1;
} cvmx_pciercx_cfg458_t;
/**
* cvmx_pcierc#_cfg459
*
* PCIE_CFG459 = Four hundred sixtieth 32-bits of PCIE type 1 config space
* (Debug Register 1)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg459_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dbg_info_u32 : 32; /**< The value on cxpl_debug_info[63:32]. */
#else
uint32_t dbg_info_u32 : 32;
#endif
} s;
struct cvmx_pciercx_cfg459_s cn52xx;
struct cvmx_pciercx_cfg459_s cn52xxp1;
struct cvmx_pciercx_cfg459_s cn56xx;
struct cvmx_pciercx_cfg459_s cn56xxp1;
} cvmx_pciercx_cfg459_t;
/**
* cvmx_pcierc#_cfg460
*
* PCIE_CFG460 = Four hundred sixty-first 32-bits of PCIE type 1 config space
* (Transmit Posted FC Credit Status)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg460_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t tphfcc : 8; /**< Transmit Posted Header FC Credits
The Posted Header credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
uint32_t tpdfcc : 12; /**< Transmit Posted Data FC Credits
The Posted Data credits advertised by the receiver at the other
end of the Link, updated with each UpdateFC DLLP. */
#else
uint32_t tpdfcc : 12;
uint32_t tphfcc : 8;
uint32_t reserved_20_31 : 12;
#endif
} s;
struct cvmx_pciercx_cfg460_s cn52xx;
struct cvmx_pciercx_cfg460_s cn52xxp1;
struct cvmx_pciercx_cfg460_s cn56xx;
struct cvmx_pciercx_cfg460_s cn56xxp1;
} cvmx_pciercx_cfg460_t;
/**
* cvmx_pcierc#_cfg461
*
* PCIE_CFG461 = Four hundred sixty-second 32-bits of PCIE type 1 config space
* (Transmit Non-Posted FC Credit Status)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg461_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t tchfcc : 8; /**< Transmit Non-Posted Header FC Credits
The Non-Posted Header credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
uint32_t tcdfcc : 12; /**< Transmit Non-Posted Data FC Credits
The Non-Posted Data credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
#else
uint32_t tcdfcc : 12;
uint32_t tchfcc : 8;
uint32_t reserved_20_31 : 12;
#endif
} s;
struct cvmx_pciercx_cfg461_s cn52xx;
struct cvmx_pciercx_cfg461_s cn52xxp1;
struct cvmx_pciercx_cfg461_s cn56xx;
struct cvmx_pciercx_cfg461_s cn56xxp1;
} cvmx_pciercx_cfg461_t;
/**
* cvmx_pcierc#_cfg462
*
* PCIE_CFG462 = Four hundred sixty-third 32-bits of PCIE type 1 config space
* (Transmit Completion FC Credit Status )
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg462_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t tchfcc : 8; /**< Transmit Completion Header FC Credits
The Completion Header credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
uint32_t tcdfcc : 12; /**< Transmit Completion Data FC Credits
The Completion Data credits advertised by the receiver at the
other end of the Link, updated with each UpdateFC DLLP. */
#else
uint32_t tcdfcc : 12;
uint32_t tchfcc : 8;
uint32_t reserved_20_31 : 12;
#endif
} s;
struct cvmx_pciercx_cfg462_s cn52xx;
struct cvmx_pciercx_cfg462_s cn52xxp1;
struct cvmx_pciercx_cfg462_s cn56xx;
struct cvmx_pciercx_cfg462_s cn56xxp1;
} cvmx_pciercx_cfg462_t;
/**
* cvmx_pcierc#_cfg463
*
* PCIE_CFG463 = Four hundred sixty-fourth 32-bits of PCIE type 1 config space
* (Queue Status)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg463_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_3_31 : 29;
uint32_t rqne : 1; /**< Received Queue Not Empty
Indicates there is data in one or more of the receive buffers. */
uint32_t trbne : 1; /**< Transmit Retry Buffer Not Empty
Indicates that there is data in the transmit retry buffer. */
uint32_t rtlpfccnr : 1; /**< Received TLP FC Credits Not Returned
Indicates that the PCI Express bus has sent a TLP but has not
yet received an UpdateFC DLLP indicating that the credits for
that TLP have been restored by the receiver at the other end of
the Link. */
#else
uint32_t rtlpfccnr : 1;
uint32_t trbne : 1;
uint32_t rqne : 1;
uint32_t reserved_3_31 : 29;
#endif
} s;
struct cvmx_pciercx_cfg463_s cn52xx;
struct cvmx_pciercx_cfg463_s cn52xxp1;
struct cvmx_pciercx_cfg463_s cn56xx;
struct cvmx_pciercx_cfg463_s cn56xxp1;
} cvmx_pciercx_cfg463_t;
/**
* cvmx_pcierc#_cfg464
*
* PCIE_CFG464 = Four hundred sixty-fifth 32-bits of PCIE type 1 config space
* (VC Transmit Arbitration Register 1)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg464_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t wrr_vc3 : 8; /**< WRR Weight for VC3 */
uint32_t wrr_vc2 : 8; /**< WRR Weight for VC2 */
uint32_t wrr_vc1 : 8; /**< WRR Weight for VC1 */
uint32_t wrr_vc0 : 8; /**< WRR Weight for VC0 */
#else
uint32_t wrr_vc0 : 8;
uint32_t wrr_vc1 : 8;
uint32_t wrr_vc2 : 8;
uint32_t wrr_vc3 : 8;
#endif
} s;
struct cvmx_pciercx_cfg464_s cn52xx;
struct cvmx_pciercx_cfg464_s cn52xxp1;
struct cvmx_pciercx_cfg464_s cn56xx;
struct cvmx_pciercx_cfg464_s cn56xxp1;
} cvmx_pciercx_cfg464_t;
/**
* cvmx_pcierc#_cfg465
*
* PCIE_CFG465 = Four hundred sixty-sixth 32-bits of config space
* (VC Transmit Arbitration Register 2)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg465_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t wrr_vc7 : 8; /**< WRR Weight for VC7 */
uint32_t wrr_vc6 : 8; /**< WRR Weight for VC6 */
uint32_t wrr_vc5 : 8; /**< WRR Weight for VC5 */
uint32_t wrr_vc4 : 8; /**< WRR Weight for VC4 */
#else
uint32_t wrr_vc4 : 8;
uint32_t wrr_vc5 : 8;
uint32_t wrr_vc6 : 8;
uint32_t wrr_vc7 : 8;
#endif
} s;
struct cvmx_pciercx_cfg465_s cn52xx;
struct cvmx_pciercx_cfg465_s cn52xxp1;
struct cvmx_pciercx_cfg465_s cn56xx;
struct cvmx_pciercx_cfg465_s cn56xxp1;
} cvmx_pciercx_cfg465_t;
/**
* cvmx_pcierc#_cfg466
*
* PCIE_CFG466 = Four hundred sixty-seventh 32-bits of PCIE type 1 config space
* (VC0 Posted Receive Queue Control)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg466_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t rx_queue_order : 1; /**< VC Ordering for Receive Queues
Determines the VC ordering rule for the receive queues, used
only in the segmented-buffer configuration,
writable through the DBI:
o 1: Strict ordering, higher numbered VCs have higher priority
o 0: Round robin
However, the application must not change this field. */
uint32_t type_ordering : 1; /**< TLP Type Ordering for VC0
Determines the TLP type ordering rule for VC0 receive queues,
used only in the segmented-buffer configuration, writable
through the DBI:
o 1: Ordering of received TLPs follows the rules in
PCI Express Base Specification, Revision 1.1
o 0: Strict ordering for received TLPs: Posted, then
Completion, then Non-Posted
However, the application must not change this field. */
uint32_t reserved_24_29 : 6;
uint32_t queue_mode : 3; /**< VC0 Posted TLP Queue Mode
The operating mode of the Posted receive queue for VC0, used
only in the segmented-buffer configuration, writable through
the DBI. However, the application must not change this field.
Only one bit can be set at a time:
o Bit 23: Bypass
o Bit 22: Cut-through
o Bit 21: Store-and-forward */
uint32_t reserved_20_20 : 1;
uint32_t header_credits : 8; /**< VC0 Posted Header Credits
The number of initial Posted header credits for VC0, used for
all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t data_credits : 12; /**< VC0 Posted Data Credits
The number of initial Posted data credits for VC0, used for all
receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t data_credits : 12;
uint32_t header_credits : 8;
uint32_t reserved_20_20 : 1;
uint32_t queue_mode : 3;
uint32_t reserved_24_29 : 6;
uint32_t type_ordering : 1;
uint32_t rx_queue_order : 1;
#endif
} s;
struct cvmx_pciercx_cfg466_s cn52xx;
struct cvmx_pciercx_cfg466_s cn52xxp1;
struct cvmx_pciercx_cfg466_s cn56xx;
struct cvmx_pciercx_cfg466_s cn56xxp1;
} cvmx_pciercx_cfg466_t;
/**
* cvmx_pcierc#_cfg467
*
* PCIE_CFG467 = Four hundred sixty-eighth 32-bits of PCIE type 1 config space
* (VC0 Non-Posted Receive Queue Control)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg467_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_24_31 : 8;
uint32_t queue_mode : 3; /**< VC0 Non-Posted TLP Queue Mode
The operating mode of the Non-Posted receive queue for VC0,
used only in the segmented-buffer configuration, writable
through the DBI. Only one bit can be set at a time:
o Bit 23: Bypass
o Bit 22: Cut-through
o Bit 21: Store-and-forward
However, the application must not change this field. */
uint32_t reserved_20_20 : 1;
uint32_t header_credits : 8; /**< VC0 Non-Posted Header Credits
The number of initial Non-Posted header credits for VC0, used
for all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t data_credits : 12; /**< VC0 Non-Posted Data Credits
The number of initial Non-Posted data credits for VC0, used for
all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t data_credits : 12;
uint32_t header_credits : 8;
uint32_t reserved_20_20 : 1;
uint32_t queue_mode : 3;
uint32_t reserved_24_31 : 8;
#endif
} s;
struct cvmx_pciercx_cfg467_s cn52xx;
struct cvmx_pciercx_cfg467_s cn52xxp1;
struct cvmx_pciercx_cfg467_s cn56xx;
struct cvmx_pciercx_cfg467_s cn56xxp1;
} cvmx_pciercx_cfg467_t;
/**
* cvmx_pcierc#_cfg468
*
* PCIE_CFG468 = Four hundred sixty-ninth 32-bits of PCIE type 1 config space
* (VC0 Completion Receive Queue Control)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg468_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_24_31 : 8;
uint32_t queue_mode : 3; /**< VC0 Completion TLP Queue Mode
The operating mode of the Completion receive queue for VC0,
used only in the segmented-buffer configuration, writable
through the DBI. Only one bit can be set at a time:
o Bit 23: Bypass
o Bit 22: Cut-through
o Bit 21: Store-and-forward
However, the application must not change this field. */
uint32_t reserved_20_20 : 1;
uint32_t header_credits : 8; /**< VC0 Completion Header Credits
The number of initial Completion header credits for VC0, used
for all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
uint32_t data_credits : 12; /**< VC0 Completion Data Credits
The number of initial Completion data credits for VC0, used for
all receive queue buffer configurations.
This field is writable through the DBI.
However, the application must not change this field. */
#else
uint32_t data_credits : 12;
uint32_t header_credits : 8;
uint32_t reserved_20_20 : 1;
uint32_t queue_mode : 3;
uint32_t reserved_24_31 : 8;
#endif
} s;
struct cvmx_pciercx_cfg468_s cn52xx;
struct cvmx_pciercx_cfg468_s cn52xxp1;
struct cvmx_pciercx_cfg468_s cn56xx;
struct cvmx_pciercx_cfg468_s cn56xxp1;
} cvmx_pciercx_cfg468_t;
/**
* cvmx_pcierc#_cfg490
*
* PCIE_CFG490 = Four hundred ninety-first 32-bits of PCIE type 1 config space
* (VC0 Posted Buffer Depth)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg490_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_26_31 : 6;
uint32_t header_depth : 10; /**< VC0 Posted Header Queue Depth
Sets the number of entries in the Posted header queue for VC0
when using the segmented-buffer configuration, writable through
the DBI.
However, the application must not change this field. */
uint32_t reserved_14_15 : 2;
uint32_t data_depth : 14; /**< VC0 Posted Data Queue Depth
Sets the number of entries in the Posted data queue for VC0
when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
#else
uint32_t data_depth : 14;
uint32_t reserved_14_15 : 2;
uint32_t header_depth : 10;
uint32_t reserved_26_31 : 6;
#endif
} s;
struct cvmx_pciercx_cfg490_s cn52xx;
struct cvmx_pciercx_cfg490_s cn52xxp1;
struct cvmx_pciercx_cfg490_s cn56xx;
struct cvmx_pciercx_cfg490_s cn56xxp1;
} cvmx_pciercx_cfg490_t;
/**
* cvmx_pcierc#_cfg491
*
* PCIE_CFG491 = Four hundred ninety-second 32-bits of PCIE type 1 config space
* (VC0 Non-Posted Buffer Depth)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg491_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_26_31 : 6;
uint32_t header_depth : 10; /**< VC0 Non-Posted Header Queue Depth
Sets the number of entries in the Non-Posted header queue for
VC0 when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
uint32_t reserved_14_15 : 2;
uint32_t data_depth : 14; /**< VC0 Non-Posted Data Queue Depth
Sets the number of entries in the Non-Posted data queue for VC0
when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
#else
uint32_t data_depth : 14;
uint32_t reserved_14_15 : 2;
uint32_t header_depth : 10;
uint32_t reserved_26_31 : 6;
#endif
} s;
struct cvmx_pciercx_cfg491_s cn52xx;
struct cvmx_pciercx_cfg491_s cn52xxp1;
struct cvmx_pciercx_cfg491_s cn56xx;
struct cvmx_pciercx_cfg491_s cn56xxp1;
} cvmx_pciercx_cfg491_t;
/**
* cvmx_pcierc#_cfg492
*
* PCIE_CFG492 = Four hundred ninety-third 32-bits of PCIE type 1 config space
* (VC0 Completion Buffer Depth)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg492_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_26_31 : 6;
uint32_t header_depth : 10; /**< VC0 Completion Header Queue Depth
Sets the number of entries in the Completion header queue for
VC0 when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
uint32_t reserved_14_15 : 2;
uint32_t data_depth : 14; /**< VC0 Completion Data Queue Depth
Sets the number of entries in the Completion data queue for VC0
when using the segmented-buffer configuration, writable
through the DBI.
However, the application must not change this field. */
#else
uint32_t data_depth : 14;
uint32_t reserved_14_15 : 2;
uint32_t header_depth : 10;
uint32_t reserved_26_31 : 6;
#endif
} s;
struct cvmx_pciercx_cfg492_s cn52xx;
struct cvmx_pciercx_cfg492_s cn52xxp1;
struct cvmx_pciercx_cfg492_s cn56xx;
struct cvmx_pciercx_cfg492_s cn56xxp1;
} cvmx_pciercx_cfg492_t;
/**
* cvmx_pcierc#_cfg516
*
* PCIE_CFG516 = Five hundred seventeenth 32-bits of PCIE type 1 config space
* (PHY Status Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg516_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t phy_stat : 32; /**< PHY Status */
#else
uint32_t phy_stat : 32;
#endif
} s;
struct cvmx_pciercx_cfg516_s cn52xx;
struct cvmx_pciercx_cfg516_s cn52xxp1;
struct cvmx_pciercx_cfg516_s cn56xx;
struct cvmx_pciercx_cfg516_s cn56xxp1;
} cvmx_pciercx_cfg516_t;
/**
* cvmx_pcierc#_cfg517
*
* PCIE_CFG517 = Five hundred eighteenth 32-bits of PCIE type 1 config space
* (PHY Control Register)
*/
typedef union
{
uint32_t u32;
struct cvmx_pciercx_cfg517_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t phy_ctrl : 32; /**< PHY Control */
#else
uint32_t phy_ctrl : 32;
#endif
} s;
struct cvmx_pciercx_cfg517_s cn52xx;
struct cvmx_pciercx_cfg517_s cn52xxp1;
struct cvmx_pciercx_cfg517_s cn56xx;
struct cvmx_pciercx_cfg517_s cn56xxp1;
} cvmx_pciercx_cfg517_t;
/**
* cvmx_pcm#_dma_cfg
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_dma_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t rdpend : 1; /**< If 0, no L2C read responses pending
1, L2C read responses are outstanding
NOTE: When restarting after stopping a running TDM
engine, software must wait for RDPEND to read 0
before writing PCMn_TDM_CFG[ENABLE] to a 1 */
uint64_t reserved_54_62 : 9;
uint64_t rxslots : 10; /**< Number of 8-bit slots to receive per frame
(number of slots in a receive superframe) */
uint64_t reserved_42_43 : 2;
uint64_t txslots : 10; /**< Number of 8-bit slots to transmit per frame
(number of slots in a transmit superframe) */
uint64_t reserved_30_31 : 2;
uint64_t rxst : 10; /**< Number of frame writes for interrupt */
uint64_t reserved_19_19 : 1;
uint64_t useldt : 1; /**< If 0, use LDI command to read from L2C
1, use LDT command to read from L2C */
uint64_t txrd : 10; /**< Number of frame reads for interrupt */
uint64_t fetchsiz : 4; /**< FETCHSIZ+1 timeslots are read when threshold is
reached. */
uint64_t thresh : 4; /**< If number of bytes remaining in the DMA fifo is <=
THRESH, initiate a fetch of timeslot data from the
transmit memory region.
NOTE: there are only 16B of buffer for each engine
so the seetings for FETCHSIZ and THRESH must be
such that the buffer will not be overrun:
THRESH + min(FETCHSIZ + 1,TXSLOTS) MUST BE <= 16 */
#else
uint64_t thresh : 4;
uint64_t fetchsiz : 4;
uint64_t txrd : 10;
uint64_t useldt : 1;
uint64_t reserved_19_19 : 1;
uint64_t rxst : 10;
uint64_t reserved_30_31 : 2;
uint64_t txslots : 10;
uint64_t reserved_42_43 : 2;
uint64_t rxslots : 10;
uint64_t reserved_54_62 : 9;
uint64_t rdpend : 1;
#endif
} s;
struct cvmx_pcmx_dma_cfg_s cn30xx;
struct cvmx_pcmx_dma_cfg_s cn31xx;
struct cvmx_pcmx_dma_cfg_s cn50xx;
} cvmx_pcmx_dma_cfg_t;
/**
* cvmx_pcm#_int_ena
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_int_ena_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t rxovf : 1; /**< Enable interrupt if RX byte overflows */
uint64_t txempty : 1; /**< Enable interrupt on TX byte empty */
uint64_t txrd : 1; /**< Enable DMA engine frame read interrupts */
uint64_t txwrap : 1; /**< Enable TX region wrap interrupts */
uint64_t rxst : 1; /**< Enable DMA engine frame store interrupts */
uint64_t rxwrap : 1; /**< Enable RX region wrap interrupts */
uint64_t fsyncextra : 1; /**< Enable FSYNC extra interrupts
NOTE: FSYNCEXTRA errors are defined as an FSYNC
found in the "wrong" spot of a frame given the
programming of PCMn_CLK_CFG[NUMSLOTS] and
PCMn_CLK_CFG[EXTRABIT]. */
uint64_t fsyncmissed : 1; /**< Enable FSYNC missed interrupts
NOTE: FSYNCMISSED errors are defined as an FSYNC
missing from the correct spot in a frame given
the programming of PCMn_CLK_CFG[NUMSLOTS] and
PCMn_CLK_CFG[EXTRABIT]. */
#else
uint64_t fsyncmissed : 1;
uint64_t fsyncextra : 1;
uint64_t rxwrap : 1;
uint64_t rxst : 1;
uint64_t txwrap : 1;
uint64_t txrd : 1;
uint64_t txempty : 1;
uint64_t rxovf : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_pcmx_int_ena_s cn30xx;
struct cvmx_pcmx_int_ena_s cn31xx;
struct cvmx_pcmx_int_ena_s cn50xx;
} cvmx_pcmx_int_ena_t;
/**
* cvmx_pcm#_int_sum
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t rxovf : 1; /**< RX byte overflowed */
uint64_t txempty : 1; /**< TX byte was empty when sampled */
uint64_t txrd : 1; /**< DMA engine frame read interrupt occurred */
uint64_t txwrap : 1; /**< TX region wrap interrupt occurred */
uint64_t rxst : 1; /**< DMA engine frame store interrupt occurred */
uint64_t rxwrap : 1; /**< RX region wrap interrupt occurred */
uint64_t fsyncextra : 1; /**< FSYNC extra interrupt occurred */
uint64_t fsyncmissed : 1; /**< FSYNC missed interrupt occurred */
#else
uint64_t fsyncmissed : 1;
uint64_t fsyncextra : 1;
uint64_t rxwrap : 1;
uint64_t rxst : 1;
uint64_t txwrap : 1;
uint64_t txrd : 1;
uint64_t txempty : 1;
uint64_t rxovf : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_pcmx_int_sum_s cn30xx;
struct cvmx_pcmx_int_sum_s cn31xx;
struct cvmx_pcmx_int_sum_s cn50xx;
} cvmx_pcmx_int_sum_t;
/**
* cvmx_pcm#_rxaddr
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxaddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Address of the next write to the receive memory
region */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_pcmx_rxaddr_s cn30xx;
struct cvmx_pcmx_rxaddr_s cn31xx;
struct cvmx_pcmx_rxaddr_s cn50xx;
} cvmx_pcmx_rxaddr_t;
/**
* cvmx_pcm#_rxcnt
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxcnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt : 16; /**< Number of superframes in receive memory region */
#else
uint64_t cnt : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcmx_rxcnt_s cn30xx;
struct cvmx_pcmx_rxcnt_s cn31xx;
struct cvmx_pcmx_rxcnt_s cn50xx;
} cvmx_pcmx_rxcnt_t;
/**
* cvmx_pcm#_rxmsk0
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxmsk0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Receive mask bits for slots 63 to 0
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_rxmsk0_s cn30xx;
struct cvmx_pcmx_rxmsk0_s cn31xx;
struct cvmx_pcmx_rxmsk0_s cn50xx;
} cvmx_pcmx_rxmsk0_t;
/**
* cvmx_pcm#_rxmsk1
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxmsk1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Receive mask bits for slots 127 to 64
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_rxmsk1_s cn30xx;
struct cvmx_pcmx_rxmsk1_s cn31xx;
struct cvmx_pcmx_rxmsk1_s cn50xx;
} cvmx_pcmx_rxmsk1_t;
/**
* cvmx_pcm#_rxmsk2
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxmsk2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Receive mask bits for slots 191 to 128
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_rxmsk2_s cn30xx;
struct cvmx_pcmx_rxmsk2_s cn31xx;
struct cvmx_pcmx_rxmsk2_s cn50xx;
} cvmx_pcmx_rxmsk2_t;
/**
* cvmx_pcm#_rxmsk3
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxmsk3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Receive mask bits for slots 255 to 192
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_rxmsk3_s cn30xx;
struct cvmx_pcmx_rxmsk3_s cn31xx;
struct cvmx_pcmx_rxmsk3_s cn50xx;
} cvmx_pcmx_rxmsk3_t;
/**
* cvmx_pcm#_rxmsk4
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxmsk4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Receive mask bits for slots 319 to 256
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_rxmsk4_s cn30xx;
struct cvmx_pcmx_rxmsk4_s cn31xx;
struct cvmx_pcmx_rxmsk4_s cn50xx;
} cvmx_pcmx_rxmsk4_t;
/**
* cvmx_pcm#_rxmsk5
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxmsk5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Receive mask bits for slots 383 to 320
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_rxmsk5_s cn30xx;
struct cvmx_pcmx_rxmsk5_s cn31xx;
struct cvmx_pcmx_rxmsk5_s cn50xx;
} cvmx_pcmx_rxmsk5_t;
/**
* cvmx_pcm#_rxmsk6
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxmsk6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Receive mask bits for slots 447 to 384
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_rxmsk6_s cn30xx;
struct cvmx_pcmx_rxmsk6_s cn31xx;
struct cvmx_pcmx_rxmsk6_s cn50xx;
} cvmx_pcmx_rxmsk6_t;
/**
* cvmx_pcm#_rxmsk7
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxmsk7_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Receive mask bits for slots 511 to 448
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_rxmsk7_s cn30xx;
struct cvmx_pcmx_rxmsk7_s cn31xx;
struct cvmx_pcmx_rxmsk7_s cn50xx;
} cvmx_pcmx_rxmsk7_t;
/**
* cvmx_pcm#_rxstart
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_rxstart_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 33; /**< Starting address for the receive memory region */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t addr : 33;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_pcmx_rxstart_s cn30xx;
struct cvmx_pcmx_rxstart_s cn31xx;
struct cvmx_pcmx_rxstart_s cn50xx;
} cvmx_pcmx_rxstart_t;
/**
* cvmx_pcm#_tdm_cfg
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_tdm_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t drvtim : 16; /**< Number of ECLKs from start of bit time to stop
driving last bit of timeslot (if not driving next
timeslot) */
uint64_t samppt : 16; /**< Number of ECLKs from start of bit time to sample
data bit. */
uint64_t reserved_3_31 : 29;
uint64_t lsbfirst : 1; /**< If 0, shift/receive MSB first
1, shift/receive LSB first */
uint64_t useclk1 : 1; /**< If 0, this PCM is based on BCLK/FSYNC0
1, this PCM is based on BCLK/FSYNC1 */
uint64_t enable : 1; /**< If 1, PCM is enabled, otherwise pins are GPIOs
NOTE: when TDM is disabled by detection of an
FSYNC error all transmission and reception is
halted. In addition, PCMn_TX/RXADDR are updated
to point to the position at which the error was
detected. */
#else
uint64_t enable : 1;
uint64_t useclk1 : 1;
uint64_t lsbfirst : 1;
uint64_t reserved_3_31 : 29;
uint64_t samppt : 16;
uint64_t drvtim : 16;
#endif
} s;
struct cvmx_pcmx_tdm_cfg_s cn30xx;
struct cvmx_pcmx_tdm_cfg_s cn31xx;
struct cvmx_pcmx_tdm_cfg_s cn50xx;
} cvmx_pcmx_tdm_cfg_t;
/**
* cvmx_pcm#_tdm_dbg
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_tdm_dbg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t debuginfo : 64; /**< Miscellaneous debug information */
#else
uint64_t debuginfo : 64;
#endif
} s;
struct cvmx_pcmx_tdm_dbg_s cn30xx;
struct cvmx_pcmx_tdm_dbg_s cn31xx;
struct cvmx_pcmx_tdm_dbg_s cn50xx;
} cvmx_pcmx_tdm_dbg_t;
/**
* cvmx_pcm#_txaddr
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txaddr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 33; /**< Address of the next read from the transmit memory
region */
uint64_t fram : 3; /**< Frame offset
NOTE: this is used to extract the correct byte from
each 64b word read from the transmit memory region */
#else
uint64_t fram : 3;
uint64_t addr : 33;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_pcmx_txaddr_s cn30xx;
struct cvmx_pcmx_txaddr_s cn31xx;
struct cvmx_pcmx_txaddr_s cn50xx;
} cvmx_pcmx_txaddr_t;
/**
* cvmx_pcm#_txcnt
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txcnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t cnt : 16; /**< Number of superframes in transmit memory region */
#else
uint64_t cnt : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcmx_txcnt_s cn30xx;
struct cvmx_pcmx_txcnt_s cn31xx;
struct cvmx_pcmx_txcnt_s cn50xx;
} cvmx_pcmx_txcnt_t;
/**
* cvmx_pcm#_txmsk0
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txmsk0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Transmit mask bits for slots 63 to 0
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_txmsk0_s cn30xx;
struct cvmx_pcmx_txmsk0_s cn31xx;
struct cvmx_pcmx_txmsk0_s cn50xx;
} cvmx_pcmx_txmsk0_t;
/**
* cvmx_pcm#_txmsk1
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txmsk1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Transmit mask bits for slots 127 to 64
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_txmsk1_s cn30xx;
struct cvmx_pcmx_txmsk1_s cn31xx;
struct cvmx_pcmx_txmsk1_s cn50xx;
} cvmx_pcmx_txmsk1_t;
/**
* cvmx_pcm#_txmsk2
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txmsk2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Transmit mask bits for slots 191 to 128
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_txmsk2_s cn30xx;
struct cvmx_pcmx_txmsk2_s cn31xx;
struct cvmx_pcmx_txmsk2_s cn50xx;
} cvmx_pcmx_txmsk2_t;
/**
* cvmx_pcm#_txmsk3
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txmsk3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Transmit mask bits for slots 255 to 192
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_txmsk3_s cn30xx;
struct cvmx_pcmx_txmsk3_s cn31xx;
struct cvmx_pcmx_txmsk3_s cn50xx;
} cvmx_pcmx_txmsk3_t;
/**
* cvmx_pcm#_txmsk4
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txmsk4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Transmit mask bits for slots 319 to 256
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_txmsk4_s cn30xx;
struct cvmx_pcmx_txmsk4_s cn31xx;
struct cvmx_pcmx_txmsk4_s cn50xx;
} cvmx_pcmx_txmsk4_t;
/**
* cvmx_pcm#_txmsk5
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txmsk5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Transmit mask bits for slots 383 to 320
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_txmsk5_s cn30xx;
struct cvmx_pcmx_txmsk5_s cn31xx;
struct cvmx_pcmx_txmsk5_s cn50xx;
} cvmx_pcmx_txmsk5_t;
/**
* cvmx_pcm#_txmsk6
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txmsk6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Transmit mask bits for slots 447 to 384
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_txmsk6_s cn30xx;
struct cvmx_pcmx_txmsk6_s cn31xx;
struct cvmx_pcmx_txmsk6_s cn50xx;
} cvmx_pcmx_txmsk6_t;
/**
* cvmx_pcm#_txmsk7
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txmsk7_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t mask : 64; /**< Transmit mask bits for slots 511 to 448
(1 means transmit, 0 means don't transmit) */
#else
uint64_t mask : 64;
#endif
} s;
struct cvmx_pcmx_txmsk7_s cn30xx;
struct cvmx_pcmx_txmsk7_s cn31xx;
struct cvmx_pcmx_txmsk7_s cn50xx;
} cvmx_pcmx_txmsk7_t;
/**
* cvmx_pcm#_txstart
*/
typedef union
{
uint64_t u64;
struct cvmx_pcmx_txstart_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 33; /**< Starting address for the transmit memory region */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t addr : 33;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_pcmx_txstart_s cn30xx;
struct cvmx_pcmx_txstart_s cn31xx;
struct cvmx_pcmx_txstart_s cn50xx;
} cvmx_pcmx_txstart_t;
/**
* cvmx_pcm_clk#_cfg
*/
typedef union
{
uint64_t u64;
struct cvmx_pcm_clkx_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t fsyncgood : 1; /**< FSYNC status
If 1, the last frame had a correctly positioned
fsync pulse
If 0, none/extra fsync pulse seen on most recent
frame
NOTE: this is intended for startup. the FSYNCEXTRA
and FSYNCMISSING interrupts are intended for
detecting loss of sync during normal operation. */
uint64_t reserved_48_62 : 15;
uint64_t fsyncsamp : 16; /**< Number of ECLKs from internal BCLK edge to
sample FSYNC
NOTE: used to sync to the start of a frame and to
check for FSYNC errors. */
uint64_t reserved_26_31 : 6;
uint64_t fsynclen : 5; /**< Number of 1/2 BCLKs FSYNC is asserted for
NOTE: only used when GEN==1 */
uint64_t fsyncloc : 5; /**< FSYNC location, in 1/2 BCLKS before timeslot 0,
bit 0.
NOTE: also used to detect framing errors and
therefore must have a correct value even if GEN==0 */
uint64_t numslots : 10; /**< Number of 8-bit slots in a frame
NOTE: this, along with EXTRABIT and Fbclk
determines FSYNC frequency when GEN == 1
NOTE: also used to detect framing errors and
therefore must have a correct value even if GEN==0 */
uint64_t extrabit : 1; /**< If 0, no frame bit
If 1, add one extra bit time for frame bit
NOTE: if GEN == 1, then FSYNC will be delayed one
extra bit time.
NOTE: also used to detect framing errors and
therefore must have a correct value even if GEN==0
NOTE: the extra bit comes from the LSB/MSB of the
first byte of the frame in the transmit memory
region. LSB vs MSB is determined from the setting
of PCMn_TDM_CFG[LSBFIRST]. */
uint64_t bitlen : 2; /**< Number of BCLKs in a bit time.
0 : 1 BCLK
1 : 2 BCLKs
2 : 4 BCLKs
3 : operation undefined */
uint64_t bclkpol : 1; /**< If 0, BCLK rise edge is start of bit time
If 1, BCLK fall edge is start of bit time
NOTE: also used to detect framing errors and
therefore must have a correct value even if GEN==0 */
uint64_t fsyncpol : 1; /**< If 0, FSYNC idles low, asserts high
If 1, FSYNC idles high, asserts low
NOTE: also used to detect framing errors and
therefore must have a correct value even if GEN==0 */
uint64_t ena : 1; /**< If 0, Clock receiving logic is doing nothing
1, Clock receiving logic is looking for sync */
#else
uint64_t ena : 1;
uint64_t fsyncpol : 1;
uint64_t bclkpol : 1;
uint64_t bitlen : 2;
uint64_t extrabit : 1;
uint64_t numslots : 10;
uint64_t fsyncloc : 5;
uint64_t fsynclen : 5;
uint64_t reserved_26_31 : 6;
uint64_t fsyncsamp : 16;
uint64_t reserved_48_62 : 15;
uint64_t fsyncgood : 1;
#endif
} s;
struct cvmx_pcm_clkx_cfg_s cn30xx;
struct cvmx_pcm_clkx_cfg_s cn31xx;
struct cvmx_pcm_clkx_cfg_s cn50xx;
} cvmx_pcm_clkx_cfg_t;
/**
* cvmx_pcm_clk#_dbg
*/
typedef union
{
uint64_t u64;
struct cvmx_pcm_clkx_dbg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t debuginfo : 64; /**< Miscellaneous debug information */
#else
uint64_t debuginfo : 64;
#endif
} s;
struct cvmx_pcm_clkx_dbg_s cn30xx;
struct cvmx_pcm_clkx_dbg_s cn31xx;
struct cvmx_pcm_clkx_dbg_s cn50xx;
} cvmx_pcm_clkx_dbg_t;
/**
* cvmx_pcm_clk#_gen
*/
typedef union
{
uint64_t u64;
struct cvmx_pcm_clkx_gen_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t deltasamp : 16; /**< Signed number of ECLKs to move sampled BCLK edge
NOTE: the complete number of ECLKs to move is:
NUMSAMP + 2 + 1 + DELTASAMP
NUMSAMP to compensate for sampling delay
+ 2 to compensate for dual-rank synchronizer
+ 1 for uncertainity
+ DELTASAMP to CMA/debugging */
uint64_t numsamp : 16; /**< Number of ECLK samples to detect BCLK change when
receiving clock. */
uint64_t n : 32; /**< Determines BCLK frequency when generating clock
NOTE: Fbclk = Feclk * N / 2^32
N = (Fbclk / Feclk) * 2^32
NOTE: writing N == 0 stops the clock generator, and
causes bclk and fsync to be RECEIVED */
#else
uint64_t n : 32;
uint64_t numsamp : 16;
uint64_t deltasamp : 16;
#endif
} s;
struct cvmx_pcm_clkx_gen_s cn30xx;
struct cvmx_pcm_clkx_gen_s cn31xx;
struct cvmx_pcm_clkx_gen_s cn50xx;
} cvmx_pcm_clkx_gen_t;
/**
* cvmx_pcs#_an#_adv_reg
*
* Bits [15:9] in the Status Register indicate ability to operate as per those signalling specification,
* when misc ctl reg MAC_PHY bit is set to MAC mode. Bits [15:9] will all, always read 1'b0, indicating
* that the chip cannot operate in the corresponding modes.
*
* Bit [4] RM_FLT is a don't care when the selected mode is SGMII.
*
*
*
* PCS_AN_ADV_REG = AN Advertisement Register4
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_anx_adv_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t np : 1; /**< Always 0, no next page capability supported */
uint64_t reserved_14_14 : 1;
uint64_t rem_flt : 2; /**< [<13>,<12>]
0 0 Link OK XMIT=DATA
0 1 Link failure (loss of sync, XMIT!= DATA)
1 0 local device Offline
1 1 AN Error failure to complete AN
AN Error is set if resolution function
precludes operation with link partner */
uint64_t reserved_9_11 : 3;
uint64_t pause : 2; /**< [<8>, <7>] Pause frame flow capability across link
Exchanged during Auto Negotiation
0 0 No Pause
0 1 Symmetric pause
1 0 Asymmetric Pause
1 1 Both symm and asymm pause to local device */
uint64_t hfd : 1; /**< 1 means local device Half Duplex capable */
uint64_t fd : 1; /**< 1 means local device Full Duplex capable */
uint64_t reserved_0_4 : 5;
#else
uint64_t reserved_0_4 : 5;
uint64_t fd : 1;
uint64_t hfd : 1;
uint64_t pause : 2;
uint64_t reserved_9_11 : 3;
uint64_t rem_flt : 2;
uint64_t reserved_14_14 : 1;
uint64_t np : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_anx_adv_reg_s cn52xx;
struct cvmx_pcsx_anx_adv_reg_s cn52xxp1;
struct cvmx_pcsx_anx_adv_reg_s cn56xx;
struct cvmx_pcsx_anx_adv_reg_s cn56xxp1;
} cvmx_pcsx_anx_adv_reg_t;
/**
* cvmx_pcs#_an#_ext_st_reg
*
* NOTE:
* an_results_reg is don't care when AN_OVRD is set to 1. If AN_OVRD=0 and AN_CPT=1
* the an_results_reg is valid.
*
*
* PCS_AN_EXT_ST_REG = AN Extended Status Register15
* as per IEEE802.3 Clause 22
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_anx_ext_st_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t thou_xfd : 1; /**< 1 means PHY is 1000BASE-X Full Dup capable */
uint64_t thou_xhd : 1; /**< 1 means PHY is 1000BASE-X Half Dup capable */
uint64_t thou_tfd : 1; /**< 1 means PHY is 1000BASE-T Full Dup capable */
uint64_t thou_thd : 1; /**< 1 means PHY is 1000BASE-T Half Dup capable */
uint64_t reserved_0_11 : 12;
#else
uint64_t reserved_0_11 : 12;
uint64_t thou_thd : 1;
uint64_t thou_tfd : 1;
uint64_t thou_xhd : 1;
uint64_t thou_xfd : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_anx_ext_st_reg_s cn52xx;
struct cvmx_pcsx_anx_ext_st_reg_s cn52xxp1;
struct cvmx_pcsx_anx_ext_st_reg_s cn56xx;
struct cvmx_pcsx_anx_ext_st_reg_s cn56xxp1;
} cvmx_pcsx_anx_ext_st_reg_t;
/**
* cvmx_pcs#_an#_lp_abil_reg
*
* PCS_AN_LP_ABIL_REG = AN link Partner Ability Register5
* as per IEEE802.3 Clause 37
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_anx_lp_abil_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t np : 1; /**< 1=lp next page capable, 0=lp not next page capable */
uint64_t ack : 1; /**< 1=Acknowledgement received */
uint64_t rem_flt : 2; /**< [<13>,<12>] Link Partner's link status
0 0 Link OK
0 1 Offline
1 0 Link failure
1 1 AN Error */
uint64_t reserved_9_11 : 3;
uint64_t pause : 2; /**< [<8>, <7>] Link Partner Pause setting
0 0 No Pause
0 1 Symmetric pause
1 0 Asymmetric Pause
1 1 Both symm and asymm pause to local device */
uint64_t hfd : 1; /**< 1 means link partner Half Duplex capable */
uint64_t fd : 1; /**< 1 means link partner Full Duplex capable */
uint64_t reserved_0_4 : 5;
#else
uint64_t reserved_0_4 : 5;
uint64_t fd : 1;
uint64_t hfd : 1;
uint64_t pause : 2;
uint64_t reserved_9_11 : 3;
uint64_t rem_flt : 2;
uint64_t ack : 1;
uint64_t np : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_anx_lp_abil_reg_s cn52xx;
struct cvmx_pcsx_anx_lp_abil_reg_s cn52xxp1;
struct cvmx_pcsx_anx_lp_abil_reg_s cn56xx;
struct cvmx_pcsx_anx_lp_abil_reg_s cn56xxp1;
} cvmx_pcsx_anx_lp_abil_reg_t;
/**
* cvmx_pcs#_an#_results_reg
*
* PCS_AN_RESULTS_REG = AN Results Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_anx_results_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t pause : 2; /**< [<6>, <5>] PAUSE Selection (Don't care for SGMII)
0 0 Disable Pause, TX and RX
0 1 Enable pause frames RX only
1 0 Enable Pause frames TX only
1 1 Enable pause frames TX and RX */
uint64_t spd : 2; /**< [<4>, <3>] Link Speed Selection
0 0 10Mb/s
0 1 100Mb/s
1 0 1000Mb/s
1 1 RSVD */
uint64_t an_cpt : 1; /**< 1=AN Completed, 0=AN not completed or failed */
uint64_t dup : 1; /**< 1=Full Duplex, 0=Half Duplex */
uint64_t link_ok : 1; /**< 1=Link up(OK), 0=Link down */
#else
uint64_t link_ok : 1;
uint64_t dup : 1;
uint64_t an_cpt : 1;
uint64_t spd : 2;
uint64_t pause : 2;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_pcsx_anx_results_reg_s cn52xx;
struct cvmx_pcsx_anx_results_reg_s cn52xxp1;
struct cvmx_pcsx_anx_results_reg_s cn56xx;
struct cvmx_pcsx_anx_results_reg_s cn56xxp1;
} cvmx_pcsx_anx_results_reg_t;
/**
* cvmx_pcs#_int#_en_reg
*
* NOTE: RXERR and TXERR conditions to be discussed with Dan before finalising
*
*
* PCS Interrupt Enable Register
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_intx_en_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t dup : 1; /**< Enable duplex mode changed interrupt */
uint64_t sync_bad_en : 1; /**< Enable rx sync st machine in bad state interrupt */
uint64_t an_bad_en : 1; /**< Enable AN state machine bad state interrupt */
uint64_t rxlock_en : 1; /**< Enable rx code group sync/bit lock failure interrupt */
uint64_t rxbad_en : 1; /**< Enable rx state machine in bad state interrupt */
uint64_t rxerr_en : 1; /**< Enable RX error condition interrupt */
uint64_t txbad_en : 1; /**< Enable tx state machine in bad state interrupt */
uint64_t txfifo_en : 1; /**< Enable tx fifo overflow condition interrupt */
uint64_t txfifu_en : 1; /**< Enable tx fifo underflow condition intrrupt */
uint64_t an_err_en : 1; /**< Enable AN Error condition interrupt */
uint64_t xmit_en : 1; /**< Enable XMIT variable state change interrupt */
uint64_t lnkspd_en : 1; /**< Enable Link Speed has changed interrupt */
#else
uint64_t lnkspd_en : 1;
uint64_t xmit_en : 1;
uint64_t an_err_en : 1;
uint64_t txfifu_en : 1;
uint64_t txfifo_en : 1;
uint64_t txbad_en : 1;
uint64_t rxerr_en : 1;
uint64_t rxbad_en : 1;
uint64_t rxlock_en : 1;
uint64_t an_bad_en : 1;
uint64_t sync_bad_en : 1;
uint64_t dup : 1;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_pcsx_intx_en_reg_s cn52xx;
struct cvmx_pcsx_intx_en_reg_s cn52xxp1;
struct cvmx_pcsx_intx_en_reg_s cn56xx;
struct cvmx_pcsx_intx_en_reg_s cn56xxp1;
} cvmx_pcsx_intx_en_reg_t;
/**
* cvmx_pcs#_int#_reg
*
* SGMII bit [12] is really a misnomer, it is a decode of pi_qlm_cfg pins to indicate SGMII or 1000Base-X modes.
*
* Note: MODE bit
* When MODE=1, 1000Base-X mode is selected. Auto negotiation will follow IEEE 802.3 clause 37.
* When MODE=0, SGMII mode is selected and the following note will apply.
* Repeat note from SGM_AN_ADV register
* NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg
* is set (1=PHY mode). If the bit is not set (0=MAC mode), the tx_config_reg[14] becomes ACK bit and [0] is always 1.
* All other bits in tx_config_reg sent will be 0. The PHY dictates the Auto Negotiation results.
*
* PCS Interrupt Register
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_intx_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t dup : 1; /**< Set whenever Duplex mode changes on the link */
uint64_t sync_bad : 1; /**< Set by HW whenever rx sync st machine reaches a bad
state. Should never be set during normal operation */
uint64_t an_bad : 1; /**< Set by HW whenever AN st machine reaches a bad
state. Should never be set during normal operation */
uint64_t rxlock : 1; /**< Set by HW whenever code group Sync or bit lock
failure occurs
Cannot fire in loopback1 mode */
uint64_t rxbad : 1; /**< Set by HW whenever rx st machine reaches a bad
state. Should never be set during normal operation */
uint64_t rxerr : 1; /**< Set whenever RX receives a code group error in
10 bit to 8 bit decode logic
Cannot fire in loopback1 mode */
uint64_t txbad : 1; /**< Set by HW whenever tx st machine reaches a bad
state. Should never be set during normal operation */
uint64_t txfifo : 1; /**< Set whenever HW detects a TX fifo overflow
condition */
uint64_t txfifu : 1; /**< Set whenever HW detects a TX fifo underflowflow
condition */
uint64_t an_err : 1; /**< AN Error, AN resolution function failed */
uint64_t xmit : 1; /**< Set whenever HW detects a change in the XMIT
variable. XMIT variable states are IDLE, CONFIG and
DATA */
uint64_t lnkspd : 1; /**< Set by HW whenever Link Speed has changed */
#else
uint64_t lnkspd : 1;
uint64_t xmit : 1;
uint64_t an_err : 1;
uint64_t txfifu : 1;
uint64_t txfifo : 1;
uint64_t txbad : 1;
uint64_t rxerr : 1;
uint64_t rxbad : 1;
uint64_t rxlock : 1;
uint64_t an_bad : 1;
uint64_t sync_bad : 1;
uint64_t dup : 1;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_pcsx_intx_reg_s cn52xx;
struct cvmx_pcsx_intx_reg_s cn52xxp1;
struct cvmx_pcsx_intx_reg_s cn56xx;
struct cvmx_pcsx_intx_reg_s cn56xxp1;
} cvmx_pcsx_intx_reg_t;
/**
* cvmx_pcs#_link#_timer_count_reg
*
* PCS_LINK_TIMER_COUNT_REG = 1.6ms nominal link timer register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_linkx_timer_count_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t count : 16; /**< (core clock period times 1024) times "COUNT" should
be 1.6ms(SGMII)/10ms(otherwise) which is the link
timer used in auto negotiation.
Reset assums a 700MHz eclk for 1.6ms link timer */
#else
uint64_t count : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_linkx_timer_count_reg_s cn52xx;
struct cvmx_pcsx_linkx_timer_count_reg_s cn52xxp1;
struct cvmx_pcsx_linkx_timer_count_reg_s cn56xx;
struct cvmx_pcsx_linkx_timer_count_reg_s cn56xxp1;
} cvmx_pcsx_linkx_timer_count_reg_t;
/**
* cvmx_pcs#_log_anl#_reg
*
* PCS Logic Analyzer Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_log_anlx_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t lafifovfl : 1; /**< 1=logic analyser fif overflowed during packetization
Write 1 to clear this bit */
uint64_t la_en : 1; /**< 1= Logic Analyzer enabled, 0=Logic Analyzer disabled */
uint64_t pkt_sz : 2; /**< [<1>, <0>] Logic Analyzer Packet Size
0 0 Packet size 1k bytes
0 1 Packet size 4k bytes
1 0 Packet size 8k bytes
1 1 Packet size 16k bytes */
#else
uint64_t pkt_sz : 2;
uint64_t la_en : 1;
uint64_t lafifovfl : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_pcsx_log_anlx_reg_s cn52xx;
struct cvmx_pcsx_log_anlx_reg_s cn52xxp1;
struct cvmx_pcsx_log_anlx_reg_s cn56xx;
struct cvmx_pcsx_log_anlx_reg_s cn56xxp1;
} cvmx_pcsx_log_anlx_reg_t;
/**
* cvmx_pcs#_misc#_ctl_reg
*
* SGMII Misc Control Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_miscx_ctl_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t sgmii : 1; /**< 1=SGMII or 1000Base-X mode selected,
0=XAUI or PCIE mode selected
This bit represents pi_qlm1/3_cfg[1:0] pin status */
uint64_t gmxeno : 1; /**< GMX Enable override. When set to 1, forces GMX to
appear disabled. The enable/disable status of GMX
is checked only at SOP of every packet. */
uint64_t loopbck2 : 1; /**< Sets external loopback mode to return rx data back
out via tx data path. 0=no loopback, 1=loopback */
uint64_t mac_phy : 1; /**< 0=MAC, 1=PHY decides the tx_config_reg value to be
sent during auto negotiation.
See SGMII spec ENG-46158 from CISCO */
uint64_t mode : 1; /**< 0=SGMII or 1= 1000 Base X */
uint64_t an_ovrd : 1; /**< 0=disable, 1= enable over ride AN results
Auto negotiation is allowed to happen but the
results are ignored when set. Duplex and Link speed
values are set from the pcs_mr_ctrl reg */
uint64_t samp_pt : 7; /**< Byte# in elongated frames for 10/100Mb/s operation
for data sampling on RX side in PCS.
Recommended values are 0x5 for 100Mb/s operation
and 0x32 for 10Mb/s operation.
For 10Mb/s operaton this field should be set to a
value less than 99 and greater than 0. If set out
of this range a value of 50 will be used for actual
sampling internally without affecting the CSR field
For 100Mb/s operation this field should be set to a
value less than 9 and greater than 0. If set out of
this range a value of 5 will be used for actual
sampling internally without affecting the CSR field */
#else
uint64_t samp_pt : 7;
uint64_t an_ovrd : 1;
uint64_t mode : 1;
uint64_t mac_phy : 1;
uint64_t loopbck2 : 1;
uint64_t gmxeno : 1;
uint64_t sgmii : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_pcsx_miscx_ctl_reg_s cn52xx;
struct cvmx_pcsx_miscx_ctl_reg_s cn52xxp1;
struct cvmx_pcsx_miscx_ctl_reg_s cn56xx;
struct cvmx_pcsx_miscx_ctl_reg_s cn56xxp1;
} cvmx_pcsx_miscx_ctl_reg_t;
/**
* cvmx_pcs#_mr#_control_reg
*
* PCS_MR_CONTROL_REG = Control Register0
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_mrx_control_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t reset : 1; /**< 1=SW Reset, the bit will return to 0 after pcs has
been reset. Takes 32 eclk cycles to reset pcs */
uint64_t loopbck1 : 1; /**< 0=normal operation, 1=loopback. The loopback mode
will return(loopback) tx data from GMII tx back to
GMII rx interface. The loopback happens in the pcs
module. Auto Negotiation will be disabled even if
the AN_EN bit is set, during loopback */
uint64_t spdlsb : 1; /**< See bit 6 description */
uint64_t an_en : 1; /**< 1=AN Enable, 0=AN Disable */
uint64_t pwr_dn : 1; /**< 1=Power Down(HW reset), 0=Normal operation */
uint64_t reserved_10_10 : 1;
uint64_t rst_an : 1; /**< If bit 12 is set and bit 3 of status reg is 1
Auto Negotiation begins. Else,SW writes are ignored
and this bit remians at 0. This bit clears itself
to 0, when AN starts. */
uint64_t dup : 1; /**< 1=full duplex, 0=half duplex; effective only if AN
disabled. If status register bits [15:9] and and
extended status reg bits [15:12] allow only one
duplex mode|, this bit will correspond to that
value and any attempt to write will be ignored. */
uint64_t coltst : 1; /**< 1=enable COL signal test, 0=disable test
During COL test, the COL signal will reflect the
GMII TX_EN signal with less than 16BT delay */
uint64_t spdmsb : 1; /**< [<6>, <13>]Link Speed effective only if AN disabled
0 0 10Mb/s
0 1 100Mb/s
1 0 1000Mb/s
1 1 RSVD */
uint64_t uni : 1; /**< Unidirectional (Std 802.3-2005, Clause 66.2)
This bit will override the AN_EN bit and disable
auto-negotiation variable mr_an_enable, when set
Used in both 1000Base-X and SGMII modes */
uint64_t reserved_0_4 : 5;
#else
uint64_t reserved_0_4 : 5;
uint64_t uni : 1;
uint64_t spdmsb : 1;
uint64_t coltst : 1;
uint64_t dup : 1;
uint64_t rst_an : 1;
uint64_t reserved_10_10 : 1;
uint64_t pwr_dn : 1;
uint64_t an_en : 1;
uint64_t spdlsb : 1;
uint64_t loopbck1 : 1;
uint64_t reset : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_mrx_control_reg_s cn52xx;
struct cvmx_pcsx_mrx_control_reg_s cn52xxp1;
struct cvmx_pcsx_mrx_control_reg_s cn56xx;
struct cvmx_pcsx_mrx_control_reg_s cn56xxp1;
} cvmx_pcsx_mrx_control_reg_t;
/**
* cvmx_pcs#_mr#_status_reg
*
* NOTE:
* Whenever AN_EN bit[12] is set, Auto negotiation is allowed to happen. The results
* of the auto negotiation process set the fields in the AN_RESULTS reg. When AN_EN is not set,
* AN_RESULTS reg is don't care. The effective SPD, DUP etc.. get their values
* from the pcs_mr_ctrl reg.
*
* PCS_MR_STATUS_REG = Status Register1
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_mrx_status_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t hun_t4 : 1; /**< 1 means 100Base-T4 capable */
uint64_t hun_xfd : 1; /**< 1 means 100Base-X Full Duplex */
uint64_t hun_xhd : 1; /**< 1 means 100Base-X Half Duplex */
uint64_t ten_fd : 1; /**< 1 means 10Mb/s Full Duplex */
uint64_t ten_hd : 1; /**< 1 means 10Mb/s Half Duplex */
uint64_t hun_t2fd : 1; /**< 1 means 100Base-T2 Full Duplex */
uint64_t hun_t2hd : 1; /**< 1 means 100Base-T2 Half Duplex */
uint64_t ext_st : 1; /**< 1 means extended status info in reg15 */
uint64_t reserved_7_7 : 1;
uint64_t prb_sup : 1; /**< 1 means able to work without preamble bytes at the
beginning of frames. 0 means not able to accept
frames without preamble bytes preceding them. */
uint64_t an_cpt : 1; /**< 1 means Auto Negotiation is complete and the
contents of the an_results_reg are valid. */
uint64_t rm_flt : 1; /**< Set to 1 when remote flt condition occurs. This bit
implements a latching Hi behavior. It is cleared by
SW read of this reg or when reset bit [15] in
Control Reg is asserted.
See an adv reg[13:12] for flt conditions */
uint64_t an_abil : 1; /**< 1 means Auto Negotiation capable */
uint64_t lnk_st : 1; /**< 1=link up, 0=link down. Set during AN process
Set whenever XMIT=DATA. Latching Lo behavior when
link goes down. Link down value of the bit stays
low until SW reads the reg. */
uint64_t reserved_1_1 : 1;
uint64_t extnd : 1; /**< Always 0, no extended capability regs present */
#else
uint64_t extnd : 1;
uint64_t reserved_1_1 : 1;
uint64_t lnk_st : 1;
uint64_t an_abil : 1;
uint64_t rm_flt : 1;
uint64_t an_cpt : 1;
uint64_t prb_sup : 1;
uint64_t reserved_7_7 : 1;
uint64_t ext_st : 1;
uint64_t hun_t2hd : 1;
uint64_t hun_t2fd : 1;
uint64_t ten_hd : 1;
uint64_t ten_fd : 1;
uint64_t hun_xhd : 1;
uint64_t hun_xfd : 1;
uint64_t hun_t4 : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_mrx_status_reg_s cn52xx;
struct cvmx_pcsx_mrx_status_reg_s cn52xxp1;
struct cvmx_pcsx_mrx_status_reg_s cn56xx;
struct cvmx_pcsx_mrx_status_reg_s cn56xxp1;
} cvmx_pcsx_mrx_status_reg_t;
/**
* cvmx_pcs#_rx#_states_reg
*
* PCS_RX_STATES_REG = RX State Machines states register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_rxx_states_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t rx_bad : 1; /**< Receive state machine in an illegal state */
uint64_t rx_st : 5; /**< Receive state machine state */
uint64_t sync_bad : 1; /**< Receive synchronization SM in an illegal state */
uint64_t sync : 4; /**< Receive synchronization SM state */
uint64_t an_bad : 1; /**< Auto Negotiation state machine in an illegal state */
uint64_t an_st : 4; /**< Auto Negotiation state machine state */
#else
uint64_t an_st : 4;
uint64_t an_bad : 1;
uint64_t sync : 4;
uint64_t sync_bad : 1;
uint64_t rx_st : 5;
uint64_t rx_bad : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_rxx_states_reg_s cn52xx;
struct cvmx_pcsx_rxx_states_reg_s cn52xxp1;
struct cvmx_pcsx_rxx_states_reg_s cn56xx;
struct cvmx_pcsx_rxx_states_reg_s cn56xxp1;
} cvmx_pcsx_rxx_states_reg_t;
/**
* cvmx_pcs#_rx#_sync_reg
*
* Note:
* r_tx_rx_polarity_reg bit [2] will show correct polarity needed on the link receive path after code grp synchronization is achieved.
*
*
* PCS_RX_SYNC_REG = Code Group synchronization reg
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_rxx_sync_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t sync : 1; /**< 1 means code group synchronization achieved */
uint64_t bit_lock : 1; /**< 1 means bit lock achieved */
#else
uint64_t bit_lock : 1;
uint64_t sync : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_pcsx_rxx_sync_reg_s cn52xx;
struct cvmx_pcsx_rxx_sync_reg_s cn52xxp1;
struct cvmx_pcsx_rxx_sync_reg_s cn56xx;
struct cvmx_pcsx_rxx_sync_reg_s cn56xxp1;
} cvmx_pcsx_rxx_sync_reg_t;
/**
* cvmx_pcs#_sgm#_an_adv_reg
*
* SGMII AN Advertisement Register (sent out as tx_config_reg)
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_sgmx_an_adv_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t link : 1; /**< Link status 1 Link Up, 0 Link Down */
uint64_t ack : 1; /**< Auto negotiation ack */
uint64_t reserved_13_13 : 1;
uint64_t dup : 1; /**< Duplex mode 1=full duplex, 0=half duplex */
uint64_t speed : 2; /**< Link Speed
0 0 10Mb/s
0 1 100Mb/s
1 0 1000Mb/s
1 1 RSVD */
uint64_t reserved_1_9 : 9;
uint64_t one : 1; /**< Always set to match tx_config_reg<0> */
#else
uint64_t one : 1;
uint64_t reserved_1_9 : 9;
uint64_t speed : 2;
uint64_t dup : 1;
uint64_t reserved_13_13 : 1;
uint64_t ack : 1;
uint64_t link : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_sgmx_an_adv_reg_s cn52xx;
struct cvmx_pcsx_sgmx_an_adv_reg_s cn52xxp1;
struct cvmx_pcsx_sgmx_an_adv_reg_s cn56xx;
struct cvmx_pcsx_sgmx_an_adv_reg_s cn56xxp1;
} cvmx_pcsx_sgmx_an_adv_reg_t;
/**
* cvmx_pcs#_sgm#_lp_adv_reg
*
* NOTE: The SGMII AN Advertisement Register above will be sent during Auto Negotiation if the MAC_PHY mode bit in misc_ctl_reg
* is set (1=PHY mode). If the bit is not set (0=MAC mode), the tx_config_reg[14] becomes ACK bit and [0] is always 1.
* All other bits in tx_config_reg sent will be 0. The PHY dictates the Auto Negotiation results.
*
* SGMII LP Advertisement Register (received as rx_config_reg)
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_sgmx_lp_adv_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t link : 1; /**< Link status 1 Link Up, 0 Link Down */
uint64_t reserved_13_14 : 2;
uint64_t dup : 1; /**< Duplex mode 1=full duplex, 0=half duplex */
uint64_t speed : 2; /**< Link Speed
0 0 10Mb/s
0 1 100Mb/s
1 0 1000Mb/s
1 1 RSVD */
uint64_t reserved_1_9 : 9;
uint64_t one : 1; /**< Always set to match tx_config_reg<0> */
#else
uint64_t one : 1;
uint64_t reserved_1_9 : 9;
uint64_t speed : 2;
uint64_t dup : 1;
uint64_t reserved_13_14 : 2;
uint64_t link : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsx_sgmx_lp_adv_reg_s cn52xx;
struct cvmx_pcsx_sgmx_lp_adv_reg_s cn52xxp1;
struct cvmx_pcsx_sgmx_lp_adv_reg_s cn56xx;
struct cvmx_pcsx_sgmx_lp_adv_reg_s cn56xxp1;
} cvmx_pcsx_sgmx_lp_adv_reg_t;
/**
* cvmx_pcs#_tx#_states_reg
*
* PCS_TX_STATES_REG = TX State Machines states register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_txx_states_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t xmit : 2; /**< 0=undefined, 1=config, 2=idle, 3=data */
uint64_t tx_bad : 1; /**< Xmit state machine in a bad state */
uint64_t ord_st : 4; /**< Xmit ordered set state machine state */
#else
uint64_t ord_st : 4;
uint64_t tx_bad : 1;
uint64_t xmit : 2;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_pcsx_txx_states_reg_s cn52xx;
struct cvmx_pcsx_txx_states_reg_s cn52xxp1;
struct cvmx_pcsx_txx_states_reg_s cn56xx;
struct cvmx_pcsx_txx_states_reg_s cn56xxp1;
} cvmx_pcsx_txx_states_reg_t;
/**
* cvmx_pcs#_tx_rx#_polarity_reg
*
* PCS_POLARITY_REG = TX_RX polarity reg
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsx_tx_rxx_polarity_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t rxovrd : 1; /**< When 0, <2> determines polarity
when 1, <1> determines polarity */
uint64_t autorxpl : 1; /**< Auto RX polarity detected. 1=inverted, 0=normal
This bit always represents the correct rx polarity
setting needed for successful rx path operartion,
once a successful code group sync is obtained */
uint64_t rxplrt : 1; /**< 1 is inverted polarity, 0 is normal polarity */
uint64_t txplrt : 1; /**< 1 is inverted polarity, 0 is normal polarity */
#else
uint64_t txplrt : 1;
uint64_t rxplrt : 1;
uint64_t autorxpl : 1;
uint64_t rxovrd : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_pcsx_tx_rxx_polarity_reg_s cn52xx;
struct cvmx_pcsx_tx_rxx_polarity_reg_s cn52xxp1;
struct cvmx_pcsx_tx_rxx_polarity_reg_s cn56xx;
struct cvmx_pcsx_tx_rxx_polarity_reg_s cn56xxp1;
} cvmx_pcsx_tx_rxx_polarity_reg_t;
/**
* cvmx_pcsx#_10gbx_status_reg
*
* PCSX_10GBX_STATUS_REG = 10gbx_status_reg
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_10gbx_status_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t alignd : 1; /**< 1=Lane alignment achieved, 0=Lanes not aligned */
uint64_t pattst : 1; /**< Always at 0, no pattern testing capability */
uint64_t reserved_4_10 : 7;
uint64_t l3sync : 1; /**< 1=Rcv lane 3 code grp synchronized, 0=not sync'ed */
uint64_t l2sync : 1; /**< 1=Rcv lane 2 code grp synchronized, 0=not sync'ed */
uint64_t l1sync : 1; /**< 1=Rcv lane 1 code grp synchronized, 0=not sync'ed */
uint64_t l0sync : 1; /**< 1=Rcv lane 0 code grp synchronized, 0=not sync'ed */
#else
uint64_t l0sync : 1;
uint64_t l1sync : 1;
uint64_t l2sync : 1;
uint64_t l3sync : 1;
uint64_t reserved_4_10 : 7;
uint64_t pattst : 1;
uint64_t alignd : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_pcsxx_10gbx_status_reg_s cn52xx;
struct cvmx_pcsxx_10gbx_status_reg_s cn52xxp1;
struct cvmx_pcsxx_10gbx_status_reg_s cn56xx;
struct cvmx_pcsxx_10gbx_status_reg_s cn56xxp1;
} cvmx_pcsxx_10gbx_status_reg_t;
/**
* cvmx_pcsx#_bist_status_reg
*
* NOTE: Logic Analyzer is enabled with LA_EN for xaui only. PKT_SZ is effective only when LA_EN=1
* For normal operation(xaui), this bit must be 0. The dropped lane is used to send rxc[3:0].
* See pcs.csr for sgmii/1000Base-X logic analyzer mode.
* For full description see document at .../rtl/pcs/readme_logic_analyzer.txt
*
*
* PCSX Bist Status Register
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_bist_status_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t bist_status : 1; /**< 1=bist failure, 0=bisted memory ok or bist in progress
pcsx.tx_sm.drf8x36m1_async_bist */
#else
uint64_t bist_status : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_pcsxx_bist_status_reg_s cn52xx;
struct cvmx_pcsxx_bist_status_reg_s cn52xxp1;
struct cvmx_pcsxx_bist_status_reg_s cn56xx;
struct cvmx_pcsxx_bist_status_reg_s cn56xxp1;
} cvmx_pcsxx_bist_status_reg_t;
/**
* cvmx_pcsx#_bit_lock_status_reg
*
* LN_SWAP for XAUI is to simplify interconnection layout between devices
*
*
* PCSX Bit Lock Status Register
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_bit_lock_status_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t bitlck3 : 1; /**< Receive Lane 3 bit lock status */
uint64_t bitlck2 : 1; /**< Receive Lane 2 bit lock status */
uint64_t bitlck1 : 1; /**< Receive Lane 1 bit lock status */
uint64_t bitlck0 : 1; /**< Receive Lane 0 bit lock status */
#else
uint64_t bitlck0 : 1;
uint64_t bitlck1 : 1;
uint64_t bitlck2 : 1;
uint64_t bitlck3 : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_pcsxx_bit_lock_status_reg_s cn52xx;
struct cvmx_pcsxx_bit_lock_status_reg_s cn52xxp1;
struct cvmx_pcsxx_bit_lock_status_reg_s cn56xx;
struct cvmx_pcsxx_bit_lock_status_reg_s cn56xxp1;
} cvmx_pcsxx_bit_lock_status_reg_t;
/**
* cvmx_pcsx#_control1_reg
*
* NOTE: Logic Analyzer is enabled with LA_EN for the specified PCS lane only. PKT_SZ is effective only when LA_EN=1
* For normal operation(sgmii or 1000Base-X), this bit must be 0.
* See pcsx.csr for xaui logic analyzer mode.
* For full description see document at .../rtl/pcs/readme_logic_analyzer.txt
*
*
* PCSX regs follow IEEE Std 802.3-2005, Section: 45.2.3
*
*
* PCSX_CONTROL1_REG = Control Register1
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_control1_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t reset : 1; /**< 1=SW PCSX Reset, the bit will return to 0 after pcs
has been reset. Takes 32 eclk cycles to reset pcs
0=Normal operation */
uint64_t loopbck1 : 1; /**< 0=normal operation, 1=internal loopback mode
xgmii tx data received from gmx tx port is returned
back into gmx, xgmii rx port. */
uint64_t spdsel1 : 1; /**< See bit 6 description */
uint64_t reserved_12_12 : 1;
uint64_t lo_pwr : 1; /**< The status of this bit has no effect on operation
of the PCS sublayer. */
uint64_t reserved_7_10 : 4;
uint64_t spdsel0 : 1; /**< SPDSEL1 and SPDSEL0 are always at 1'b1. Write has
no effect.
[<6>, <13>]Link Speed selection
1 1 Bits 5:2 select speed */
uint64_t spd : 4; /**< Always select 10Gb/s, writes have no effect */
uint64_t reserved_0_1 : 2;
#else
uint64_t reserved_0_1 : 2;
uint64_t spd : 4;
uint64_t spdsel0 : 1;
uint64_t reserved_7_10 : 4;
uint64_t lo_pwr : 1;
uint64_t reserved_12_12 : 1;
uint64_t spdsel1 : 1;
uint64_t loopbck1 : 1;
uint64_t reset : 1;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsxx_control1_reg_s cn52xx;
struct cvmx_pcsxx_control1_reg_s cn52xxp1;
struct cvmx_pcsxx_control1_reg_s cn56xx;
struct cvmx_pcsxx_control1_reg_s cn56xxp1;
} cvmx_pcsxx_control1_reg_t;
/**
* cvmx_pcsx#_control2_reg
*
* PCSX_CONTROL2_REG = Control Register2
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_control2_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t type : 2; /**< Always 2'b01, 10GBASE-X only supported */
#else
uint64_t type : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_pcsxx_control2_reg_s cn52xx;
struct cvmx_pcsxx_control2_reg_s cn52xxp1;
struct cvmx_pcsxx_control2_reg_s cn56xx;
struct cvmx_pcsxx_control2_reg_s cn56xxp1;
} cvmx_pcsxx_control2_reg_t;
/**
* cvmx_pcsx#_int_en_reg
*
* PCSX Interrupt Enable Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_int_en_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t algnlos_en : 1; /**< Enable ALGNLOS interrupt */
uint64_t synlos_en : 1; /**< Enable SYNLOS interrupt */
uint64_t bitlckls_en : 1; /**< Enable BITLCKLS interrupt */
uint64_t rxsynbad_en : 1; /**< Enable RXSYNBAD interrupt */
uint64_t rxbad_en : 1; /**< Enable RXBAD interrupt */
uint64_t txflt_en : 1; /**< Enable TXFLT interrupt */
#else
uint64_t txflt_en : 1;
uint64_t rxbad_en : 1;
uint64_t rxsynbad_en : 1;
uint64_t bitlckls_en : 1;
uint64_t synlos_en : 1;
uint64_t algnlos_en : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_pcsxx_int_en_reg_s cn52xx;
struct cvmx_pcsxx_int_en_reg_s cn52xxp1;
struct cvmx_pcsxx_int_en_reg_s cn56xx;
struct cvmx_pcsxx_int_en_reg_s cn56xxp1;
} cvmx_pcsxx_int_en_reg_t;
/**
* cvmx_pcsx#_int_reg
*
* PCSX Interrupt Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t algnlos : 1; /**< Set when XAUI lanes lose alignment */
uint64_t synlos : 1; /**< Set when Code group sync lost on 1 or more lanes */
uint64_t bitlckls : 1; /**< Set when Bit lock lost on 1 or more xaui lanes */
uint64_t rxsynbad : 1; /**< Set when RX code grp sync st machine in bad state
in one of the 4 xaui lanes */
uint64_t rxbad : 1; /**< Set when RX state machine in bad state */
uint64_t txflt : 1; /**< None defined at this time, always 0x0 */
#else
uint64_t txflt : 1;
uint64_t rxbad : 1;
uint64_t rxsynbad : 1;
uint64_t bitlckls : 1;
uint64_t synlos : 1;
uint64_t algnlos : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_pcsxx_int_reg_s cn52xx;
struct cvmx_pcsxx_int_reg_s cn52xxp1;
struct cvmx_pcsxx_int_reg_s cn56xx;
struct cvmx_pcsxx_int_reg_s cn56xxp1;
} cvmx_pcsxx_int_reg_t;
/**
* cvmx_pcsx#_log_anl_reg
*
* PCSX Logic Analyzer Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_log_anl_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t enc_mode : 1; /**< 1=send xaui encoded data, 0=send xaui raw data to GMX
See .../rtl/pcs/readme_logic_analyzer.txt for details */
uint64_t drop_ln : 2; /**< xaui lane# to drop from logic analyzer packets
[<5>, <4>] Drop lane \#
0 0 Drop lane 0 data
0 1 Drop lane 1 data
1 0 Drop lane 2 data
1 1 Drop lane 3 data */
uint64_t lafifovfl : 1; /**< 1=logic analyser fif overflowed one or more times
during packetization.
Write 1 to clear this bit */
uint64_t la_en : 1; /**< 1= Logic Analyzer enabled, 0=Logic Analyzer disabled */
uint64_t pkt_sz : 2; /**< [<1>, <0>] Logic Analyzer Packet Size
0 0 Packet size 1k bytes
0 1 Packet size 4k bytes
1 0 Packet size 8k bytes
1 1 Packet size 16k bytes */
#else
uint64_t pkt_sz : 2;
uint64_t la_en : 1;
uint64_t lafifovfl : 1;
uint64_t drop_ln : 2;
uint64_t enc_mode : 1;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_pcsxx_log_anl_reg_s cn52xx;
struct cvmx_pcsxx_log_anl_reg_s cn52xxp1;
struct cvmx_pcsxx_log_anl_reg_s cn56xx;
struct cvmx_pcsxx_log_anl_reg_s cn56xxp1;
} cvmx_pcsxx_log_anl_reg_t;
/**
* cvmx_pcsx#_misc_ctl_reg
*
* RX lane polarity vector [3:0] = XOR_RXPLRT<9:6> ^ [4[RXPLRT<1>]];
*
* TX lane polarity vector [3:0] = XOR_TXPLRT<5:2> ^ [4[TXPLRT<0>]];
*
* In short keep <1:0> to 2'b00, and use <5:2> and <9:6> fields to define per lane polarities
*
*
*
* PCSX Misc Control Register
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_misc_ctl_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t tx_swap : 1; /**< 0=do not swap xaui lanes going out to qlm's
1=swap lanes 3 <-> 0 and 2 <-> 1 */
uint64_t rx_swap : 1; /**< 0=do not swap xaui lanes coming in from qlm's
1=swap lanes 3 <-> 0 and 2 <-> 1 */
uint64_t xaui : 1; /**< 1=XAUI mode selected, 0=not XAUI mode selected
This bit represents pi_qlm1/3_cfg[1:0] pin status */
uint64_t gmxeno : 1; /**< GMX port enable override, GMX en/dis status is held
during data packet reception. */
#else
uint64_t gmxeno : 1;
uint64_t xaui : 1;
uint64_t rx_swap : 1;
uint64_t tx_swap : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_pcsxx_misc_ctl_reg_s cn52xx;
struct cvmx_pcsxx_misc_ctl_reg_s cn52xxp1;
struct cvmx_pcsxx_misc_ctl_reg_s cn56xx;
struct cvmx_pcsxx_misc_ctl_reg_s cn56xxp1;
} cvmx_pcsxx_misc_ctl_reg_t;
/**
* cvmx_pcsx#_rx_sync_states_reg
*
* PCSX_RX_SYNC_STATES_REG = Receive Sync States Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_rx_sync_states_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t sync3st : 4; /**< Receive lane 3 code grp sync state machine state */
uint64_t sync2st : 4; /**< Receive lane 2 code grp sync state machine state */
uint64_t sync1st : 4; /**< Receive lane 1 code grp sync state machine state */
uint64_t sync0st : 4; /**< Receive lane 0 code grp sync state machine state */
#else
uint64_t sync0st : 4;
uint64_t sync1st : 4;
uint64_t sync2st : 4;
uint64_t sync3st : 4;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsxx_rx_sync_states_reg_s cn52xx;
struct cvmx_pcsxx_rx_sync_states_reg_s cn52xxp1;
struct cvmx_pcsxx_rx_sync_states_reg_s cn56xx;
struct cvmx_pcsxx_rx_sync_states_reg_s cn56xxp1;
} cvmx_pcsxx_rx_sync_states_reg_t;
/**
* cvmx_pcsx#_spd_abil_reg
*
* PCSX_SPD_ABIL_REG = Speed ability register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_spd_abil_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t tenpasst : 1; /**< Always 0, no 10PASS-TS/2BASE-TL capability support */
uint64_t tengb : 1; /**< Always 1, 10Gb/s supported */
#else
uint64_t tengb : 1;
uint64_t tenpasst : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_pcsxx_spd_abil_reg_s cn52xx;
struct cvmx_pcsxx_spd_abil_reg_s cn52xxp1;
struct cvmx_pcsxx_spd_abil_reg_s cn56xx;
struct cvmx_pcsxx_spd_abil_reg_s cn56xxp1;
} cvmx_pcsxx_spd_abil_reg_t;
/**
* cvmx_pcsx#_status1_reg
*
* PCSX_STATUS1_REG = Status Register1
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_status1_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t flt : 1; /**< 1=Fault condition detected, 0=No fault condition
This bit is a logical OR of Status2 reg bits 11,10 */
uint64_t reserved_3_6 : 4;
uint64_t rcv_lnk : 1; /**< 1=Receive Link up, 0=Receive Link down
Latching Low version of r_10gbx_status_reg[12],
Link down status continues until SW read. */
uint64_t lpable : 1; /**< Always set to 1 for Low Power ablility indication */
uint64_t reserved_0_0 : 1;
#else
uint64_t reserved_0_0 : 1;
uint64_t lpable : 1;
uint64_t rcv_lnk : 1;
uint64_t reserved_3_6 : 4;
uint64_t flt : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_pcsxx_status1_reg_s cn52xx;
struct cvmx_pcsxx_status1_reg_s cn52xxp1;
struct cvmx_pcsxx_status1_reg_s cn56xx;
struct cvmx_pcsxx_status1_reg_s cn56xxp1;
} cvmx_pcsxx_status1_reg_t;
/**
* cvmx_pcsx#_status2_reg
*
* PCSX_STATUS2_REG = Status Register2
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_status2_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t dev : 2; /**< Always at 2'b10, means a Device present at the addr */
uint64_t reserved_12_13 : 2;
uint64_t xmtflt : 1; /**< 0=No xmit fault, 1=xmit fault. Implements latching
High function until SW read. */
uint64_t rcvflt : 1; /**< 0=No rcv fault, 1=rcv fault. Implements latching
High function until SW read */
uint64_t reserved_3_9 : 7;
uint64_t tengb_w : 1; /**< Always 0, no 10GBASE-W capability */
uint64_t tengb_x : 1; /**< Always 1, 10GBASE-X capable */
uint64_t tengb_r : 1; /**< Always 0, no 10GBASE-R capability */
#else
uint64_t tengb_r : 1;
uint64_t tengb_x : 1;
uint64_t tengb_w : 1;
uint64_t reserved_3_9 : 7;
uint64_t rcvflt : 1;
uint64_t xmtflt : 1;
uint64_t reserved_12_13 : 2;
uint64_t dev : 2;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pcsxx_status2_reg_s cn52xx;
struct cvmx_pcsxx_status2_reg_s cn52xxp1;
struct cvmx_pcsxx_status2_reg_s cn56xx;
struct cvmx_pcsxx_status2_reg_s cn56xxp1;
} cvmx_pcsxx_status2_reg_t;
/**
* cvmx_pcsx#_tx_rx_polarity_reg
*
* PCSX_POLARITY_REG = TX_RX polarity reg
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_tx_rx_polarity_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t xor_rxplrt : 4; /**< Per lane RX polarity control */
uint64_t xor_txplrt : 4; /**< Per lane TX polarity control */
uint64_t rxplrt : 1; /**< 1 is inverted polarity, 0 is normal polarity */
uint64_t txplrt : 1; /**< 1 is inverted polarity, 0 is normal polarity */
#else
uint64_t txplrt : 1;
uint64_t rxplrt : 1;
uint64_t xor_txplrt : 4;
uint64_t xor_rxplrt : 4;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_pcsxx_tx_rx_polarity_reg_s cn52xx;
struct cvmx_pcsxx_tx_rx_polarity_reg_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t rxplrt : 1; /**< 1 is inverted polarity, 0 is normal polarity */
uint64_t txplrt : 1; /**< 1 is inverted polarity, 0 is normal polarity */
#else
uint64_t txplrt : 1;
uint64_t rxplrt : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn52xxp1;
struct cvmx_pcsxx_tx_rx_polarity_reg_s cn56xx;
struct cvmx_pcsxx_tx_rx_polarity_reg_cn52xxp1 cn56xxp1;
} cvmx_pcsxx_tx_rx_polarity_reg_t;
/**
* cvmx_pcsx#_tx_rx_states_reg
*
* PCSX_TX_RX_STATES_REG = Transmit Receive States Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pcsxx_tx_rx_states_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t term_err : 1; /**< 1=Check end function detected error in packet
terminate ||T|| column or the one after it */
uint64_t syn3bad : 1; /**< 1=lane 3 code grp sync state machine in bad state */
uint64_t syn2bad : 1; /**< 1=lane 2 code grp sync state machine in bad state */
uint64_t syn1bad : 1; /**< 1=lane 1 code grp sync state machine in bad state */
uint64_t syn0bad : 1; /**< 1=lane 0 code grp sync state machine in bad state */
uint64_t rxbad : 1; /**< 1=Rcv state machine in a bad state, HW malfunction */
uint64_t algn_st : 3; /**< Lane alignment state machine state state */
uint64_t rx_st : 2; /**< Receive state machine state state */
uint64_t tx_st : 3; /**< Transmit state machine state state */
#else
uint64_t tx_st : 3;
uint64_t rx_st : 2;
uint64_t algn_st : 3;
uint64_t rxbad : 1;
uint64_t syn0bad : 1;
uint64_t syn1bad : 1;
uint64_t syn2bad : 1;
uint64_t syn3bad : 1;
uint64_t term_err : 1;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_pcsxx_tx_rx_states_reg_s cn52xx;
struct cvmx_pcsxx_tx_rx_states_reg_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t syn3bad : 1; /**< 1=lane 3 code grp sync state machine in bad state */
uint64_t syn2bad : 1; /**< 1=lane 2 code grp sync state machine in bad state */
uint64_t syn1bad : 1; /**< 1=lane 1 code grp sync state machine in bad state */
uint64_t syn0bad : 1; /**< 1=lane 0 code grp sync state machine in bad state */
uint64_t rxbad : 1; /**< 1=Rcv state machine in a bad state, HW malfunction */
uint64_t algn_st : 3; /**< Lane alignment state machine state state */
uint64_t rx_st : 2; /**< Receive state machine state state */
uint64_t tx_st : 3; /**< Transmit state machine state state */
#else
uint64_t tx_st : 3;
uint64_t rx_st : 2;
uint64_t algn_st : 3;
uint64_t rxbad : 1;
uint64_t syn0bad : 1;
uint64_t syn1bad : 1;
uint64_t syn2bad : 1;
uint64_t syn3bad : 1;
uint64_t reserved_13_63 : 51;
#endif
} cn52xxp1;
struct cvmx_pcsxx_tx_rx_states_reg_s cn56xx;
struct cvmx_pcsxx_tx_rx_states_reg_cn52xxp1 cn56xxp1;
} cvmx_pcsxx_tx_rx_states_reg_t;
/**
* cvmx_pesc#_bist_status
*
* PESC_BIST_STATUS = PESC Bist Status
*
* Contains the diffrent interrupt summary bits of the PESC.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t rqdata5 : 1; /**< Rx Queue Data Memory5. */
uint64_t ctlp_or : 1; /**< C-TLP Order Fifo. */
uint64_t ntlp_or : 1; /**< N-TLP Order Fifo. */
uint64_t ptlp_or : 1; /**< P-TLP Order Fifo. */
uint64_t retry : 1; /**< Retry Buffer. */
uint64_t rqdata0 : 1; /**< Rx Queue Data Memory0. */
uint64_t rqdata1 : 1; /**< Rx Queue Data Memory1. */
uint64_t rqdata2 : 1; /**< Rx Queue Data Memory2. */
uint64_t rqdata3 : 1; /**< Rx Queue Data Memory3. */
uint64_t rqdata4 : 1; /**< Rx Queue Data Memory4. */
uint64_t rqhdr1 : 1; /**< Rx Queue Header1. */
uint64_t rqhdr0 : 1; /**< Rx Queue Header0. */
uint64_t sot : 1; /**< SOT Buffer. */
#else
uint64_t sot : 1;
uint64_t rqhdr0 : 1;
uint64_t rqhdr1 : 1;
uint64_t rqdata4 : 1;
uint64_t rqdata3 : 1;
uint64_t rqdata2 : 1;
uint64_t rqdata1 : 1;
uint64_t rqdata0 : 1;
uint64_t retry : 1;
uint64_t ptlp_or : 1;
uint64_t ntlp_or : 1;
uint64_t ctlp_or : 1;
uint64_t rqdata5 : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_pescx_bist_status_s cn52xx;
struct cvmx_pescx_bist_status_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t ctlp_or : 1; /**< C-TLP Order Fifo. */
uint64_t ntlp_or : 1; /**< N-TLP Order Fifo. */
uint64_t ptlp_or : 1; /**< P-TLP Order Fifo. */
uint64_t retry : 1; /**< Retry Buffer. */
uint64_t rqdata0 : 1; /**< Rx Queue Data Memory0. */
uint64_t rqdata1 : 1; /**< Rx Queue Data Memory1. */
uint64_t rqdata2 : 1; /**< Rx Queue Data Memory2. */
uint64_t rqdata3 : 1; /**< Rx Queue Data Memory3. */
uint64_t rqdata4 : 1; /**< Rx Queue Data Memory4. */
uint64_t rqhdr1 : 1; /**< Rx Queue Header1. */
uint64_t rqhdr0 : 1; /**< Rx Queue Header0. */
uint64_t sot : 1; /**< SOT Buffer. */
#else
uint64_t sot : 1;
uint64_t rqhdr0 : 1;
uint64_t rqhdr1 : 1;
uint64_t rqdata4 : 1;
uint64_t rqdata3 : 1;
uint64_t rqdata2 : 1;
uint64_t rqdata1 : 1;
uint64_t rqdata0 : 1;
uint64_t retry : 1;
uint64_t ptlp_or : 1;
uint64_t ntlp_or : 1;
uint64_t ctlp_or : 1;
uint64_t reserved_12_63 : 52;
#endif
} cn52xxp1;
struct cvmx_pescx_bist_status_s cn56xx;
struct cvmx_pescx_bist_status_cn52xxp1 cn56xxp1;
} cvmx_pescx_bist_status_t;
/**
* cvmx_pesc#_bist_status2
*
* PESC(0..1)_BIST_STATUS2 = PESC BIST Status Register
*
* Results from BIST runs of PESC's memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_bist_status2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t cto_p2e : 1; /**< BIST Status for the cto_p2e_fifo */
uint64_t e2p_cpl : 1; /**< BIST Status for the e2p_cpl_fifo */
uint64_t e2p_n : 1; /**< BIST Status for the e2p_n_fifo */
uint64_t e2p_p : 1; /**< BIST Status for the e2p_p_fifo */
uint64_t e2p_rsl : 1; /**< BIST Status for the e2p_rsl__fifo */
uint64_t dbg_p2e : 1; /**< BIST Status for the dbg_p2e_fifo */
uint64_t peai_p2e : 1; /**< BIST Status for the peai__pesc_fifo */
uint64_t rsl_p2e : 1; /**< BIST Status for the rsl_p2e_fifo */
uint64_t pef_tpf1 : 1; /**< BIST Status for the pef_tlp_p_fifo1 */
uint64_t pef_tpf0 : 1; /**< BIST Status for the pef_tlp_p_fifo0 */
uint64_t pef_tnf : 1; /**< BIST Status for the pef_tlp_n_fifo */
uint64_t pef_tcf1 : 1; /**< BIST Status for the pef_tlp_cpl_fifo1 */
uint64_t pef_tc0 : 1; /**< BIST Status for the pef_tlp_cpl_fifo0 */
uint64_t ppf : 1; /**< BIST Status for the ppf_fifo */
#else
uint64_t ppf : 1;
uint64_t pef_tc0 : 1;
uint64_t pef_tcf1 : 1;
uint64_t pef_tnf : 1;
uint64_t pef_tpf0 : 1;
uint64_t pef_tpf1 : 1;
uint64_t rsl_p2e : 1;
uint64_t peai_p2e : 1;
uint64_t dbg_p2e : 1;
uint64_t e2p_rsl : 1;
uint64_t e2p_p : 1;
uint64_t e2p_n : 1;
uint64_t e2p_cpl : 1;
uint64_t cto_p2e : 1;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_pescx_bist_status2_s cn52xx;
struct cvmx_pescx_bist_status2_s cn52xxp1;
struct cvmx_pescx_bist_status2_s cn56xx;
struct cvmx_pescx_bist_status2_s cn56xxp1;
} cvmx_pescx_bist_status2_t;
/**
* cvmx_pesc#_cfg_rd
*
* PESC_CFG_RD = PESC Configuration Read
*
* Allows read access to the configuration in the PCIe Core.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_cfg_rd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 32; /**< Data. */
uint64_t addr : 32; /**< Address to read. A write to this register
starts a read operation. */
#else
uint64_t addr : 32;
uint64_t data : 32;
#endif
} s;
struct cvmx_pescx_cfg_rd_s cn52xx;
struct cvmx_pescx_cfg_rd_s cn52xxp1;
struct cvmx_pescx_cfg_rd_s cn56xx;
struct cvmx_pescx_cfg_rd_s cn56xxp1;
} cvmx_pescx_cfg_rd_t;
/**
* cvmx_pesc#_cfg_wr
*
* PESC_CFG_WR = PESC Configuration Write
*
* Allows write access to the configuration in the PCIe Core.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_cfg_wr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 32; /**< Data to write. A write to this register starts
a write operation. */
uint64_t addr : 32; /**< Address to write. A write to this register starts
a write operation. */
#else
uint64_t addr : 32;
uint64_t data : 32;
#endif
} s;
struct cvmx_pescx_cfg_wr_s cn52xx;
struct cvmx_pescx_cfg_wr_s cn52xxp1;
struct cvmx_pescx_cfg_wr_s cn56xx;
struct cvmx_pescx_cfg_wr_s cn56xxp1;
} cvmx_pescx_cfg_wr_t;
/**
* cvmx_pesc#_cpl_lut_valid
*
* PESC_CPL_LUT_VALID = PESC Cmpletion Lookup Table Valid
*
* Bit set for outstanding tag read.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_cpl_lut_valid_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t tag : 32; /**< Bit vector set cooresponds to an outstanding tag
expecting a completion. */
#else
uint64_t tag : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pescx_cpl_lut_valid_s cn52xx;
struct cvmx_pescx_cpl_lut_valid_s cn52xxp1;
struct cvmx_pescx_cpl_lut_valid_s cn56xx;
struct cvmx_pescx_cpl_lut_valid_s cn56xxp1;
} cvmx_pescx_cpl_lut_valid_t;
/**
* cvmx_pesc#_ctl_status
*
* PESC_CTL_STATUS = PESC Control Status
*
* General control and status of the PESC.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t dnum : 5; /**< Primary bus device number. */
uint64_t pbus : 8; /**< Primary bus number. */
uint64_t qlm_cfg : 2; /**< The QLM configuration pad bits. */
uint64_t lane_swp : 1; /**< Lane Swap. For PEDC1, when 0 NO LANE SWAP when '1'
enables LANE SWAP. THis bit has no effect on PEDC0.
This bit should be set before enabling PEDC1. */
uint64_t pm_xtoff : 1; /**< When WRITTEN with a '1' a single cycle pulse is
to the PCIe core pm_xmt_turnoff port. RC mode. */
uint64_t pm_xpme : 1; /**< When WRITTEN with a '1' a single cycle pulse is
to the PCIe core pm_xmt_pme port. EP mode. */
uint64_t ob_p_cmd : 1; /**< When WRITTEN with a '1' a single cycle pulse is
to the PCIe core outband_pwrup_cmd port. EP mode. */
uint64_t reserved_7_8 : 2;
uint64_t nf_ecrc : 1; /**< Do not forward peer-to-peer ECRC TLPs. */
uint64_t dly_one : 1; /**< When set the output client state machines will
wait one cycle before starting a new TLP out. */
uint64_t lnk_enb : 1; /**< When set '1' the link is enabled when '0' the
link is disabled. This bit only is active when in
RC mode. */
uint64_t ro_ctlp : 1; /**< When set '1' C-TLPs that have the RO bit set will
not wait for P-TLPs that normaly would be sent
first. */
uint64_t reserved_2_2 : 1;
uint64_t inv_ecrc : 1; /**< When '1' causes the LSB of the ECRC to be inverted. */
uint64_t inv_lcrc : 1; /**< When '1' causes the LSB of the LCRC to be inverted. */
#else
uint64_t inv_lcrc : 1;
uint64_t inv_ecrc : 1;
uint64_t reserved_2_2 : 1;
uint64_t ro_ctlp : 1;
uint64_t lnk_enb : 1;
uint64_t dly_one : 1;
uint64_t nf_ecrc : 1;
uint64_t reserved_7_8 : 2;
uint64_t ob_p_cmd : 1;
uint64_t pm_xpme : 1;
uint64_t pm_xtoff : 1;
uint64_t lane_swp : 1;
uint64_t qlm_cfg : 2;
uint64_t pbus : 8;
uint64_t dnum : 5;
uint64_t reserved_28_63 : 36;
#endif
} s;
struct cvmx_pescx_ctl_status_s cn52xx;
struct cvmx_pescx_ctl_status_s cn52xxp1;
struct cvmx_pescx_ctl_status_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t dnum : 5; /**< Primary bus device number. */
uint64_t pbus : 8; /**< Primary bus number. */
uint64_t qlm_cfg : 2; /**< The QLM configuration pad bits. */
uint64_t reserved_12_12 : 1;
uint64_t pm_xtoff : 1; /**< When WRITTEN with a '1' a single cycle pulse is
to the PCIe core pm_xmt_turnoff port. RC mode. */
uint64_t pm_xpme : 1; /**< When WRITTEN with a '1' a single cycle pulse is
to the PCIe core pm_xmt_pme port. EP mode. */
uint64_t ob_p_cmd : 1; /**< When WRITTEN with a '1' a single cycle pulse is
to the PCIe core outband_pwrup_cmd port. EP mode. */
uint64_t reserved_7_8 : 2;
uint64_t nf_ecrc : 1; /**< Do not forward peer-to-peer ECRC TLPs. */
uint64_t dly_one : 1; /**< When set the output client state machines will
wait one cycle before starting a new TLP out. */
uint64_t lnk_enb : 1; /**< When set '1' the link is enabled when '0' the
link is disabled. This bit only is active when in
RC mode. */
uint64_t ro_ctlp : 1; /**< When set '1' C-TLPs that have the RO bit set will
not wait for P-TLPs that normaly would be sent
first. */
uint64_t reserved_2_2 : 1;
uint64_t inv_ecrc : 1; /**< When '1' causes the LSB of the ECRC to be inverted. */
uint64_t inv_lcrc : 1; /**< When '1' causes the LSB of the LCRC to be inverted. */
#else
uint64_t inv_lcrc : 1;
uint64_t inv_ecrc : 1;
uint64_t reserved_2_2 : 1;
uint64_t ro_ctlp : 1;
uint64_t lnk_enb : 1;
uint64_t dly_one : 1;
uint64_t nf_ecrc : 1;
uint64_t reserved_7_8 : 2;
uint64_t ob_p_cmd : 1;
uint64_t pm_xpme : 1;
uint64_t pm_xtoff : 1;
uint64_t reserved_12_12 : 1;
uint64_t qlm_cfg : 2;
uint64_t pbus : 8;
uint64_t dnum : 5;
uint64_t reserved_28_63 : 36;
#endif
} cn56xx;
struct cvmx_pescx_ctl_status_cn56xx cn56xxp1;
} cvmx_pescx_ctl_status_t;
/**
* cvmx_pesc#_ctl_status2
*
* Below are in PESC
*
* PESC(0..1)_BIST_STATUS2 = PESC BIST Status Register
*
* Results from BIST runs of PESC's memories.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_ctl_status2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t pclk_run : 1; /**< When the pce_clk is running this bit will be '1'.
Writing a '1' to this location will cause the
bit to be cleared, but if the pce_clk is running
this bit will be re-set. */
uint64_t pcierst : 1; /**< Set to '1' when PCIe is in reset. */
#else
uint64_t pcierst : 1;
uint64_t pclk_run : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_pescx_ctl_status2_s cn52xx;
struct cvmx_pescx_ctl_status2_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t pcierst : 1; /**< Set to '1' when PCIe is in reset. */
#else
uint64_t pcierst : 1;
uint64_t reserved_1_63 : 63;
#endif
} cn52xxp1;
struct cvmx_pescx_ctl_status2_s cn56xx;
struct cvmx_pescx_ctl_status2_cn52xxp1 cn56xxp1;
} cvmx_pescx_ctl_status2_t;
/**
* cvmx_pesc#_dbg_info
*
* PESC(0..1)_DBG_INFO = PESC Debug Information
*
* General debug info.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_dbg_info_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t ecrc_e : 1; /**< Received a ECRC error.
radm_ecrc_err */
uint64_t rawwpp : 1; /**< Received a write with poisoned payload
radm_rcvd_wreq_poisoned */
uint64_t racpp : 1; /**< Received a completion with poisoned payload
radm_rcvd_cpl_poisoned */
uint64_t ramtlp : 1; /**< Received a malformed TLP
radm_mlf_tlp_err */
uint64_t rarwdns : 1; /**< Recieved a request which device does not support
radm_rcvd_ur_req */
uint64_t caar : 1; /**< Completer aborted a request
radm_rcvd_ca_req
This bit will never be set because Octeon does
not generate Completer Aborts. */
uint64_t racca : 1; /**< Received a completion with CA status
radm_rcvd_cpl_ca */
uint64_t racur : 1; /**< Received a completion with UR status
radm_rcvd_cpl_ur */
uint64_t rauc : 1; /**< Received an unexpected completion
radm_unexp_cpl_err */
uint64_t rqo : 1; /**< Receive queue overflow. Normally happens only when
flow control advertisements are ignored
radm_qoverflow */
uint64_t fcuv : 1; /**< Flow Control Update Violation (opt. checks)
int_xadm_fc_prot_err */
uint64_t rpe : 1; /**< When the PHY reports 8B/10B decode error
(RxStatus = 3b100) or disparity error
(RxStatus = 3b111), the signal rmlh_rcvd_err will
be asserted.
rmlh_rcvd_err */
uint64_t fcpvwt : 1; /**< Flow Control Protocol Violation (Watchdog Timer)
rtlh_fc_prot_err */
uint64_t dpeoosd : 1; /**< DLLP protocol error (out of sequence DLLP)
rdlh_prot_err */
uint64_t rtwdle : 1; /**< Received TLP with DataLink Layer Error
rdlh_bad_tlp_err */
uint64_t rdwdle : 1; /**< Received DLLP with DataLink Layer Error
rdlh_bad_dllp_err */
uint64_t mre : 1; /**< Max Retries Exceeded
xdlh_replay_num_rlover_err */
uint64_t rte : 1; /**< Replay Timer Expired
xdlh_replay_timeout_err
This bit is set when the REPLAY_TIMER expires in
the PCIE core. The probability of this bit being
set will increase with the traffic load. */
uint64_t acto : 1; /**< A Completion Timeout Occured
pedc_radm_cpl_timeout */
uint64_t rvdm : 1; /**< Received Vendor-Defined Message
pedc_radm_vendor_msg */
uint64_t rumep : 1; /**< Received Unlock Message (EP Mode Only)
pedc_radm_msg_unlock */
uint64_t rptamrc : 1; /**< Received PME Turnoff Acknowledge Message
(RC Mode only)
pedc_radm_pm_to_ack */
uint64_t rpmerc : 1; /**< Received PME Message (RC Mode only)
pedc_radm_pm_pme */
uint64_t rfemrc : 1; /**< Received Fatal Error Message (RC Mode only)
pedc_radm_fatal_err
Bit set when a message with ERR_FATAL is set. */
uint64_t rnfemrc : 1; /**< Received Non-Fatal Error Message (RC Mode only)
pedc_radm_nonfatal_err */
uint64_t rcemrc : 1; /**< Received Correctable Error Message (RC Mode only)
pedc_radm_correctable_err */
uint64_t rpoison : 1; /**< Received Poisoned TLP
pedc__radm_trgt1_poisoned & pedc__radm_trgt1_hv */
uint64_t recrce : 1; /**< Received ECRC Error
pedc_radm_trgt1_ecrc_err & pedc__radm_trgt1_eot */
uint64_t rtlplle : 1; /**< Received TLP has link layer error
pedc_radm_trgt1_dllp_abort & pedc__radm_trgt1_eot */
uint64_t rtlpmal : 1; /**< Received TLP is malformed or a message.
pedc_radm_trgt1_tlp_abort & pedc__radm_trgt1_eot
If the core receives a MSG (or Vendor Message)
this bit will be set. */
uint64_t spoison : 1; /**< Poisoned TLP sent
peai__client0_tlp_ep & peai__client0_tlp_hv */
#else
uint64_t spoison : 1;
uint64_t rtlpmal : 1;
uint64_t rtlplle : 1;
uint64_t recrce : 1;
uint64_t rpoison : 1;
uint64_t rcemrc : 1;
uint64_t rnfemrc : 1;
uint64_t rfemrc : 1;
uint64_t rpmerc : 1;
uint64_t rptamrc : 1;
uint64_t rumep : 1;
uint64_t rvdm : 1;
uint64_t acto : 1;
uint64_t rte : 1;
uint64_t mre : 1;
uint64_t rdwdle : 1;
uint64_t rtwdle : 1;
uint64_t dpeoosd : 1;
uint64_t fcpvwt : 1;
uint64_t rpe : 1;
uint64_t fcuv : 1;
uint64_t rqo : 1;
uint64_t rauc : 1;
uint64_t racur : 1;
uint64_t racca : 1;
uint64_t caar : 1;
uint64_t rarwdns : 1;
uint64_t ramtlp : 1;
uint64_t racpp : 1;
uint64_t rawwpp : 1;
uint64_t ecrc_e : 1;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_pescx_dbg_info_s cn52xx;
struct cvmx_pescx_dbg_info_s cn52xxp1;
struct cvmx_pescx_dbg_info_s cn56xx;
struct cvmx_pescx_dbg_info_s cn56xxp1;
} cvmx_pescx_dbg_info_t;
/**
* cvmx_pesc#_dbg_info_en
*
* PESC(0..1)_DBG_INFO_EN = PESC Debug Information Enable
*
* Allows PESC_DBG_INFO to generate interrupts when cooresponding enable bit is set.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_dbg_info_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t ecrc_e : 1; /**< Allows PESC_DBG_INFO[30] to generate an interrupt. */
uint64_t rawwpp : 1; /**< Allows PESC_DBG_INFO[29] to generate an interrupt. */
uint64_t racpp : 1; /**< Allows PESC_DBG_INFO[28] to generate an interrupt. */
uint64_t ramtlp : 1; /**< Allows PESC_DBG_INFO[27] to generate an interrupt. */
uint64_t rarwdns : 1; /**< Allows PESC_DBG_INFO[26] to generate an interrupt. */
uint64_t caar : 1; /**< Allows PESC_DBG_INFO[25] to generate an interrupt. */
uint64_t racca : 1; /**< Allows PESC_DBG_INFO[24] to generate an interrupt. */
uint64_t racur : 1; /**< Allows PESC_DBG_INFO[23] to generate an interrupt. */
uint64_t rauc : 1; /**< Allows PESC_DBG_INFO[22] to generate an interrupt. */
uint64_t rqo : 1; /**< Allows PESC_DBG_INFO[21] to generate an interrupt. */
uint64_t fcuv : 1; /**< Allows PESC_DBG_INFO[20] to generate an interrupt. */
uint64_t rpe : 1; /**< Allows PESC_DBG_INFO[19] to generate an interrupt. */
uint64_t fcpvwt : 1; /**< Allows PESC_DBG_INFO[18] to generate an interrupt. */
uint64_t dpeoosd : 1; /**< Allows PESC_DBG_INFO[17] to generate an interrupt. */
uint64_t rtwdle : 1; /**< Allows PESC_DBG_INFO[16] to generate an interrupt. */
uint64_t rdwdle : 1; /**< Allows PESC_DBG_INFO[15] to generate an interrupt. */
uint64_t mre : 1; /**< Allows PESC_DBG_INFO[14] to generate an interrupt. */
uint64_t rte : 1; /**< Allows PESC_DBG_INFO[13] to generate an interrupt. */
uint64_t acto : 1; /**< Allows PESC_DBG_INFO[12] to generate an interrupt. */
uint64_t rvdm : 1; /**< Allows PESC_DBG_INFO[11] to generate an interrupt. */
uint64_t rumep : 1; /**< Allows PESC_DBG_INFO[10] to generate an interrupt. */
uint64_t rptamrc : 1; /**< Allows PESC_DBG_INFO[9] to generate an interrupt. */
uint64_t rpmerc : 1; /**< Allows PESC_DBG_INFO[8] to generate an interrupt. */
uint64_t rfemrc : 1; /**< Allows PESC_DBG_INFO[7] to generate an interrupt. */
uint64_t rnfemrc : 1; /**< Allows PESC_DBG_INFO[6] to generate an interrupt. */
uint64_t rcemrc : 1; /**< Allows PESC_DBG_INFO[5] to generate an interrupt. */
uint64_t rpoison : 1; /**< Allows PESC_DBG_INFO[4] to generate an interrupt. */
uint64_t recrce : 1; /**< Allows PESC_DBG_INFO[3] to generate an interrupt. */
uint64_t rtlplle : 1; /**< Allows PESC_DBG_INFO[2] to generate an interrupt. */
uint64_t rtlpmal : 1; /**< Allows PESC_DBG_INFO[1] to generate an interrupt. */
uint64_t spoison : 1; /**< Allows PESC_DBG_INFO[0] to generate an interrupt. */
#else
uint64_t spoison : 1;
uint64_t rtlpmal : 1;
uint64_t rtlplle : 1;
uint64_t recrce : 1;
uint64_t rpoison : 1;
uint64_t rcemrc : 1;
uint64_t rnfemrc : 1;
uint64_t rfemrc : 1;
uint64_t rpmerc : 1;
uint64_t rptamrc : 1;
uint64_t rumep : 1;
uint64_t rvdm : 1;
uint64_t acto : 1;
uint64_t rte : 1;
uint64_t mre : 1;
uint64_t rdwdle : 1;
uint64_t rtwdle : 1;
uint64_t dpeoosd : 1;
uint64_t fcpvwt : 1;
uint64_t rpe : 1;
uint64_t fcuv : 1;
uint64_t rqo : 1;
uint64_t rauc : 1;
uint64_t racur : 1;
uint64_t racca : 1;
uint64_t caar : 1;
uint64_t rarwdns : 1;
uint64_t ramtlp : 1;
uint64_t racpp : 1;
uint64_t rawwpp : 1;
uint64_t ecrc_e : 1;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_pescx_dbg_info_en_s cn52xx;
struct cvmx_pescx_dbg_info_en_s cn52xxp1;
struct cvmx_pescx_dbg_info_en_s cn56xx;
struct cvmx_pescx_dbg_info_en_s cn56xxp1;
} cvmx_pescx_dbg_info_en_t;
/**
* cvmx_pesc#_diag_status
*
* PESC_DIAG_STATUS = PESC Diagnostic Status
*
* Selection control for the cores diagnostic bus.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_diag_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t pm_dst : 1; /**< Current power management DSTATE. */
uint64_t pm_stat : 1; /**< Power Management Status. */
uint64_t pm_en : 1; /**< Power Management Event Enable. */
uint64_t aux_en : 1; /**< Auxilary Power Enable. */
#else
uint64_t aux_en : 1;
uint64_t pm_en : 1;
uint64_t pm_stat : 1;
uint64_t pm_dst : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_pescx_diag_status_s cn52xx;
struct cvmx_pescx_diag_status_s cn52xxp1;
struct cvmx_pescx_diag_status_s cn56xx;
struct cvmx_pescx_diag_status_s cn56xxp1;
} cvmx_pescx_diag_status_t;
/**
* cvmx_pesc#_p2n_bar0_start
*
* PESC_P2N_BAR0_START = PESC PCIe to Npei BAR0 Start
*
* The starting address for addresses to forwarded to the NPEI in RC Mode.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_p2n_bar0_start_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t addr : 50; /**< The starting address of the 16KB address space that
is the BAR0 address space. */
uint64_t reserved_0_13 : 14;
#else
uint64_t reserved_0_13 : 14;
uint64_t addr : 50;
#endif
} s;
struct cvmx_pescx_p2n_bar0_start_s cn52xx;
struct cvmx_pescx_p2n_bar0_start_s cn52xxp1;
struct cvmx_pescx_p2n_bar0_start_s cn56xx;
struct cvmx_pescx_p2n_bar0_start_s cn56xxp1;
} cvmx_pescx_p2n_bar0_start_t;
/**
* cvmx_pesc#_p2n_bar1_start
*
* PESC_P2N_BAR1_START = PESC PCIe to Npei BAR1 Start
*
* The starting address for addresses to forwarded to the NPEI in RC Mode.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_p2n_bar1_start_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t addr : 38; /**< The starting address of the 64KB address space
that is the BAR1 address space. */
uint64_t reserved_0_25 : 26;
#else
uint64_t reserved_0_25 : 26;
uint64_t addr : 38;
#endif
} s;
struct cvmx_pescx_p2n_bar1_start_s cn52xx;
struct cvmx_pescx_p2n_bar1_start_s cn52xxp1;
struct cvmx_pescx_p2n_bar1_start_s cn56xx;
struct cvmx_pescx_p2n_bar1_start_s cn56xxp1;
} cvmx_pescx_p2n_bar1_start_t;
/**
* cvmx_pesc#_p2n_bar2_start
*
* PESC_P2N_BAR2_START = PESC PCIe to Npei BAR2 Start
*
* The starting address for addresses to forwarded to the NPEI in RC Mode.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_p2n_bar2_start_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t addr : 25; /**< The starting address of the 2^39 address space
that is the BAR2 address space. */
uint64_t reserved_0_38 : 39;
#else
uint64_t reserved_0_38 : 39;
uint64_t addr : 25;
#endif
} s;
struct cvmx_pescx_p2n_bar2_start_s cn52xx;
struct cvmx_pescx_p2n_bar2_start_s cn52xxp1;
struct cvmx_pescx_p2n_bar2_start_s cn56xx;
struct cvmx_pescx_p2n_bar2_start_s cn56xxp1;
} cvmx_pescx_p2n_bar2_start_t;
/**
* cvmx_pesc#_p2p_bar#_end
*
* PESC_P2P_BAR#_END = PESC Peer-To-Peer BAR0 End
*
* The ending address for addresses to forwarded to the PCIe peer port.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_p2p_barx_end_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t addr : 52; /**< The ending address of the address window created
this field and the PESC_P2P_BAR0_START[63:12]
field. The full 64-bits of address are created by:
[ADDR[63:12], 12'b0]. */
uint64_t reserved_0_11 : 12;
#else
uint64_t reserved_0_11 : 12;
uint64_t addr : 52;
#endif
} s;
struct cvmx_pescx_p2p_barx_end_s cn52xx;
struct cvmx_pescx_p2p_barx_end_s cn52xxp1;
struct cvmx_pescx_p2p_barx_end_s cn56xx;
struct cvmx_pescx_p2p_barx_end_s cn56xxp1;
} cvmx_pescx_p2p_barx_end_t;
/**
* cvmx_pesc#_p2p_bar#_start
*
* PESC_P2P_BAR#_START = PESC Peer-To-Peer BAR0 Start
*
* The starting address and enable for addresses to forwarded to the PCIe peer port.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_p2p_barx_start_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t addr : 52; /**< The starting address of the address window created
this field and the PESC_P2P_BAR0_END[63:12] field.
The full 64-bits of address are created by:
[ADDR[63:12], 12'b0]. */
uint64_t reserved_0_11 : 12;
#else
uint64_t reserved_0_11 : 12;
uint64_t addr : 52;
#endif
} s;
struct cvmx_pescx_p2p_barx_start_s cn52xx;
struct cvmx_pescx_p2p_barx_start_s cn52xxp1;
struct cvmx_pescx_p2p_barx_start_s cn56xx;
struct cvmx_pescx_p2p_barx_start_s cn56xxp1;
} cvmx_pescx_p2p_barx_start_t;
/**
* cvmx_pesc#_tlp_credits
*
* PESC_TLP_CREDITS = PESC TLP Credits
*
* Specifies the number of credits the PESC for use in moving TLPs. When this register is written the credit values are
* reset to the register value. A write to this register should take place BEFORE traffic flow starts.
*/
typedef union
{
uint64_t u64;
struct cvmx_pescx_tlp_credits_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_pescx_tlp_credits_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t peai_ppf : 8; /**< TLP credits for Completion TLPs in the Peer.
Legal values are 0x24 to 0x80. */
uint64_t pesc_cpl : 8; /**< TLP credits for Completion TLPs in the Peer.
Legal values are 0x24 to 0x80. */
uint64_t pesc_np : 8; /**< TLP credits for Non-Posted TLPs in the Peer.
Legal values are 0x4 to 0x10. */
uint64_t pesc_p : 8; /**< TLP credits for Posted TLPs in the Peer.
Legal values are 0x24 to 0x80. */
uint64_t npei_cpl : 8; /**< TLP credits for Completion TLPs in the NPEI.
Legal values are 0x24 to 0x80. */
uint64_t npei_np : 8; /**< TLP credits for Non-Posted TLPs in the NPEI.
Legal values are 0x4 to 0x10. */
uint64_t npei_p : 8; /**< TLP credits for Posted TLPs in the NPEI.
Legal values are 0x24 to 0x80. */
#else
uint64_t npei_p : 8;
uint64_t npei_np : 8;
uint64_t npei_cpl : 8;
uint64_t pesc_p : 8;
uint64_t pesc_np : 8;
uint64_t pesc_cpl : 8;
uint64_t peai_ppf : 8;
uint64_t reserved_56_63 : 8;
#endif
} cn52xx;
struct cvmx_pescx_tlp_credits_cn52xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t peai_ppf : 8; /**< TLP credits in core clk pre-buffer that holds TLPs
being sent from PCIe Core to NPEI or PEER. */
uint64_t pesc_cpl : 5; /**< TLP credits for Completion TLPs in the Peer. */
uint64_t pesc_np : 5; /**< TLP credits for Non-Posted TLPs in the Peer. */
uint64_t pesc_p : 5; /**< TLP credits for Posted TLPs in the Peer. */
uint64_t npei_cpl : 5; /**< TLP credits for Completion TLPs in the NPEI. */
uint64_t npei_np : 5; /**< TLP credits for Non-Posted TLPs in the NPEI. */
uint64_t npei_p : 5; /**< TLP credits for Posted TLPs in the NPEI. */
#else
uint64_t npei_p : 5;
uint64_t npei_np : 5;
uint64_t npei_cpl : 5;
uint64_t pesc_p : 5;
uint64_t pesc_np : 5;
uint64_t pesc_cpl : 5;
uint64_t peai_ppf : 8;
uint64_t reserved_38_63 : 26;
#endif
} cn52xxp1;
struct cvmx_pescx_tlp_credits_cn52xx cn56xx;
struct cvmx_pescx_tlp_credits_cn52xxp1 cn56xxp1;
} cvmx_pescx_tlp_credits_t;
/**
* cvmx_pip_bck_prs
*
* PIP_BCK_PRS = PIP's Back Pressure Register
*
* When to assert backpressure based on the todo list filling up
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_bck_prs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bckprs : 1; /**< PIP is currently asserting backpressure to IOB
Backpressure from PIP will assert when the
entries to the todo list exceed HIWATER.
Backpressure will be held until the todo entries
is less than or equal to LOWATER. */
uint64_t reserved_13_62 : 50;
uint64_t hiwater : 5; /**< Water mark in the todo list to assert backpressure
Legal values are 1-26. A 0 value will deadlock
the machine. A value > 26, will trash memory */
uint64_t reserved_5_7 : 3;
uint64_t lowater : 5; /**< Water mark in the todo list to release backpressure
The LOWATER value should be < HIWATER. */
#else
uint64_t lowater : 5;
uint64_t reserved_5_7 : 3;
uint64_t hiwater : 5;
uint64_t reserved_13_62 : 50;
uint64_t bckprs : 1;
#endif
} s;
struct cvmx_pip_bck_prs_s cn38xx;
struct cvmx_pip_bck_prs_s cn38xxp2;
struct cvmx_pip_bck_prs_s cn56xx;
struct cvmx_pip_bck_prs_s cn56xxp1;
struct cvmx_pip_bck_prs_s cn58xx;
struct cvmx_pip_bck_prs_s cn58xxp1;
} cvmx_pip_bck_prs_t;
/**
* cvmx_pip_bist_status
*
* PIP_BIST_STATUS = PIP's BIST Results
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t bist : 18; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
BIST. */
#else
uint64_t bist : 18;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_pip_bist_status_s cn30xx;
struct cvmx_pip_bist_status_s cn31xx;
struct cvmx_pip_bist_status_s cn38xx;
struct cvmx_pip_bist_status_s cn38xxp2;
struct cvmx_pip_bist_status_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t bist : 17; /**< BIST Results.
HW sets a bit in BIST for for memory that fails
BIST. */
#else
uint64_t bist : 17;
uint64_t reserved_17_63 : 47;
#endif
} cn50xx;
struct cvmx_pip_bist_status_s cn52xx;
struct cvmx_pip_bist_status_s cn52xxp1;
struct cvmx_pip_bist_status_s cn56xx;
struct cvmx_pip_bist_status_s cn56xxp1;
struct cvmx_pip_bist_status_s cn58xx;
struct cvmx_pip_bist_status_s cn58xxp1;
} cvmx_pip_bist_status_t;
/**
* cvmx_pip_crc_ctl#
*
* PIP_CRC_CTL = PIP CRC Control Register
*
* Controls datapath reflection when calculating CRC
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_crc_ctlx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t invres : 1; /**< Invert the result */
uint64_t reflect : 1; /**< Reflect the bits in each byte.
Byte order does not change.
- 0: CRC is calculated MSB to LSB
- 1: CRC is calculated LSB to MSB */
#else
uint64_t reflect : 1;
uint64_t invres : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_pip_crc_ctlx_s cn38xx;
struct cvmx_pip_crc_ctlx_s cn38xxp2;
struct cvmx_pip_crc_ctlx_s cn58xx;
struct cvmx_pip_crc_ctlx_s cn58xxp1;
} cvmx_pip_crc_ctlx_t;
/**
* cvmx_pip_crc_iv#
*
* PIP_CRC_IV = PIP CRC IV Register
*
* Determines the IV used by the CRC algorithm
*
* Notes:
* * PIP_CRC_IV
* PIP_CRC_IV controls the initial state of the CRC algorithm. Octane can
* support a wide range of CRC algorithms and as such, the IV must be
* carefully constructed to meet the specific algorithm. The code below
* determines the value to program into Octane based on the algorthim's IV
* and width. In the case of Octane, the width should always be 32.
*
* PIP_CRC_IV0 sets the IV for ports 0-15 while PIP_CRC_IV1 sets the IV for
* ports 16-31.
*
* unsigned octane_crc_iv(unsigned algorithm_iv, unsigned poly, unsigned w)
* [
* int i;
* int doit;
* unsigned int current_val = algorithm_iv;
*
* for(i = 0; i < w; i++) [
* doit = current_val & 0x1;
*
* if(doit) current_val ^= poly;
* assert(!(current_val & 0x1));
*
* current_val = (current_val >> 1) | (doit << (w-1));
* ]
*
* return current_val;
* ]
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_crc_ivx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t iv : 32; /**< IV used by the CRC algorithm. Default is FCS32. */
#else
uint64_t iv : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pip_crc_ivx_s cn38xx;
struct cvmx_pip_crc_ivx_s cn38xxp2;
struct cvmx_pip_crc_ivx_s cn58xx;
struct cvmx_pip_crc_ivx_s cn58xxp1;
} cvmx_pip_crc_ivx_t;
/**
* cvmx_pip_dec_ipsec#
*
* PIP_DEC_IPSEC = UDP or TCP ports to watch for DEC IPSEC
*
* PIP sets the dec_ipsec based on TCP or UDP destination port.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_dec_ipsecx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t tcp : 1; /**< This DPRT should be used for TCP packets */
uint64_t udp : 1; /**< This DPRT should be used for UDP packets */
uint64_t dprt : 16; /**< UDP or TCP destination port to match on */
#else
uint64_t dprt : 16;
uint64_t udp : 1;
uint64_t tcp : 1;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_pip_dec_ipsecx_s cn30xx;
struct cvmx_pip_dec_ipsecx_s cn31xx;
struct cvmx_pip_dec_ipsecx_s cn38xx;
struct cvmx_pip_dec_ipsecx_s cn38xxp2;
struct cvmx_pip_dec_ipsecx_s cn50xx;
struct cvmx_pip_dec_ipsecx_s cn52xx;
struct cvmx_pip_dec_ipsecx_s cn52xxp1;
struct cvmx_pip_dec_ipsecx_s cn56xx;
struct cvmx_pip_dec_ipsecx_s cn56xxp1;
struct cvmx_pip_dec_ipsecx_s cn58xx;
struct cvmx_pip_dec_ipsecx_s cn58xxp1;
} cvmx_pip_dec_ipsecx_t;
/**
* cvmx_pip_dsa_src_grp
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_dsa_src_grp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t map15 : 4; /**< DSA Group Algorithm */
uint64_t map14 : 4; /**< DSA Group Algorithm */
uint64_t map13 : 4; /**< DSA Group Algorithm */
uint64_t map12 : 4; /**< DSA Group Algorithm */
uint64_t map11 : 4; /**< DSA Group Algorithm */
uint64_t map10 : 4; /**< DSA Group Algorithm */
uint64_t map9 : 4; /**< DSA Group Algorithm */
uint64_t map8 : 4; /**< DSA Group Algorithm */
uint64_t map7 : 4; /**< DSA Group Algorithm */
uint64_t map6 : 4; /**< DSA Group Algorithm */
uint64_t map5 : 4; /**< DSA Group Algorithm */
uint64_t map4 : 4; /**< DSA Group Algorithm */
uint64_t map3 : 4; /**< DSA Group Algorithm */
uint64_t map2 : 4; /**< DSA Group Algorithm */
uint64_t map1 : 4; /**< DSA Group Algorithm */
uint64_t map0 : 4; /**< DSA Group Algorithm
Use the DSA source id to compute GRP
(56xx pass2 only) */
#else
uint64_t map0 : 4;
uint64_t map1 : 4;
uint64_t map2 : 4;
uint64_t map3 : 4;
uint64_t map4 : 4;
uint64_t map5 : 4;
uint64_t map6 : 4;
uint64_t map7 : 4;
uint64_t map8 : 4;
uint64_t map9 : 4;
uint64_t map10 : 4;
uint64_t map11 : 4;
uint64_t map12 : 4;
uint64_t map13 : 4;
uint64_t map14 : 4;
uint64_t map15 : 4;
#endif
} s;
struct cvmx_pip_dsa_src_grp_s cn52xx;
struct cvmx_pip_dsa_src_grp_s cn52xxp1;
struct cvmx_pip_dsa_src_grp_s cn56xx;
} cvmx_pip_dsa_src_grp_t;
/**
* cvmx_pip_dsa_vid_grp
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_dsa_vid_grp_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t map15 : 4; /**< DSA Group Algorithm */
uint64_t map14 : 4; /**< DSA Group Algorithm */
uint64_t map13 : 4; /**< DSA Group Algorithm */
uint64_t map12 : 4; /**< DSA Group Algorithm */
uint64_t map11 : 4; /**< DSA Group Algorithm */
uint64_t map10 : 4; /**< DSA Group Algorithm */
uint64_t map9 : 4; /**< DSA Group Algorithm */
uint64_t map8 : 4; /**< DSA Group Algorithm */
uint64_t map7 : 4; /**< DSA Group Algorithm */
uint64_t map6 : 4; /**< DSA Group Algorithm */
uint64_t map5 : 4; /**< DSA Group Algorithm */
uint64_t map4 : 4; /**< DSA Group Algorithm */
uint64_t map3 : 4; /**< DSA Group Algorithm */
uint64_t map2 : 4; /**< DSA Group Algorithm */
uint64_t map1 : 4; /**< DSA Group Algorithm */
uint64_t map0 : 4; /**< DSA Group Algorithm
Use the DSA source id to compute GRP
(56xx pass2 only) */
#else
uint64_t map0 : 4;
uint64_t map1 : 4;
uint64_t map2 : 4;
uint64_t map3 : 4;
uint64_t map4 : 4;
uint64_t map5 : 4;
uint64_t map6 : 4;
uint64_t map7 : 4;
uint64_t map8 : 4;
uint64_t map9 : 4;
uint64_t map10 : 4;
uint64_t map11 : 4;
uint64_t map12 : 4;
uint64_t map13 : 4;
uint64_t map14 : 4;
uint64_t map15 : 4;
#endif
} s;
struct cvmx_pip_dsa_vid_grp_s cn52xx;
struct cvmx_pip_dsa_vid_grp_s cn52xxp1;
struct cvmx_pip_dsa_vid_grp_s cn56xx;
} cvmx_pip_dsa_vid_grp_t;
/**
* cvmx_pip_frm_len_chk#
*
* Notes:
* PIP_FRM_LEN_CHK0 is used for packets on packet interface0, PCI, and PKO loopback ports.
* PIP_FRM_LEN_CHK1 is used for PCI RAW packets.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_frm_len_chkx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t maxlen : 16; /**< Byte count for Max-sized frame check
Failing packets set the MAXERR interrupt and are
optionally sent with opcode==MAXERR
The effective MAXLEN used by HW is
PIP_FRM_LEN_CHK[MAXLEN] + 4*VV + 4*VS */
uint64_t minlen : 16; /**< Byte count for Min-sized frame check
Failing packets set the MINERR interrupt and are
optionally sent with opcode==MINERR */
#else
uint64_t minlen : 16;
uint64_t maxlen : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pip_frm_len_chkx_s cn50xx;
struct cvmx_pip_frm_len_chkx_s cn52xx;
struct cvmx_pip_frm_len_chkx_s cn52xxp1;
struct cvmx_pip_frm_len_chkx_s cn56xx;
struct cvmx_pip_frm_len_chkx_s cn56xxp1;
} cvmx_pip_frm_len_chkx_t;
/**
* cvmx_pip_gbl_cfg
*
* PIP_GBL_CFG = PIP's Global Config Register
*
* Global config information that applies to all ports.
*
* Notes:
* * IP6_UDP
* IPv4 allows optional UDP checksum by sending the all 0's patterns. IPv6
* outlaws this and the spec says to always check UDP checksum. This mode
* bit allows the user to treat IPv6 as IPv4, meaning that the all 0's
* pattern will cause a UDP checksum pass.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_gbl_cfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_19_63 : 45;
uint64_t tag_syn : 1; /**< Do not include src_crc for TCP/SYN&!ACK packets
0 = include src_crc
1 = tag hash is dst_crc for TCP/SYN&!ACK packets */
uint64_t ip6_udp : 1; /**< IPv6/UDP checksum is not optional
0 = Allow optional checksum code
1 = Do not allow optional checksum code */
uint64_t max_l2 : 1; /**< Config bit to choose the largest L2 frame size
Chooses the value of the L2 Type/Length field
to classify the frame as length.
0 = 1500 / 0x5dc
1 = 1535 / 0x5ff */
uint64_t reserved_11_15 : 5;
uint64_t raw_shf : 3; /**< RAW Packet shift amount
Number of bytes to pad a packet that has been
received on a PCI RAW port. */
uint64_t reserved_3_7 : 5;
uint64_t nip_shf : 3; /**< Non-IP shift amount
Number of bytes to pad a packet that has been
classified as not IP. */
#else
uint64_t nip_shf : 3;
uint64_t reserved_3_7 : 5;
uint64_t raw_shf : 3;
uint64_t reserved_11_15 : 5;
uint64_t max_l2 : 1;
uint64_t ip6_udp : 1;
uint64_t tag_syn : 1;
uint64_t reserved_19_63 : 45;
#endif
} s;
struct cvmx_pip_gbl_cfg_s cn30xx;
struct cvmx_pip_gbl_cfg_s cn31xx;
struct cvmx_pip_gbl_cfg_s cn38xx;
struct cvmx_pip_gbl_cfg_s cn38xxp2;
struct cvmx_pip_gbl_cfg_s cn50xx;
struct cvmx_pip_gbl_cfg_s cn52xx;
struct cvmx_pip_gbl_cfg_s cn52xxp1;
struct cvmx_pip_gbl_cfg_s cn56xx;
struct cvmx_pip_gbl_cfg_s cn56xxp1;
struct cvmx_pip_gbl_cfg_s cn58xx;
struct cvmx_pip_gbl_cfg_s cn58xxp1;
} cvmx_pip_gbl_cfg_t;
/**
* cvmx_pip_gbl_ctl
*
* PIP_GBL_CTL = PIP's Global Control Register
*
* Global control information. These are the global checker enables for
* IPv4/IPv6 and TCP/UDP parsing. The enables effect all ports.
*
* Notes:
* The following text describes the conditions in which each checker will
* assert and flag an exception. By disabling the checker, the exception will
* not be flagged and the packet will be parsed as best it can. Note, by
* disabling conditions, packets can be parsed incorrectly (.i.e. IP_MAL and
* L4_MAL could cause bits to be seen in the wrong place. IP_CHK and L4_CHK
* means that the packet was corrupted).
*
* * IP_CHK
* Indicates that an IPv4 packet contained an IPv4 header checksum
* violations. Only applies to packets classified as IPv4.
*
* * IP_MAL
* Indicates that the packet was malformed. Malformed packets are defined as
* packets that are not long enough to cover the IP header or not long enough
* to cover the length in the IP header.
*
* * IP_HOP
* Indicates that the IPv4 TTL field or IPv6 HOP field is zero.
*
* * IP4_OPTS
* Indicates the presence of IPv4 options. It is set when the length != 5.
* This only applies to packets classified as IPv4.
*
* * IP6_EEXT
* Indicate the presence of IPv6 early extension headers. These bits only
* apply to packets classified as IPv6. Bit 0 will flag early extensions
* when next_header is any one of the following...
*
* - hop-by-hop (0)
* - destination (60)
* - routing (43)
*
* Bit 1 will flag early extentions when next_header is NOT any of the
* following...
*
* - TCP (6)
* - UDP (17)
* - fragmentation (44)
* - ICMP (58)
* - IPSEC ESP (50)
* - IPSEC AH (51)
* - IPCOMP
*
* * L4_MAL
* Indicates that a TCP or UDP packet is not long enough to cover the TCP or
* UDP header.
*
* * L4_PRT
* Indicates that a TCP or UDP packet has an illegal port number - either the
* source or destination port is zero.
*
* * L4_CHK
* Indicates that a packet classified as either TCP or UDP contains an L4
* checksum failure
*
* * L4_LEN
* Indicates that the TCP or UDP length does not match the the IP length.
*
* * TCP_FLAG
* Indicates any of the following conditions...
*
* [URG, ACK, PSH, RST, SYN, FIN] : tcp_flag
* 6'b000001: (FIN only)
* 6'b000000: (0)
* 6'bxxx1x1: (RST+FIN+*)
* 6'b1xxx1x: (URG+SYN+*)
* 6'bxxx11x: (RST+SYN+*)
* 6'bxxxx11: (SYN+FIN+*)
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_gbl_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t dsa_grp_tvid : 1; /**< DSA Group Algorithm
Use the DSA source id to compute GRP
(56xx pass2 only) */
uint64_t dsa_grp_scmd : 1; /**< DSA Group Algorithm
Use the DSA source id to compute GRP when the
DSA tag command to TO_CPU
(56xx pass2 only) */
uint64_t dsa_grp_sid : 1; /**< DSA Group Algorithm
Use the DSA VLAN id to compute GRP
(56xx pass2 only) */
uint64_t reserved_21_23 : 3;
uint64_t ring_en : 1; /**< Enable PCIe ring information in WQE */
uint64_t reserved_17_19 : 3;
uint64_t ignrs : 1; /**< Ignore the PKT_INST_HDR[RS] bit when set
Only applies to the packet interface prts (0-31)
(PASS2 only) */
uint64_t vs_wqe : 1; /**< Which VLAN CFI and ID to use when VLAN Stacking
0=use the 1st (network order) VLAN
1=use the 2nd (network order) VLAN
(PASS2 only) */
uint64_t vs_qos : 1; /**< Which VLAN priority to use when VLAN Stacking
0=use the 1st (network order) VLAN
1=use the 2nd (network order) VLAN
(PASS2 only) */
uint64_t l2_mal : 1; /**< Enable L2 malformed packet check */
uint64_t tcp_flag : 1; /**< Enable TCP flags checks */
uint64_t l4_len : 1; /**< Enable TCP/UDP length check */
uint64_t l4_chk : 1; /**< Enable TCP/UDP checksum check */
uint64_t l4_prt : 1; /**< Enable TCP/UDP illegal port check */
uint64_t l4_mal : 1; /**< Enable TCP/UDP malformed packet check */
uint64_t reserved_6_7 : 2;
uint64_t ip6_eext : 2; /**< Enable IPv6 early extension headers */
uint64_t ip4_opts : 1; /**< Enable IPv4 options check */
uint64_t ip_hop : 1; /**< Enable TTL (IPv4) / hop (IPv6) check */
uint64_t ip_mal : 1; /**< Enable malformed check */
uint64_t ip_chk : 1; /**< Enable IPv4 header checksum check */
#else
uint64_t ip_chk : 1;
uint64_t ip_mal : 1;
uint64_t ip_hop : 1;
uint64_t ip4_opts : 1;
uint64_t ip6_eext : 2;
uint64_t reserved_6_7 : 2;
uint64_t l4_mal : 1;
uint64_t l4_prt : 1;
uint64_t l4_chk : 1;
uint64_t l4_len : 1;
uint64_t tcp_flag : 1;
uint64_t l2_mal : 1;
uint64_t vs_qos : 1;
uint64_t vs_wqe : 1;
uint64_t ignrs : 1;
uint64_t reserved_17_19 : 3;
uint64_t ring_en : 1;
uint64_t reserved_21_23 : 3;
uint64_t dsa_grp_sid : 1;
uint64_t dsa_grp_scmd : 1;
uint64_t dsa_grp_tvid : 1;
uint64_t reserved_27_63 : 37;
#endif
} s;
struct cvmx_pip_gbl_ctl_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t ignrs : 1; /**< Ignore the PKT_INST_HDR[RS] bit when set
Only applies to the packet interface prts (0-31) */
uint64_t vs_wqe : 1; /**< Which VLAN CFI and ID to use when VLAN Stacking
0=use the 1st (network order) VLAN
1=use the 2nd (network order) VLAN */
uint64_t vs_qos : 1; /**< Which VLAN priority to use when VLAN Stacking
0=use the 1st (network order) VLAN
1=use the 2nd (network order) VLAN */
uint64_t l2_mal : 1; /**< Enable L2 malformed packet check */
uint64_t tcp_flag : 1; /**< Enable TCP flags checks */
uint64_t l4_len : 1; /**< Enable TCP/UDP length check */
uint64_t l4_chk : 1; /**< Enable TCP/UDP checksum check */
uint64_t l4_prt : 1; /**< Enable TCP/UDP illegal port check */
uint64_t l4_mal : 1; /**< Enable TCP/UDP malformed packet check */
uint64_t reserved_6_7 : 2;
uint64_t ip6_eext : 2; /**< Enable IPv6 early extension headers */
uint64_t ip4_opts : 1; /**< Enable IPv4 options check */
uint64_t ip_hop : 1; /**< Enable TTL (IPv4) / hop (IPv6) check */
uint64_t ip_mal : 1; /**< Enable malformed check */
uint64_t ip_chk : 1; /**< Enable IPv4 header checksum check */
#else
uint64_t ip_chk : 1;
uint64_t ip_mal : 1;
uint64_t ip_hop : 1;
uint64_t ip4_opts : 1;
uint64_t ip6_eext : 2;
uint64_t reserved_6_7 : 2;
uint64_t l4_mal : 1;
uint64_t l4_prt : 1;
uint64_t l4_chk : 1;
uint64_t l4_len : 1;
uint64_t tcp_flag : 1;
uint64_t l2_mal : 1;
uint64_t vs_qos : 1;
uint64_t vs_wqe : 1;
uint64_t ignrs : 1;
uint64_t reserved_17_63 : 47;
#endif
} cn30xx;
struct cvmx_pip_gbl_ctl_cn30xx cn31xx;
struct cvmx_pip_gbl_ctl_cn30xx cn38xx;
struct cvmx_pip_gbl_ctl_cn30xx cn38xxp2;
struct cvmx_pip_gbl_ctl_cn30xx cn50xx;
struct cvmx_pip_gbl_ctl_s cn52xx;
struct cvmx_pip_gbl_ctl_s cn52xxp1;
struct cvmx_pip_gbl_ctl_s cn56xx;
struct cvmx_pip_gbl_ctl_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_21_63 : 43;
uint64_t ring_en : 1; /**< Enable PCIe ring information in WQE */
uint64_t reserved_17_19 : 3;
uint64_t ignrs : 1; /**< Ignore the PKT_INST_HDR[RS] bit when set
Only applies to the packet interface prts (0-31) */
uint64_t vs_wqe : 1; /**< Which VLAN CFI and ID to use when VLAN Stacking
0=use the 1st (network order) VLAN
1=use the 2nd (network order) VLAN */
uint64_t vs_qos : 1; /**< Which VLAN priority to use when VLAN Stacking
0=use the 1st (network order) VLAN
1=use the 2nd (network order) VLAN */
uint64_t l2_mal : 1; /**< Enable L2 malformed packet check */
uint64_t tcp_flag : 1; /**< Enable TCP flags checks */
uint64_t l4_len : 1; /**< Enable TCP/UDP length check */
uint64_t l4_chk : 1; /**< Enable TCP/UDP checksum check */
uint64_t l4_prt : 1; /**< Enable TCP/UDP illegal port check */
uint64_t l4_mal : 1; /**< Enable TCP/UDP malformed packet check */
uint64_t reserved_6_7 : 2;
uint64_t ip6_eext : 2; /**< Enable IPv6 early extension headers */
uint64_t ip4_opts : 1; /**< Enable IPv4 options check */
uint64_t ip_hop : 1; /**< Enable TTL (IPv4) / hop (IPv6) check */
uint64_t ip_mal : 1; /**< Enable malformed check */
uint64_t ip_chk : 1; /**< Enable IPv4 header checksum check */
#else
uint64_t ip_chk : 1;
uint64_t ip_mal : 1;
uint64_t ip_hop : 1;
uint64_t ip4_opts : 1;
uint64_t ip6_eext : 2;
uint64_t reserved_6_7 : 2;
uint64_t l4_mal : 1;
uint64_t l4_prt : 1;
uint64_t l4_chk : 1;
uint64_t l4_len : 1;
uint64_t tcp_flag : 1;
uint64_t l2_mal : 1;
uint64_t vs_qos : 1;
uint64_t vs_wqe : 1;
uint64_t ignrs : 1;
uint64_t reserved_17_19 : 3;
uint64_t ring_en : 1;
uint64_t reserved_21_63 : 43;
#endif
} cn56xxp1;
struct cvmx_pip_gbl_ctl_cn30xx cn58xx;
struct cvmx_pip_gbl_ctl_cn30xx cn58xxp1;
} cvmx_pip_gbl_ctl_t;
/**
* cvmx_pip_hg_pri_qos
*
* Notes:
* This register controls accesses to the HG_QOS_TABLE. To write an entry of
* the table, write PIP_HG_PRI_QOS with PRI=table address, QOS=priority level,
* UP_QOS=1. To read an entry of the table, write PIP_HG_PRI_QOS with
* PRI=table address, QOS=dont_carepriority level, UP_QOS=0 and then read
* PIP_HG_PRI_QOS. The table data will be in PIP_HG_PRI_QOS[QOS].
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_hg_pri_qos_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t up_qos : 1; /**< When written to '1', updates the entry in the
HG_QOS_TABLE as specified by PRI to a value of
QOS as follows
HG_QOS_TABLE[PRI] = QOS */
uint64_t reserved_11_11 : 1;
uint64_t qos : 3; /**< QOS Map level to priority
(56xx pass2 only) */
uint64_t reserved_6_7 : 2;
uint64_t pri : 6; /**< The priority level from HiGig header
HiGig/HiGig+ PRI = [1'b0, CNG[1:0], COS[2:0]]
HiGig2 PRI = [DP[1:0], TC[3:0]]
(56xx pass2 only) */
#else
uint64_t pri : 6;
uint64_t reserved_6_7 : 2;
uint64_t qos : 3;
uint64_t reserved_11_11 : 1;
uint64_t up_qos : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_pip_hg_pri_qos_s cn52xx;
struct cvmx_pip_hg_pri_qos_s cn52xxp1;
struct cvmx_pip_hg_pri_qos_s cn56xx;
} cvmx_pip_hg_pri_qos_t;
/**
* cvmx_pip_int_en
*
* PIP_INT_EN = PIP's Interrupt Enable Register
*
* Determines if hardward should raise an interrupt to software
* when an exception event occurs.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t punyerr : 1; /**< Frame was received with length <=4B when CRC
stripping in IPD is enable */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow (see PIP_BCK_PRS[HIWATER]) */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t crcerr : 1; /**< PIP calculated bad CRC */
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t crcerr : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t minerr : 1;
uint64_t maxerr : 1;
uint64_t lenerr : 1;
uint64_t punyerr : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_pip_int_en_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow
(not used in O2P) */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure
(not used in O2P) */
uint64_t crcerr : 1; /**< PIP calculated bad CRC
(not used in O2P) */
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t crcerr : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t reserved_9_63 : 55;
#endif
} cn30xx;
struct cvmx_pip_int_en_cn30xx cn31xx;
struct cvmx_pip_int_en_cn30xx cn38xx;
struct cvmx_pip_int_en_cn30xx cn38xxp2;
struct cvmx_pip_int_en_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t reserved_1_1 : 1;
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t reserved_1_1 : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t minerr : 1;
uint64_t maxerr : 1;
uint64_t lenerr : 1;
uint64_t reserved_12_63 : 52;
#endif
} cn50xx;
struct cvmx_pip_int_en_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t punyerr : 1; /**< Frame was received with length <=4B when CRC
stripping in IPD is enable */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t reserved_1_1 : 1;
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t reserved_1_1 : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t minerr : 1;
uint64_t maxerr : 1;
uint64_t lenerr : 1;
uint64_t punyerr : 1;
uint64_t reserved_13_63 : 51;
#endif
} cn52xx;
struct cvmx_pip_int_en_cn52xx cn52xxp1;
struct cvmx_pip_int_en_s cn56xx;
struct cvmx_pip_int_en_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow (see PIP_BCK_PRS[HIWATER]) */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t crcerr : 1; /**< PIP calculated bad CRC
(Disabled in 56xx) */
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t crcerr : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t minerr : 1;
uint64_t maxerr : 1;
uint64_t lenerr : 1;
uint64_t reserved_12_63 : 52;
#endif
} cn56xxp1;
struct cvmx_pip_int_en_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t punyerr : 1; /**< Frame was received with length <=4B when CRC
stripping in IPD is enable */
uint64_t reserved_9_11 : 3;
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow (see PIP_BCK_PRS[HIWATER]) */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t crcerr : 1; /**< PIP calculated bad CRC */
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t crcerr : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t reserved_9_11 : 3;
uint64_t punyerr : 1;
uint64_t reserved_13_63 : 51;
#endif
} cn58xx;
struct cvmx_pip_int_en_cn30xx cn58xxp1;
} cvmx_pip_int_en_t;
/**
* cvmx_pip_int_reg
*
* PIP_INT_REG = PIP's Interrupt Register
*
* Any exception event that occurs is captured in the PIP_INT_REG.
* PIP_INT_REG will set the exception bit regardless of the value
* of PIP_INT_EN. PIP_INT_EN only controls if an interrupt is
* raised to software.
*
* Notes:
* * TODOOVR
* The PIP Todo list stores packets that have been received and require work
* queue entry generation.
*
* * SKPRUNT
* If a packet size is less then the amount programmed in the per port
* skippers, then there will be nothing to parse and the entire packet will
* basically be skipped over. This is probably not what the user desired, so
* there is an indication to software.
*
* * BADTAG
* A tag is considered bad when it is resued by a new packet before it was
* released by PIP. PIP considers a tag released by one of two methods.
* . QOS dropped so that it is released over the pip__ipd_release bus.
* . WorkQ entry is validated by the pip__ipd_done signal
*
* * PRTNXA
* If PIP receives a packet that is not in the valid port range, the port
* processed will be mapped into the valid port space (the mapping is
* currently unpredictable) and the PRTNXA bit will be set. PRTNXA will be
* set for packets received under the following conditions:
*
* * packet ports (ports 0-31)
* - GMX_INF_MODE[TYPE]==0 (SGMII), received port is 4-31
* - GMX_INF_MODE[TYPE]==1 (XAUI), received port is 1-31
* * upper ports (pci and loopback ports 32-63)
* - received port is 40-47 or 52-63
*
* * BCKPRS
* PIP can assert backpressure to the receive logic when the todo list
* exceeds a high-water mark. When this
* occurs, PIP can raise an interrupt to software.
*
* * PKTDRP
* PIP can drop packets based on QOS results received from IPD. If the QOS
* algorithm decides to drop a packet, PIP will assert an interrupt.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t punyerr : 1; /**< Frame was received with length <=4B when CRC
stripping in IPD is enable */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow (see PIP_BCK_PRS[HIWATER]) */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper
This interrupt can occur with received PARTIAL
packets that are truncated to SKIP bytes or
smaller. */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t crcerr : 1; /**< PIP calculated bad CRC */
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t crcerr : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t minerr : 1;
uint64_t maxerr : 1;
uint64_t lenerr : 1;
uint64_t punyerr : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_pip_int_reg_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow
(not used in O2P) */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper
This interrupt can occur with received PARTIAL
packets that are truncated to SKIP bytes or
smaller. */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure
(not used in O2P) */
uint64_t crcerr : 1; /**< PIP calculated bad CRC
(not used in O2P) */
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t crcerr : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t reserved_9_63 : 55;
#endif
} cn30xx;
struct cvmx_pip_int_reg_cn30xx cn31xx;
struct cvmx_pip_int_reg_cn30xx cn38xx;
struct cvmx_pip_int_reg_cn30xx cn38xxp2;
struct cvmx_pip_int_reg_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper
This interrupt can occur with received PARTIAL
packets that are truncated to SKIP bytes or
smaller. */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t reserved_1_1 : 1;
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t reserved_1_1 : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t minerr : 1;
uint64_t maxerr : 1;
uint64_t lenerr : 1;
uint64_t reserved_12_63 : 52;
#endif
} cn50xx;
struct cvmx_pip_int_reg_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t punyerr : 1; /**< Frame was received with length <=4B when CRC
stripping in IPD is enable */
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper
This interrupt can occur with received PARTIAL
packets that are truncated to SKIP bytes or
smaller. */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t reserved_1_1 : 1;
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t reserved_1_1 : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t minerr : 1;
uint64_t maxerr : 1;
uint64_t lenerr : 1;
uint64_t punyerr : 1;
uint64_t reserved_13_63 : 51;
#endif
} cn52xx;
struct cvmx_pip_int_reg_cn52xx cn52xxp1;
struct cvmx_pip_int_reg_s cn56xx;
struct cvmx_pip_int_reg_cn56xxp1
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t lenerr : 1; /**< Frame was received with length error */
uint64_t maxerr : 1; /**< Frame was received with length > max_length */
uint64_t minerr : 1; /**< Frame was received with length < min_length */
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow (see PIP_BCK_PRS[HIWATER]) */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper
This interrupt can occur with received PARTIAL
packets that are truncated to SKIP bytes or
smaller. */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t crcerr : 1; /**< PIP calculated bad CRC
(Disabled in 56xx) */
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t crcerr : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t minerr : 1;
uint64_t maxerr : 1;
uint64_t lenerr : 1;
uint64_t reserved_12_63 : 52;
#endif
} cn56xxp1;
struct cvmx_pip_int_reg_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t punyerr : 1; /**< Frame was received with length <=4B when CRC
stripping in IPD is enable */
uint64_t reserved_9_11 : 3;
uint64_t beperr : 1; /**< Parity Error in back end memory */
uint64_t feperr : 1; /**< Parity Error in front end memory */
uint64_t todoovr : 1; /**< Todo list overflow (see PIP_BCK_PRS[HIWATER]) */
uint64_t skprunt : 1; /**< Packet was engulfed by skipper
This interrupt can occur with received PARTIAL
packets that are truncated to SKIP bytes or
smaller. */
uint64_t badtag : 1; /**< A bad tag was sent from IPD */
uint64_t prtnxa : 1; /**< Non-existent port */
uint64_t bckprs : 1; /**< PIP asserted backpressure */
uint64_t crcerr : 1; /**< PIP calculated bad CRC */
uint64_t pktdrp : 1; /**< Packet Dropped due to QOS */
#else
uint64_t pktdrp : 1;
uint64_t crcerr : 1;
uint64_t bckprs : 1;
uint64_t prtnxa : 1;
uint64_t badtag : 1;
uint64_t skprunt : 1;
uint64_t todoovr : 1;
uint64_t feperr : 1;
uint64_t beperr : 1;
uint64_t reserved_9_11 : 3;
uint64_t punyerr : 1;
uint64_t reserved_13_63 : 51;
#endif
} cn58xx;
struct cvmx_pip_int_reg_cn30xx cn58xxp1;
} cvmx_pip_int_reg_t;
/**
* cvmx_pip_ip_offset
*
* PIP_IP_OFFSET = Location of the IP in the workQ entry
*
* An 8-byte offset to find the start of the IP header in the data portion of IP workQ entires
*
* Notes:
* In normal configurations, OFFSET must be set in the 0..4 range to allow the
* entire IP and TCP/UDP headers to be buffered in HW and calculate the L4
* checksum for TCP/UDP packets.
*
* The MAX value of OFFSET is determined by the the types of packets that can
* be sent to PIP as follows...
*
* Packet Type MAX OFFSET
* IPv4/TCP/UDP 7
* IPv6/TCP/UDP 5
* IPv6/without L4 parsing 6
*
* If the L4 can be ignored, then the MAX OFFSET for IPv6 packets can increase
* to 6. Here are the following programming restrictions for IPv6 packets and
* OFFSET==6:
*
* . PIP_GBL_CTL[TCP_FLAG] == 0
* . PIP_GBL_CTL[L4_LEN] == 0
* . PIP_GBL_CTL[L4_CHK] == 0
* . PIP_GBL_CTL[L4_PRT] == 0
* . PIP_GBL_CTL[L4_MAL] == 0
* . PIP_DEC_IPSEC[TCP] == 0
* . PIP_DEC_IPSEC[UDP] == 0
* . PIP_PRT_TAG[IP6_DPRT] == 0
* . PIP_PRT_TAG[IP6_SPRT] == 0
* . PIP_PRT_TAG[TCP6_TAG] == 0
* . PIP_GBL_CFG[TAG_SYN] == 0
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_ip_offset_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t offset : 3; /**< Number of 8B ticks to include in workQ entry
prior to IP data
- 0: 0 Bytes / IP start at WORD4 of workQ entry
- 1: 8 Bytes / IP start at WORD5 of workQ entry
- 2: 16 Bytes / IP start at WORD6 of workQ entry
- 3: 24 Bytes / IP start at WORD7 of workQ entry
- 4: 32 Bytes / IP start at WORD8 of workQ entry
- 5: 40 Bytes / IP start at WORD9 of workQ entry
- 6: 48 Bytes / IP start at WORD10 of workQ entry
- 7: 56 Bytes / IP start at WORD11 of workQ entry */
#else
uint64_t offset : 3;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_pip_ip_offset_s cn30xx;
struct cvmx_pip_ip_offset_s cn31xx;
struct cvmx_pip_ip_offset_s cn38xx;
struct cvmx_pip_ip_offset_s cn38xxp2;
struct cvmx_pip_ip_offset_s cn50xx;
struct cvmx_pip_ip_offset_s cn52xx;
struct cvmx_pip_ip_offset_s cn52xxp1;
struct cvmx_pip_ip_offset_s cn56xx;
struct cvmx_pip_ip_offset_s cn56xxp1;
struct cvmx_pip_ip_offset_s cn58xx;
struct cvmx_pip_ip_offset_s cn58xxp1;
} cvmx_pip_ip_offset_t;
/**
* cvmx_pip_prt_cfg#
*
* PIP_PRT_CFGX = Per port config information
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_prt_cfgx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_53_63 : 11;
uint64_t pad_len : 1; /**< When set, disables the length check for pkts with
padding in the client data */
uint64_t vlan_len : 1; /**< When set, disables the length check for VLAN pkts */
uint64_t lenerr_en : 1; /**< L2 length error check enable
Frame was received with length error */
uint64_t maxerr_en : 1; /**< Max frame error check enable
Frame was received with length > max_length */
uint64_t minerr_en : 1; /**< Min frame error check enable
Frame was received with length < min_length */
uint64_t grp_wat_47 : 4; /**< GRP Watcher enable
(Watchers 4-7) */
uint64_t qos_wat_47 : 4; /**< QOS Watcher enable
(Watchers 4-7) */
uint64_t reserved_37_39 : 3;
uint64_t rawdrp : 1; /**< Allow the IPD to RED drop a packet.
Normally, IPD will never drop a packet that PIP
indicates is RAW.
0=never drop RAW packets based on RED algorithm
1=allow RAW packet drops based on RED algorithm
(PASS2 only) */
uint64_t tag_inc : 2; /**< Which of the 4 PIP_TAG_INC to use when
calculating mask tag hash
(PASS2 only) */
uint64_t dyn_rs : 1; /**< Dynamically calculate RS based on pkt size
(PASS2 only) */
uint64_t inst_hdr : 1; /**< 8-byte INST_HDR is present on all packets
(not for PCI prts, 32-35)
(PASS2 only) */
uint64_t grp_wat : 4; /**< GRP Watcher enable
(PASS2 only) */
uint64_t hg_qos : 1; /**< When set, uses the HiGig priority bits as a
lookup into the HG_QOS_TABLE (PIP_HG_PRI_QOS)
to determine the QOS value
HG_QOS must not be set when HIGIG_EN=0
(56xx pass2 only) */
uint64_t qos : 3; /**< Default QOS level of the port */
uint64_t qos_wat : 4; /**< QOS Watcher enable */
uint64_t qos_vsel : 1; /**< Which QOS in PIP_QOS_VLAN to use
0 = PIP_QOS_VLAN[QOS]
1 = PIP_QOS_VLAN[QOS1]
(56xx pass2 only) */
uint64_t qos_vod : 1; /**< QOS VLAN over Diffserv
if VLAN exists, it is used
else if IP exists, Diffserv is used
else the per port default is used
Watchers are still highest priority */
uint64_t qos_diff : 1; /**< QOS Diffserv */
uint64_t qos_vlan : 1; /**< QOS VLAN */
uint64_t reserved_13_15 : 3;
uint64_t crc_en : 1; /**< CRC Checking enabled (for ports 0-31 only) */
uint64_t higig_en : 1; /**< Enable HiGig parsing
Should not be set for PCIe ports (ports 32-35)
When HIGIG_EN=1:
DSA_EN field below must be zero
SKIP field below is both Skip I size and the
size of the HiGig* header (12 or 16 bytes)
(56xx pass2 only) */
uint64_t dsa_en : 1; /**< Enable DSA tag parsing
When DSA_EN=1:
HIGIG_EN field above must be zero
SKIP field below is size of DSA tag (4, 8, or
12 bytes) rather than the size of Skip I
total SKIP (Skip I + header + Skip II
must be zero
INST_HDR field above must be zero (non-PCIe
ports)
For PCIe ports, NPEI_PKT*_INSTR_HDR[USE_IHDR]
and PCIE_INST_HDR[R] should be clear
MODE field below must be "skip to L2"
(56xx pass2 only) */
cvmx_pip_port_parse_mode_t mode : 2; /**< Parse Mode
0 = no packet inspection (Uninterpreted)
1 = L2 parsing / skip to L2
2 = IP parsing / skip to L3
3 = PCI Raw (illegal for software to set) */
uint64_t reserved_7_7 : 1;
uint64_t skip : 7; /**< Optional Skip I amount for packets. Does not
apply to packets on PCI ports when a PKT_INST_HDR
is present. See section 7.2.7 - Legal Skip
Values for further details. */
#else
uint64_t skip : 7;
uint64_t reserved_7_7 : 1;
cvmx_pip_port_parse_mode_t mode : 2;
uint64_t dsa_en : 1;
uint64_t higig_en : 1;
uint64_t crc_en : 1;
uint64_t reserved_13_15 : 3;
uint64_t qos_vlan : 1;
uint64_t qos_diff : 1;
uint64_t qos_vod : 1;
uint64_t qos_vsel : 1;
uint64_t qos_wat : 4;
uint64_t qos : 3;
uint64_t hg_qos : 1;
uint64_t grp_wat : 4;
uint64_t inst_hdr : 1;
uint64_t dyn_rs : 1;
uint64_t tag_inc : 2;
uint64_t rawdrp : 1;
uint64_t reserved_37_39 : 3;
uint64_t qos_wat_47 : 4;
uint64_t grp_wat_47 : 4;
uint64_t minerr_en : 1;
uint64_t maxerr_en : 1;
uint64_t lenerr_en : 1;
uint64_t vlan_len : 1;
uint64_t pad_len : 1;
uint64_t reserved_53_63 : 11;
#endif
} s;
struct cvmx_pip_prt_cfgx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t rawdrp : 1; /**< Allow the IPD to RED drop a packet.
Normally, IPD will never drop a packet that PIP
indicates is RAW.
0=never drop RAW packets based on RED algorithm
1=allow RAW packet drops based on RED algorithm */
uint64_t tag_inc : 2; /**< Which of the 4 PIP_TAG_INC to use when
calculating mask tag hash */
uint64_t dyn_rs : 1; /**< Dynamically calculate RS based on pkt size */
uint64_t inst_hdr : 1; /**< 8-byte INST_HDR is present on all packets
(not for PCI prts, 32-35) */
uint64_t grp_wat : 4; /**< GRP Watcher enable */
uint64_t reserved_27_27 : 1;
uint64_t qos : 3; /**< Default QOS level of the port */
uint64_t qos_wat : 4; /**< QOS Watcher enable */
uint64_t reserved_18_19 : 2;
uint64_t qos_diff : 1; /**< QOS Diffserv */
uint64_t qos_vlan : 1; /**< QOS VLAN */
uint64_t reserved_10_15 : 6;
cvmx_pip_port_parse_mode_t mode : 2; /**< Parse Mode
0 = no packet inspection (Uninterpreted)
1 = L2 parsing / skip to L2
2 = IP parsing / skip to L3
3 = PCI Raw (illegal for software to set) */
uint64_t reserved_7_7 : 1;
uint64_t skip : 7; /**< Optional Skip I amount for packets. Does not
apply to packets on PCI ports when a PKT_INST_HDR
is present. See section 7.2.7 - Legal Skip
Values for further details. */
#else
uint64_t skip : 7;
uint64_t reserved_7_7 : 1;
cvmx_pip_port_parse_mode_t mode : 2;
uint64_t reserved_10_15 : 6;
uint64_t qos_vlan : 1;
uint64_t qos_diff : 1;
uint64_t reserved_18_19 : 2;
uint64_t qos_wat : 4;
uint64_t qos : 3;
uint64_t reserved_27_27 : 1;
uint64_t grp_wat : 4;
uint64_t inst_hdr : 1;
uint64_t dyn_rs : 1;
uint64_t tag_inc : 2;
uint64_t rawdrp : 1;
uint64_t reserved_37_63 : 27;
#endif
} cn30xx;
struct cvmx_pip_prt_cfgx_cn30xx cn31xx;
struct cvmx_pip_prt_cfgx_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t rawdrp : 1; /**< Allow the IPD to RED drop a packet.
Normally, IPD will never drop a packet that PIP
indicates is RAW.
0=never drop RAW packets based on RED algorithm
1=allow RAW packet drops based on RED algorithm
(PASS2 only) */
uint64_t tag_inc : 2; /**< Which of the 4 PIP_TAG_INC to use when
calculating mask tag hash
(PASS2 only) */
uint64_t dyn_rs : 1; /**< Dynamically calculate RS based on pkt size
(PASS2 only) */
uint64_t inst_hdr : 1; /**< 8-byte INST_HDR is present on all packets
(not for PCI prts, 32-35)
(PASS2 only) */
uint64_t grp_wat : 4; /**< GRP Watcher enable
(PASS2 only) */
uint64_t reserved_27_27 : 1;
uint64_t qos : 3; /**< Default QOS level of the port */
uint64_t qos_wat : 4; /**< QOS Watcher enable */
uint64_t reserved_18_19 : 2;
uint64_t qos_diff : 1; /**< QOS Diffserv */
uint64_t qos_vlan : 1; /**< QOS VLAN */
uint64_t reserved_13_15 : 3;
uint64_t crc_en : 1; /**< CRC Checking enabled (for ports 0-31 only) */
uint64_t reserved_10_11 : 2;
cvmx_pip_port_parse_mode_t mode : 2; /**< Parse Mode
0 = no packet inspection (Uninterpreted)
1 = L2 parsing / skip to L2
2 = IP parsing / skip to L3
3 = PCI Raw (illegal for software to set) */
uint64_t reserved_7_7 : 1;
uint64_t skip : 7; /**< Optional Skip I amount for packets. Does not
apply to packets on PCI ports when a PKT_INST_HDR
is present. See section 7.2.7 - Legal Skip
Values for further details. */
#else
uint64_t skip : 7;
uint64_t reserved_7_7 : 1;
cvmx_pip_port_parse_mode_t mode : 2;
uint64_t reserved_10_11 : 2;
uint64_t crc_en : 1;
uint64_t reserved_13_15 : 3;
uint64_t qos_vlan : 1;
uint64_t qos_diff : 1;
uint64_t reserved_18_19 : 2;
uint64_t qos_wat : 4;
uint64_t qos : 3;
uint64_t reserved_27_27 : 1;
uint64_t grp_wat : 4;
uint64_t inst_hdr : 1;
uint64_t dyn_rs : 1;
uint64_t tag_inc : 2;
uint64_t rawdrp : 1;
uint64_t reserved_37_63 : 27;
#endif
} cn38xx;
struct cvmx_pip_prt_cfgx_cn38xx cn38xxp2;
struct cvmx_pip_prt_cfgx_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_53_63 : 11;
uint64_t pad_len : 1; /**< When set, disables the length check for pkts with
padding in the client data */
uint64_t vlan_len : 1; /**< When set, disables the length check for VLAN pkts */
uint64_t lenerr_en : 1; /**< L2 length error check enable
Frame was received with length error */
uint64_t maxerr_en : 1; /**< Max frame error check enable
Frame was received with length > max_length */
uint64_t minerr_en : 1; /**< Min frame error check enable
Frame was received with length < min_length */
uint64_t grp_wat_47 : 4; /**< GRP Watcher enable
(Watchers 4-7) */
uint64_t qos_wat_47 : 4; /**< QOS Watcher enable
(Watchers 4-7) */
uint64_t reserved_37_39 : 3;
uint64_t rawdrp : 1; /**< Allow the IPD to RED drop a packet.
Normally, IPD will never drop a packet that PIP
indicates is RAW.
0=never drop RAW packets based on RED algorithm
1=allow RAW packet drops based on RED algorithm */
uint64_t tag_inc : 2; /**< Which of the 4 PIP_TAG_INC to use when
calculating mask tag hash */
uint64_t dyn_rs : 1; /**< Dynamically calculate RS based on pkt size */
uint64_t inst_hdr : 1; /**< 8-byte INST_HDR is present on all packets
(not for PCI prts, 32-35) */
uint64_t grp_wat : 4; /**< GRP Watcher enable */
uint64_t reserved_27_27 : 1;
uint64_t qos : 3; /**< Default QOS level of the port */
uint64_t qos_wat : 4; /**< QOS Watcher enable
(Watchers 0-3) */
uint64_t reserved_19_19 : 1;
uint64_t qos_vod : 1; /**< QOS VLAN over Diffserv
if VLAN exists, it is used
else if IP exists, Diffserv is used
else the per port default is used
Watchers are still highest priority */
uint64_t qos_diff : 1; /**< QOS Diffserv */
uint64_t qos_vlan : 1; /**< QOS VLAN */
uint64_t reserved_13_15 : 3;
uint64_t crc_en : 1; /**< CRC Checking enabled
(Disabled in 5020) */
uint64_t reserved_10_11 : 2;
cvmx_pip_port_parse_mode_t mode : 2; /**< Parse Mode
0 = no packet inspection (Uninterpreted)
1 = L2 parsing / skip to L2
2 = IP parsing / skip to L3
3 = PCI Raw (illegal for software to set) */
uint64_t reserved_7_7 : 1;
uint64_t skip : 7; /**< Optional Skip I amount for packets. Does not
apply to packets on PCI ports when a PKT_INST_HDR
is present. See section 7.2.7 - Legal Skip
Values for further details. */
#else
uint64_t skip : 7;
uint64_t reserved_7_7 : 1;
cvmx_pip_port_parse_mode_t mode : 2;
uint64_t reserved_10_11 : 2;
uint64_t crc_en : 1;
uint64_t reserved_13_15 : 3;
uint64_t qos_vlan : 1;
uint64_t qos_diff : 1;
uint64_t qos_vod : 1;
uint64_t reserved_19_19 : 1;
uint64_t qos_wat : 4;
uint64_t qos : 3;
uint64_t reserved_27_27 : 1;
uint64_t grp_wat : 4;
uint64_t inst_hdr : 1;
uint64_t dyn_rs : 1;
uint64_t tag_inc : 2;
uint64_t rawdrp : 1;
uint64_t reserved_37_39 : 3;
uint64_t qos_wat_47 : 4;
uint64_t grp_wat_47 : 4;
uint64_t minerr_en : 1;
uint64_t maxerr_en : 1;
uint64_t lenerr_en : 1;
uint64_t vlan_len : 1;
uint64_t pad_len : 1;
uint64_t reserved_53_63 : 11;
#endif
} cn50xx;
struct cvmx_pip_prt_cfgx_s cn52xx;
struct cvmx_pip_prt_cfgx_s cn52xxp1;
struct cvmx_pip_prt_cfgx_s cn56xx;
struct cvmx_pip_prt_cfgx_cn50xx cn56xxp1;
struct cvmx_pip_prt_cfgx_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t rawdrp : 1; /**< Allow the IPD to RED drop a packet.
Normally, IPD will never drop a packet that PIP
indicates is RAW.
0=never drop RAW packets based on RED algorithm
1=allow RAW packet drops based on RED algorithm
(PASS2 only) */
uint64_t tag_inc : 2; /**< Which of the 4 PIP_TAG_INC to use when
calculating mask tag hash
(PASS2 only) */
uint64_t dyn_rs : 1; /**< Dynamically calculate RS based on pkt size
(PASS2 only) */
uint64_t inst_hdr : 1; /**< 8-byte INST_HDR is present on all packets
(not for PCI prts, 32-35)
(PASS2 only) */
uint64_t grp_wat : 4; /**< GRP Watcher enable
(PASS2 only) */
uint64_t reserved_27_27 : 1;
uint64_t qos : 3; /**< Default QOS level of the port */
uint64_t qos_wat : 4; /**< QOS Watcher enable */
uint64_t reserved_19_19 : 1;
uint64_t qos_vod : 1; /**< QOS VLAN over Diffserv
if VLAN exists, it is used
else if IP exists, Diffserv is used
else the per port default is used
Watchers are still highest priority */
uint64_t qos_diff : 1; /**< QOS Diffserv */
uint64_t qos_vlan : 1; /**< QOS VLAN */
uint64_t reserved_13_15 : 3;
uint64_t crc_en : 1; /**< CRC Checking enabled (for ports 0-31 only) */
uint64_t reserved_10_11 : 2;
cvmx_pip_port_parse_mode_t mode : 2; /**< Parse Mode
0 = no packet inspection (Uninterpreted)
1 = L2 parsing / skip to L2
2 = IP parsing / skip to L3
3 = PCI Raw (illegal for software to set) */
uint64_t reserved_7_7 : 1;
uint64_t skip : 7; /**< Optional Skip I amount for packets. Does not
apply to packets on PCI ports when a PKT_INST_HDR
is present. See section 7.2.7 - Legal Skip
Values for further details. */
#else
uint64_t skip : 7;
uint64_t reserved_7_7 : 1;
cvmx_pip_port_parse_mode_t mode : 2;
uint64_t reserved_10_11 : 2;
uint64_t crc_en : 1;
uint64_t reserved_13_15 : 3;
uint64_t qos_vlan : 1;
uint64_t qos_diff : 1;
uint64_t qos_vod : 1;
uint64_t reserved_19_19 : 1;
uint64_t qos_wat : 4;
uint64_t qos : 3;
uint64_t reserved_27_27 : 1;
uint64_t grp_wat : 4;
uint64_t inst_hdr : 1;
uint64_t dyn_rs : 1;
uint64_t tag_inc : 2;
uint64_t rawdrp : 1;
uint64_t reserved_37_63 : 27;
#endif
} cn58xx;
struct cvmx_pip_prt_cfgx_cn58xx cn58xxp1;
} cvmx_pip_prt_cfgx_t;
/**
* cvmx_pip_prt_tag#
*
* PIP_PRT_TAGX = Per port config information
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_prt_tagx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t grptagbase : 4; /**< Offset to use when computing group from tag bits
when GRPTAG is set.
(PASS2 only) */
uint64_t grptagmask : 4; /**< Which bits of the tag to exclude when computing
group when GRPTAG is set.
(PASS2 only) */
uint64_t grptag : 1; /**< When set, use the lower bit of the tag to compute
the group in the work queue entry
GRP = WQE[TAG[3:0]] & ~GRPTAGMASK + GRPTAGBASE
(PASS2 only) */
uint64_t grptag_mskip : 1; /**< When set, GRPTAG will be used regardless if the
packet IS_IP. */
uint64_t tag_mode : 2; /**< Which tag algorithm to use
0 = always use tuple tag algorithm
1 = always use mask tag algorithm
2 = if packet is IP, use tuple else use mask
3 = tuple XOR mask
(PASS2 only) */
uint64_t inc_vs : 2; /**< determines the VLAN ID (VID) to be included in
tuple tag when VLAN stacking is detected
0 = do not include VID in tuple tag generation
1 = include VID (VLAN0) in hash
2 = include VID (VLAN1) in hash
3 = include VID ([VLAN0,VLAN1]) in hash
(PASS2 only) */
uint64_t inc_vlan : 1; /**< when set, the VLAN ID is included in tuple tag
when VLAN stacking is not detected
0 = do not include VID in tuple tag generation
1 = include VID in hash
(PASS2 only) */
uint64_t inc_prt_flag : 1; /**< sets whether the port is included in tuple tag */
uint64_t ip6_dprt_flag : 1; /**< sets whether the TCP/UDP dst port is
included in tuple tag for IPv6 packets */
uint64_t ip4_dprt_flag : 1; /**< sets whether the TCP/UDP dst port is
included in tuple tag for IPv4 */
uint64_t ip6_sprt_flag : 1; /**< sets whether the TCP/UDP src port is
included in tuple tag for IPv6 packets */
uint64_t ip4_sprt_flag : 1; /**< sets whether the TCP/UDP src port is
included in tuple tag for IPv4 */
uint64_t ip6_nxth_flag : 1; /**< sets whether ipv6 includes next header in tuple
tag hash */
uint64_t ip4_pctl_flag : 1; /**< sets whether ipv4 includes protocol in tuple
tag hash */
uint64_t ip6_dst_flag : 1; /**< sets whether ipv6 includes dst address in tuple
tag hash */
uint64_t ip4_dst_flag : 1; /**< sets whether ipv4 includes dst address in tuple
tag hash */
uint64_t ip6_src_flag : 1; /**< sets whether ipv6 includes src address in tuple
tag hash */
uint64_t ip4_src_flag : 1; /**< sets whether ipv4 includes src address in tuple
tag hash */
cvmx_pow_tag_type_t tcp6_tag_type : 2; /**< sets the tag_type of a TCP packet (IPv6)
0 = ordered tags
1 = atomic tags
2 = Null tags */
cvmx_pow_tag_type_t tcp4_tag_type : 2; /**< sets the tag_type of a TCP packet (IPv4)
0 = ordered tags
1 = atomic tags
2 = Null tags */
cvmx_pow_tag_type_t ip6_tag_type : 2; /**< sets whether IPv6 packet tag type
0 = ordered tags
1 = atomic tags
2 = Null tags */
cvmx_pow_tag_type_t ip4_tag_type : 2; /**< sets whether IPv4 packet tag type
0 = ordered tags
1 = atomic tags
2 = Null tags */
cvmx_pow_tag_type_t non_tag_type : 2; /**< sets whether non-IP packet tag type
0 = ordered tags
1 = atomic tags
2 = Null tags */
uint64_t grp : 4; /**< 4-bit value indicating the group to schedule to */
#else
uint64_t grp : 4;
cvmx_pow_tag_type_t non_tag_type : 2;
cvmx_pow_tag_type_t ip4_tag_type : 2;
cvmx_pow_tag_type_t ip6_tag_type : 2;
cvmx_pow_tag_type_t tcp4_tag_type : 2;
cvmx_pow_tag_type_t tcp6_tag_type : 2;
uint64_t ip4_src_flag : 1;
uint64_t ip6_src_flag : 1;
uint64_t ip4_dst_flag : 1;
uint64_t ip6_dst_flag : 1;
uint64_t ip4_pctl_flag : 1;
uint64_t ip6_nxth_flag : 1;
uint64_t ip4_sprt_flag : 1;
uint64_t ip6_sprt_flag : 1;
uint64_t ip4_dprt_flag : 1;
uint64_t ip6_dprt_flag : 1;
uint64_t inc_prt_flag : 1;
uint64_t inc_vlan : 1;
uint64_t inc_vs : 2;
uint64_t tag_mode : 2;
uint64_t grptag_mskip : 1;
uint64_t grptag : 1;
uint64_t grptagmask : 4;
uint64_t grptagbase : 4;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_pip_prt_tagx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t grptagbase : 4; /**< Offset to use when computing group from tag bits
when GRPTAG is set. */
uint64_t grptagmask : 4; /**< Which bits of the tag to exclude when computing
group when GRPTAG is set. */
uint64_t grptag : 1; /**< When set, use the lower bit of the tag to compute
the group in the work queue entry
GRP = WQE[TAG[3:0]] & ~GRPTAGMASK + GRPTAGBASE */
uint64_t reserved_30_30 : 1;
uint64_t tag_mode : 2; /**< Which tag algorithm to use
0 = always use tuple tag algorithm
1 = always use mask tag algorithm
2 = if packet is IP, use tuple else use mask
3 = tuple XOR mask */
uint64_t inc_vs : 2; /**< determines the VLAN ID (VID) to be included in
tuple tag when VLAN stacking is detected
0 = do not include VID in tuple tag generation
1 = include VID (VLAN0) in hash
2 = include VID (VLAN1) in hash
3 = include VID ([VLAN0,VLAN1]) in hash */
uint64_t inc_vlan : 1; /**< when set, the VLAN ID is included in tuple tag
when VLAN stacking is not detected
0 = do not include VID in tuple tag generation
1 = include VID in hash */
uint64_t inc_prt_flag : 1; /**< sets whether the port is included in tuple tag */
uint64_t ip6_dprt_flag : 1; /**< sets whether the TCP/UDP dst port is
included in tuple tag for IPv6 packets */
uint64_t ip4_dprt_flag : 1; /**< sets whether the TCP/UDP dst port is
included in tuple tag for IPv4 */
uint64_t ip6_sprt_flag : 1; /**< sets whether the TCP/UDP src port is
included in tuple tag for IPv6 packets */
uint64_t ip4_sprt_flag : 1; /**< sets whether the TCP/UDP src port is
included in tuple tag for IPv4 */
uint64_t ip6_nxth_flag : 1; /**< sets whether ipv6 includes next header in tuple
tag hash */
uint64_t ip4_pctl_flag : 1; /**< sets whether ipv4 includes protocol in tuple
tag hash */
uint64_t ip6_dst_flag : 1; /**< sets whether ipv6 includes dst address in tuple
tag hash */
uint64_t ip4_dst_flag : 1; /**< sets whether ipv4 includes dst address in tuple
tag hash */
uint64_t ip6_src_flag : 1; /**< sets whether ipv6 includes src address in tuple
tag hash */
uint64_t ip4_src_flag : 1; /**< sets whether ipv4 includes src address in tuple
tag hash */
cvmx_pow_tag_type_t tcp6_tag_type : 2; /**< sets the tag_type of a TCP packet (IPv6)
0 = ordered tags
1 = atomic tags
2 = Null tags */
cvmx_pow_tag_type_t tcp4_tag_type : 2; /**< sets the tag_type of a TCP packet (IPv4)
0 = ordered tags
1 = atomic tags
2 = Null tags */
cvmx_pow_tag_type_t ip6_tag_type : 2; /**< sets whether IPv6 packet tag type
0 = ordered tags
1 = atomic tags
2 = Null tags */
cvmx_pow_tag_type_t ip4_tag_type : 2; /**< sets whether IPv4 packet tag type
0 = ordered tags
1 = atomic tags
2 = Null tags */
cvmx_pow_tag_type_t non_tag_type : 2; /**< sets whether non-IP packet tag type
0 = ordered tags
1 = atomic tags
2 = Null tags */
uint64_t grp : 4; /**< 4-bit value indicating the group to schedule to */
#else
uint64_t grp : 4;
cvmx_pow_tag_type_t non_tag_type : 2;
cvmx_pow_tag_type_t ip4_tag_type : 2;
cvmx_pow_tag_type_t ip6_tag_type : 2;
cvmx_pow_tag_type_t tcp4_tag_type : 2;
cvmx_pow_tag_type_t tcp6_tag_type : 2;
uint64_t ip4_src_flag : 1;
uint64_t ip6_src_flag : 1;
uint64_t ip4_dst_flag : 1;
uint64_t ip6_dst_flag : 1;
uint64_t ip4_pctl_flag : 1;
uint64_t ip6_nxth_flag : 1;
uint64_t ip4_sprt_flag : 1;
uint64_t ip6_sprt_flag : 1;
uint64_t ip4_dprt_flag : 1;
uint64_t ip6_dprt_flag : 1;
uint64_t inc_prt_flag : 1;
uint64_t inc_vlan : 1;
uint64_t inc_vs : 2;
uint64_t tag_mode : 2;
uint64_t reserved_30_30 : 1;
uint64_t grptag : 1;
uint64_t grptagmask : 4;
uint64_t grptagbase : 4;
uint64_t reserved_40_63 : 24;
#endif
} cn30xx;
struct cvmx_pip_prt_tagx_cn30xx cn31xx;
struct cvmx_pip_prt_tagx_cn30xx cn38xx;
struct cvmx_pip_prt_tagx_cn30xx cn38xxp2;
struct cvmx_pip_prt_tagx_s cn50xx;
struct cvmx_pip_prt_tagx_s cn52xx;
struct cvmx_pip_prt_tagx_s cn52xxp1;
struct cvmx_pip_prt_tagx_s cn56xx;
struct cvmx_pip_prt_tagx_s cn56xxp1;
struct cvmx_pip_prt_tagx_s cn58xx;
struct cvmx_pip_prt_tagx_s cn58xxp1;
} cvmx_pip_prt_tagx_t;
/**
* cvmx_pip_qos_diff#
*
* PIP_QOS_DIFFX = QOS Diffserv Tables
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_qos_diffx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t qos : 3; /**< Diffserv QOS level */
#else
uint64_t qos : 3;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_pip_qos_diffx_s cn30xx;
struct cvmx_pip_qos_diffx_s cn31xx;
struct cvmx_pip_qos_diffx_s cn38xx;
struct cvmx_pip_qos_diffx_s cn38xxp2;
struct cvmx_pip_qos_diffx_s cn50xx;
struct cvmx_pip_qos_diffx_s cn52xx;
struct cvmx_pip_qos_diffx_s cn52xxp1;
struct cvmx_pip_qos_diffx_s cn56xx;
struct cvmx_pip_qos_diffx_s cn56xxp1;
struct cvmx_pip_qos_diffx_s cn58xx;
struct cvmx_pip_qos_diffx_s cn58xxp1;
} cvmx_pip_qos_diffx_t;
/**
* cvmx_pip_qos_vlan#
*
* PIP_QOS_VLANX = QOS VLAN Tables
*
* If the PIP indentifies a packet to be DSA/VLAN tagged, then the QOS
* can be set based on the DSA/VLAN user priority. These eight register
* comprise the QOS values for all DSA/VLAN user priority values.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_qos_vlanx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t qos1 : 3; /**< DSA/VLAN QOS level
Selected when PIP_PRT_CFGx[QOS_VSEL] = 1
(56xx pass2 only) */
uint64_t reserved_3_3 : 1;
uint64_t qos : 3; /**< VLAN QOS level */
#else
uint64_t qos : 3;
uint64_t reserved_3_3 : 1;
uint64_t qos1 : 3;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_pip_qos_vlanx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t qos : 3; /**< VLAN QOS level */
#else
uint64_t qos : 3;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_pip_qos_vlanx_cn30xx cn31xx;
struct cvmx_pip_qos_vlanx_cn30xx cn38xx;
struct cvmx_pip_qos_vlanx_cn30xx cn38xxp2;
struct cvmx_pip_qos_vlanx_cn30xx cn50xx;
struct cvmx_pip_qos_vlanx_s cn52xx;
struct cvmx_pip_qos_vlanx_s cn52xxp1;
struct cvmx_pip_qos_vlanx_s cn56xx;
struct cvmx_pip_qos_vlanx_cn30xx cn56xxp1;
struct cvmx_pip_qos_vlanx_cn30xx cn58xx;
struct cvmx_pip_qos_vlanx_cn30xx cn58xxp1;
} cvmx_pip_qos_vlanx_t;
/**
* cvmx_pip_qos_watch#
*
* PIP_QOS_WATCHX = QOS Watcher Tables
*
* Sets up the Configuration CSRs for the four QOS Watchers.
* Each Watcher can be set to look for a specific protocol,
* TCP/UDP destination port, or Ethertype to override the
* default QOS value.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_qos_watchx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t mask : 16; /**< Mask off a range of values (PASS2 only) */
uint64_t reserved_28_31 : 4;
uint64_t grp : 4; /**< The GRP number of the watcher (PASS2 only) */
uint64_t reserved_23_23 : 1;
uint64_t qos : 3; /**< The QOS level of the watcher */
uint64_t reserved_19_19 : 1;
cvmx_pip_qos_watch_types match_type : 3; /**< The field for the watcher match against
0 = disable across all ports
1 = protocol (ipv4)
= next_header (ipv6)
2 = TCP destination port
3 = UDP destination port */
uint64_t match_value : 16; /**< The value to watch for */
#else
uint64_t match_value : 16;
cvmx_pip_qos_watch_types match_type : 3;
uint64_t reserved_19_19 : 1;
uint64_t qos : 3;
uint64_t reserved_23_23 : 1;
uint64_t grp : 4;
uint64_t reserved_28_31 : 4;
uint64_t mask : 16;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_pip_qos_watchx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t mask : 16; /**< Mask off a range of values */
uint64_t reserved_28_31 : 4;
uint64_t grp : 4; /**< The GRP number of the watcher */
uint64_t reserved_23_23 : 1;
uint64_t qos : 3; /**< The QOS level of the watcher */
uint64_t reserved_18_19 : 2;
cvmx_pip_qos_watch_types match_type : 2; /**< The field for the watcher match against
0 = disable across all ports
1 = protocol (ipv4)
= next_header (ipv6)
2 = TCP destination port
3 = UDP destination port */
uint64_t match_value : 16; /**< The value to watch for */
#else
uint64_t match_value : 16;
cvmx_pip_qos_watch_types match_type : 2;
uint64_t reserved_18_19 : 2;
uint64_t qos : 3;
uint64_t reserved_23_23 : 1;
uint64_t grp : 4;
uint64_t reserved_28_31 : 4;
uint64_t mask : 16;
uint64_t reserved_48_63 : 16;
#endif
} cn30xx;
struct cvmx_pip_qos_watchx_cn30xx cn31xx;
struct cvmx_pip_qos_watchx_cn30xx cn38xx;
struct cvmx_pip_qos_watchx_cn30xx cn38xxp2;
struct cvmx_pip_qos_watchx_s cn50xx;
struct cvmx_pip_qos_watchx_s cn52xx;
struct cvmx_pip_qos_watchx_s cn52xxp1;
struct cvmx_pip_qos_watchx_s cn56xx;
struct cvmx_pip_qos_watchx_s cn56xxp1;
struct cvmx_pip_qos_watchx_cn30xx cn58xx;
struct cvmx_pip_qos_watchx_cn30xx cn58xxp1;
} cvmx_pip_qos_watchx_t;
/**
* cvmx_pip_raw_word
*
* PIP_RAW_WORD = The RAW Word2 of the workQ entry.
*
* The RAW Word2 to be inserted into the workQ entry of RAWFULL packets.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_raw_word_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_56_63 : 8;
uint64_t word : 56; /**< Word2 of the workQ entry
The 8-bit bufs field is still set by HW (IPD) */
#else
uint64_t word : 56;
uint64_t reserved_56_63 : 8;
#endif
} s;
struct cvmx_pip_raw_word_s cn30xx;
struct cvmx_pip_raw_word_s cn31xx;
struct cvmx_pip_raw_word_s cn38xx;
struct cvmx_pip_raw_word_s cn38xxp2;
struct cvmx_pip_raw_word_s cn50xx;
struct cvmx_pip_raw_word_s cn52xx;
struct cvmx_pip_raw_word_s cn52xxp1;
struct cvmx_pip_raw_word_s cn56xx;
struct cvmx_pip_raw_word_s cn56xxp1;
struct cvmx_pip_raw_word_s cn58xx;
struct cvmx_pip_raw_word_s cn58xxp1;
} cvmx_pip_raw_word_t;
/**
* cvmx_pip_sft_rst
*
* PIP_SFT_RST = PIP Soft Reset
*
* When written to a '1', resets the pip block
*
* Notes:
* When RST is set to a '1' by SW, PIP will get a short reset pulse (3 cycles
* in duration). Although this will reset much of PIP's internal state, some
* CSRs will not reset.
*
* . PIP_BIST_STATUS
* . PIP_STAT0_PRT*
* . PIP_STAT1_PRT*
* . PIP_STAT2_PRT*
* . PIP_STAT3_PRT*
* . PIP_STAT4_PRT*
* . PIP_STAT5_PRT*
* . PIP_STAT6_PRT*
* . PIP_STAT7_PRT*
* . PIP_STAT8_PRT*
* . PIP_STAT9_PRT*
* . PIP_STAT_INB_PKTS*
* . PIP_STAT_INB_OCTS*
* . PIP_STAT_INB_ERRS*
* . PIP_TAG_INC*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_sft_rst_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t rst : 1; /**< Soft Reset */
#else
uint64_t rst : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_pip_sft_rst_s cn30xx;
struct cvmx_pip_sft_rst_s cn31xx;
struct cvmx_pip_sft_rst_s cn38xx;
struct cvmx_pip_sft_rst_s cn50xx;
struct cvmx_pip_sft_rst_s cn52xx;
struct cvmx_pip_sft_rst_s cn52xxp1;
struct cvmx_pip_sft_rst_s cn56xx;
struct cvmx_pip_sft_rst_s cn56xxp1;
struct cvmx_pip_sft_rst_s cn58xx;
struct cvmx_pip_sft_rst_s cn58xxp1;
} cvmx_pip_sft_rst_t;
/**
* cvmx_pip_stat0_prt#
*
* PIP Statistics Counters
*
* Note: special stat counter behavior
*
* 1) Read and write operations must arbitrate for the statistics resources
* along with the packet engines which are incrementing the counters.
* In order to not drop packet information, the packet HW is always a
* higher priority and the CSR requests will only be satisified when
* there are idle cycles. This can potentially cause long delays if the
* system becomes full.
*
* 2) stat counters can be cleared in two ways. If PIP_STAT_CTL[RDCLR] is
* set, then all read accesses will clear the register. In addition,
* any write to a stats register will also reset the register to zero.
* Please note that the clearing operations must obey rule \#1 above.
*
* 3) all counters are wrapping - software must ensure they are read periodically
* PIP_STAT0_PRT = PIP_STAT_DRP_PKTS / PIP_STAT_DRP_OCTS
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat0_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t drp_pkts : 32; /**< Inbound packets marked to be dropped by the IPD
QOS widget per port */
uint64_t drp_octs : 32; /**< Inbound octets marked to be dropped by the IPD
QOS widget per port */
#else
uint64_t drp_octs : 32;
uint64_t drp_pkts : 32;
#endif
} s;
struct cvmx_pip_stat0_prtx_s cn30xx;
struct cvmx_pip_stat0_prtx_s cn31xx;
struct cvmx_pip_stat0_prtx_s cn38xx;
struct cvmx_pip_stat0_prtx_s cn38xxp2;
struct cvmx_pip_stat0_prtx_s cn50xx;
struct cvmx_pip_stat0_prtx_s cn52xx;
struct cvmx_pip_stat0_prtx_s cn52xxp1;
struct cvmx_pip_stat0_prtx_s cn56xx;
struct cvmx_pip_stat0_prtx_s cn56xxp1;
struct cvmx_pip_stat0_prtx_s cn58xx;
struct cvmx_pip_stat0_prtx_s cn58xxp1;
} cvmx_pip_stat0_prtx_t;
/**
* cvmx_pip_stat1_prt#
*
* PIP_STAT1_PRTX = PIP_STAT_OCTS
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat1_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t octs : 48; /**< Number of octets received by PIP (good and bad) */
#else
uint64_t octs : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_pip_stat1_prtx_s cn30xx;
struct cvmx_pip_stat1_prtx_s cn31xx;
struct cvmx_pip_stat1_prtx_s cn38xx;
struct cvmx_pip_stat1_prtx_s cn38xxp2;
struct cvmx_pip_stat1_prtx_s cn50xx;
struct cvmx_pip_stat1_prtx_s cn52xx;
struct cvmx_pip_stat1_prtx_s cn52xxp1;
struct cvmx_pip_stat1_prtx_s cn56xx;
struct cvmx_pip_stat1_prtx_s cn56xxp1;
struct cvmx_pip_stat1_prtx_s cn58xx;
struct cvmx_pip_stat1_prtx_s cn58xxp1;
} cvmx_pip_stat1_prtx_t;
/**
* cvmx_pip_stat2_prt#
*
* PIP_STAT2_PRTX = PIP_STAT_PKTS / PIP_STAT_RAW
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat2_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t pkts : 32; /**< Number of packets processed by PIP */
uint64_t raw : 32; /**< RAWFULL + RAWSCH Packets without an L1/L2 error
received by PIP per port */
#else
uint64_t raw : 32;
uint64_t pkts : 32;
#endif
} s;
struct cvmx_pip_stat2_prtx_s cn30xx;
struct cvmx_pip_stat2_prtx_s cn31xx;
struct cvmx_pip_stat2_prtx_s cn38xx;
struct cvmx_pip_stat2_prtx_s cn38xxp2;
struct cvmx_pip_stat2_prtx_s cn50xx;
struct cvmx_pip_stat2_prtx_s cn52xx;
struct cvmx_pip_stat2_prtx_s cn52xxp1;
struct cvmx_pip_stat2_prtx_s cn56xx;
struct cvmx_pip_stat2_prtx_s cn56xxp1;
struct cvmx_pip_stat2_prtx_s cn58xx;
struct cvmx_pip_stat2_prtx_s cn58xxp1;
} cvmx_pip_stat2_prtx_t;
/**
* cvmx_pip_stat3_prt#
*
* PIP_STAT3_PRTX = PIP_STAT_BCST / PIP_STAT_MCST
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat3_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bcst : 32; /**< Number of indentified L2 broadcast packets
Does not include multicast packets
Only includes packets whose parse mode is
SKIP_TO_L2. */
uint64_t mcst : 32; /**< Number of indentified L2 multicast packets
Does not include broadcast packets
Only includes packets whose parse mode is
SKIP_TO_L2. */
#else
uint64_t mcst : 32;
uint64_t bcst : 32;
#endif
} s;
struct cvmx_pip_stat3_prtx_s cn30xx;
struct cvmx_pip_stat3_prtx_s cn31xx;
struct cvmx_pip_stat3_prtx_s cn38xx;
struct cvmx_pip_stat3_prtx_s cn38xxp2;
struct cvmx_pip_stat3_prtx_s cn50xx;
struct cvmx_pip_stat3_prtx_s cn52xx;
struct cvmx_pip_stat3_prtx_s cn52xxp1;
struct cvmx_pip_stat3_prtx_s cn56xx;
struct cvmx_pip_stat3_prtx_s cn56xxp1;
struct cvmx_pip_stat3_prtx_s cn58xx;
struct cvmx_pip_stat3_prtx_s cn58xxp1;
} cvmx_pip_stat3_prtx_t;
/**
* cvmx_pip_stat4_prt#
*
* PIP_STAT4_PRTX = PIP_STAT_HIST1 / PIP_STAT_HIST0
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat4_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t h65to127 : 32; /**< Number of 65-127B packets */
uint64_t h64 : 32; /**< Number of 1-64B packets */
#else
uint64_t h64 : 32;
uint64_t h65to127 : 32;
#endif
} s;
struct cvmx_pip_stat4_prtx_s cn30xx;
struct cvmx_pip_stat4_prtx_s cn31xx;
struct cvmx_pip_stat4_prtx_s cn38xx;
struct cvmx_pip_stat4_prtx_s cn38xxp2;
struct cvmx_pip_stat4_prtx_s cn50xx;
struct cvmx_pip_stat4_prtx_s cn52xx;
struct cvmx_pip_stat4_prtx_s cn52xxp1;
struct cvmx_pip_stat4_prtx_s cn56xx;
struct cvmx_pip_stat4_prtx_s cn56xxp1;
struct cvmx_pip_stat4_prtx_s cn58xx;
struct cvmx_pip_stat4_prtx_s cn58xxp1;
} cvmx_pip_stat4_prtx_t;
/**
* cvmx_pip_stat5_prt#
*
* PIP_STAT5_PRTX = PIP_STAT_HIST3 / PIP_STAT_HIST2
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat5_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t h256to511 : 32; /**< Number of 256-511B packets */
uint64_t h128to255 : 32; /**< Number of 128-255B packets */
#else
uint64_t h128to255 : 32;
uint64_t h256to511 : 32;
#endif
} s;
struct cvmx_pip_stat5_prtx_s cn30xx;
struct cvmx_pip_stat5_prtx_s cn31xx;
struct cvmx_pip_stat5_prtx_s cn38xx;
struct cvmx_pip_stat5_prtx_s cn38xxp2;
struct cvmx_pip_stat5_prtx_s cn50xx;
struct cvmx_pip_stat5_prtx_s cn52xx;
struct cvmx_pip_stat5_prtx_s cn52xxp1;
struct cvmx_pip_stat5_prtx_s cn56xx;
struct cvmx_pip_stat5_prtx_s cn56xxp1;
struct cvmx_pip_stat5_prtx_s cn58xx;
struct cvmx_pip_stat5_prtx_s cn58xxp1;
} cvmx_pip_stat5_prtx_t;
/**
* cvmx_pip_stat6_prt#
*
* PIP_STAT6_PRTX = PIP_STAT_HIST5 / PIP_STAT_HIST4
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat6_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t h1024to1518 : 32; /**< Number of 1024-1518B packets */
uint64_t h512to1023 : 32; /**< Number of 512-1023B packets */
#else
uint64_t h512to1023 : 32;
uint64_t h1024to1518 : 32;
#endif
} s;
struct cvmx_pip_stat6_prtx_s cn30xx;
struct cvmx_pip_stat6_prtx_s cn31xx;
struct cvmx_pip_stat6_prtx_s cn38xx;
struct cvmx_pip_stat6_prtx_s cn38xxp2;
struct cvmx_pip_stat6_prtx_s cn50xx;
struct cvmx_pip_stat6_prtx_s cn52xx;
struct cvmx_pip_stat6_prtx_s cn52xxp1;
struct cvmx_pip_stat6_prtx_s cn56xx;
struct cvmx_pip_stat6_prtx_s cn56xxp1;
struct cvmx_pip_stat6_prtx_s cn58xx;
struct cvmx_pip_stat6_prtx_s cn58xxp1;
} cvmx_pip_stat6_prtx_t;
/**
* cvmx_pip_stat7_prt#
*
* PIP_STAT7_PRTX = PIP_STAT_FCS / PIP_STAT_HIST6
*
*
* Notes:
* FCS is not checked on the PCI ports 32..35.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat7_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t fcs : 32; /**< Number of packets with FCS or Align opcode errors */
uint64_t h1519 : 32; /**< Number of 1519-max packets */
#else
uint64_t h1519 : 32;
uint64_t fcs : 32;
#endif
} s;
struct cvmx_pip_stat7_prtx_s cn30xx;
struct cvmx_pip_stat7_prtx_s cn31xx;
struct cvmx_pip_stat7_prtx_s cn38xx;
struct cvmx_pip_stat7_prtx_s cn38xxp2;
struct cvmx_pip_stat7_prtx_s cn50xx;
struct cvmx_pip_stat7_prtx_s cn52xx;
struct cvmx_pip_stat7_prtx_s cn52xxp1;
struct cvmx_pip_stat7_prtx_s cn56xx;
struct cvmx_pip_stat7_prtx_s cn56xxp1;
struct cvmx_pip_stat7_prtx_s cn58xx;
struct cvmx_pip_stat7_prtx_s cn58xxp1;
} cvmx_pip_stat7_prtx_t;
/**
* cvmx_pip_stat8_prt#
*
* PIP_STAT8_PRTX = PIP_STAT_FRAG / PIP_STAT_UNDER
*
*
* Notes:
* FCS is not checked on the PCI ports 32..35.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat8_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t frag : 32; /**< Number of packets with length < min and FCS error */
uint64_t undersz : 32; /**< Number of packets with length < min */
#else
uint64_t undersz : 32;
uint64_t frag : 32;
#endif
} s;
struct cvmx_pip_stat8_prtx_s cn30xx;
struct cvmx_pip_stat8_prtx_s cn31xx;
struct cvmx_pip_stat8_prtx_s cn38xx;
struct cvmx_pip_stat8_prtx_s cn38xxp2;
struct cvmx_pip_stat8_prtx_s cn50xx;
struct cvmx_pip_stat8_prtx_s cn52xx;
struct cvmx_pip_stat8_prtx_s cn52xxp1;
struct cvmx_pip_stat8_prtx_s cn56xx;
struct cvmx_pip_stat8_prtx_s cn56xxp1;
struct cvmx_pip_stat8_prtx_s cn58xx;
struct cvmx_pip_stat8_prtx_s cn58xxp1;
} cvmx_pip_stat8_prtx_t;
/**
* cvmx_pip_stat9_prt#
*
* PIP_STAT9_PRTX = PIP_STAT_JABBER / PIP_STAT_OVER
*
*
* Notes:
* FCS is not checked on the PCI ports 32..35.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat9_prtx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t jabber : 32; /**< Number of packets with length > max and FCS error */
uint64_t oversz : 32; /**< Number of packets with length > max */
#else
uint64_t oversz : 32;
uint64_t jabber : 32;
#endif
} s;
struct cvmx_pip_stat9_prtx_s cn30xx;
struct cvmx_pip_stat9_prtx_s cn31xx;
struct cvmx_pip_stat9_prtx_s cn38xx;
struct cvmx_pip_stat9_prtx_s cn38xxp2;
struct cvmx_pip_stat9_prtx_s cn50xx;
struct cvmx_pip_stat9_prtx_s cn52xx;
struct cvmx_pip_stat9_prtx_s cn52xxp1;
struct cvmx_pip_stat9_prtx_s cn56xx;
struct cvmx_pip_stat9_prtx_s cn56xxp1;
struct cvmx_pip_stat9_prtx_s cn58xx;
struct cvmx_pip_stat9_prtx_s cn58xxp1;
} cvmx_pip_stat9_prtx_t;
/**
* cvmx_pip_stat_ctl
*
* PIP_STAT_CTL = PIP's Stat Control Register
*
* Controls how the PIP statistics counters are handled.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t rdclr : 1; /**< Stat registers are read and clear
0 = stat registers hold value when read
1 = stat registers are cleared when read */
#else
uint64_t rdclr : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_pip_stat_ctl_s cn30xx;
struct cvmx_pip_stat_ctl_s cn31xx;
struct cvmx_pip_stat_ctl_s cn38xx;
struct cvmx_pip_stat_ctl_s cn38xxp2;
struct cvmx_pip_stat_ctl_s cn50xx;
struct cvmx_pip_stat_ctl_s cn52xx;
struct cvmx_pip_stat_ctl_s cn52xxp1;
struct cvmx_pip_stat_ctl_s cn56xx;
struct cvmx_pip_stat_ctl_s cn56xxp1;
struct cvmx_pip_stat_ctl_s cn58xx;
struct cvmx_pip_stat_ctl_s cn58xxp1;
} cvmx_pip_stat_ctl_t;
/**
* cvmx_pip_stat_inb_errs#
*
* PIP_STAT_INB_ERRSX = Inbound error packets received by PIP per port
*
* Inbound stats collect all data sent to PIP from all packet interfaces.
* Its the raw counts of everything that comes into the block. The counts
* will reflect all error packets and packets dropped by the PKI RED engine.
* These counts are intended for system debug, but could convey useful
* information in production systems.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat_inb_errsx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t errs : 16; /**< Number of packets with GMX/SPX/PCI errors
received by PIP */
#else
uint64_t errs : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pip_stat_inb_errsx_s cn30xx;
struct cvmx_pip_stat_inb_errsx_s cn31xx;
struct cvmx_pip_stat_inb_errsx_s cn38xx;
struct cvmx_pip_stat_inb_errsx_s cn38xxp2;
struct cvmx_pip_stat_inb_errsx_s cn50xx;
struct cvmx_pip_stat_inb_errsx_s cn52xx;
struct cvmx_pip_stat_inb_errsx_s cn52xxp1;
struct cvmx_pip_stat_inb_errsx_s cn56xx;
struct cvmx_pip_stat_inb_errsx_s cn56xxp1;
struct cvmx_pip_stat_inb_errsx_s cn58xx;
struct cvmx_pip_stat_inb_errsx_s cn58xxp1;
} cvmx_pip_stat_inb_errsx_t;
/**
* cvmx_pip_stat_inb_octs#
*
* PIP_STAT_INB_OCTSX = Inbound octets received by PIP per port
*
* Inbound stats collect all data sent to PIP from all packet interfaces.
* Its the raw counts of everything that comes into the block. The counts
* will reflect all error packets and packets dropped by the PKI RED engine.
* These counts are intended for system debug, but could convey useful
* information in production systems.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat_inb_octsx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t octs : 48; /**< Total number of octets from all packets received
by PIP */
#else
uint64_t octs : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_pip_stat_inb_octsx_s cn30xx;
struct cvmx_pip_stat_inb_octsx_s cn31xx;
struct cvmx_pip_stat_inb_octsx_s cn38xx;
struct cvmx_pip_stat_inb_octsx_s cn38xxp2;
struct cvmx_pip_stat_inb_octsx_s cn50xx;
struct cvmx_pip_stat_inb_octsx_s cn52xx;
struct cvmx_pip_stat_inb_octsx_s cn52xxp1;
struct cvmx_pip_stat_inb_octsx_s cn56xx;
struct cvmx_pip_stat_inb_octsx_s cn56xxp1;
struct cvmx_pip_stat_inb_octsx_s cn58xx;
struct cvmx_pip_stat_inb_octsx_s cn58xxp1;
} cvmx_pip_stat_inb_octsx_t;
/**
* cvmx_pip_stat_inb_pkts#
*
* PIP_STAT_INB_PKTSX = Inbound packets received by PIP per port
*
* Inbound stats collect all data sent to PIP from all packet interfaces.
* Its the raw counts of everything that comes into the block. The counts
* will reflect all error packets and packets dropped by the PKI RED engine.
* These counts are intended for system debug, but could convey useful
* information in production systems.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_stat_inb_pktsx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t pkts : 32; /**< Number of packets without GMX/SPX/PCI errors
received by PIP */
#else
uint64_t pkts : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pip_stat_inb_pktsx_s cn30xx;
struct cvmx_pip_stat_inb_pktsx_s cn31xx;
struct cvmx_pip_stat_inb_pktsx_s cn38xx;
struct cvmx_pip_stat_inb_pktsx_s cn38xxp2;
struct cvmx_pip_stat_inb_pktsx_s cn50xx;
struct cvmx_pip_stat_inb_pktsx_s cn52xx;
struct cvmx_pip_stat_inb_pktsx_s cn52xxp1;
struct cvmx_pip_stat_inb_pktsx_s cn56xx;
struct cvmx_pip_stat_inb_pktsx_s cn56xxp1;
struct cvmx_pip_stat_inb_pktsx_s cn58xx;
struct cvmx_pip_stat_inb_pktsx_s cn58xxp1;
} cvmx_pip_stat_inb_pktsx_t;
/**
* cvmx_pip_tag_inc#
*
* PIP_TAG_INC = Which bytes to include in the new tag hash algorithm
*
* # $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask)
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_tag_incx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t en : 8; /**< Which bytes to include in mask tag algorithm
Broken into 4, 16-entry masks to cover 128B
PIP_PRT_CFG[TAG_INC] selects 1 of 4 to use
registers 0-15 map to PIP_PRT_CFG[TAG_INC] == 0
registers 16-31 map to PIP_PRT_CFG[TAG_INC] == 1
registers 32-47 map to PIP_PRT_CFG[TAG_INC] == 2
registers 48-63 map to PIP_PRT_CFG[TAG_INC] == 3
[7] coresponds to the MSB of the 8B word
[0] coresponds to the LSB of the 8B word
(PASS2 only) */
#else
uint64_t en : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_pip_tag_incx_s cn30xx;
struct cvmx_pip_tag_incx_s cn31xx;
struct cvmx_pip_tag_incx_s cn38xx;
struct cvmx_pip_tag_incx_s cn38xxp2;
struct cvmx_pip_tag_incx_s cn50xx;
struct cvmx_pip_tag_incx_s cn52xx;
struct cvmx_pip_tag_incx_s cn52xxp1;
struct cvmx_pip_tag_incx_s cn56xx;
struct cvmx_pip_tag_incx_s cn56xxp1;
struct cvmx_pip_tag_incx_s cn58xx;
struct cvmx_pip_tag_incx_s cn58xxp1;
} cvmx_pip_tag_incx_t;
/**
* cvmx_pip_tag_mask
*
* PIP_TAG_MASK = Mask bit in the tag generation
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_tag_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t mask : 16; /**< When set, MASK clears individual bits of lower 16
bits of the computed tag. Does not effect RAW
or INSTR HDR packets. */
#else
uint64_t mask : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pip_tag_mask_s cn30xx;
struct cvmx_pip_tag_mask_s cn31xx;
struct cvmx_pip_tag_mask_s cn38xx;
struct cvmx_pip_tag_mask_s cn38xxp2;
struct cvmx_pip_tag_mask_s cn50xx;
struct cvmx_pip_tag_mask_s cn52xx;
struct cvmx_pip_tag_mask_s cn52xxp1;
struct cvmx_pip_tag_mask_s cn56xx;
struct cvmx_pip_tag_mask_s cn56xxp1;
struct cvmx_pip_tag_mask_s cn58xx;
struct cvmx_pip_tag_mask_s cn58xxp1;
} cvmx_pip_tag_mask_t;
/**
* cvmx_pip_tag_secret
*
* PIP_TAG_SECRET = Initial value in tag generation
*
* The source and destination IV's provide a mechanism for each Octeon to be unique.
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_tag_secret_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t dst : 16; /**< Secret for the destination tuple tag CRC calc */
uint64_t src : 16; /**< Secret for the source tuple tag CRC calc */
#else
uint64_t src : 16;
uint64_t dst : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pip_tag_secret_s cn30xx;
struct cvmx_pip_tag_secret_s cn31xx;
struct cvmx_pip_tag_secret_s cn38xx;
struct cvmx_pip_tag_secret_s cn38xxp2;
struct cvmx_pip_tag_secret_s cn50xx;
struct cvmx_pip_tag_secret_s cn52xx;
struct cvmx_pip_tag_secret_s cn52xxp1;
struct cvmx_pip_tag_secret_s cn56xx;
struct cvmx_pip_tag_secret_s cn56xxp1;
struct cvmx_pip_tag_secret_s cn58xx;
struct cvmx_pip_tag_secret_s cn58xxp1;
} cvmx_pip_tag_secret_t;
/**
* cvmx_pip_todo_entry
*
* PIP_TODO_ENTRY = Head entry of the Todo list (debug only)
*
* Summary of the current packet that has completed and waiting to be processed
*/
typedef union
{
uint64_t u64;
struct cvmx_pip_todo_entry_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t val : 1; /**< Entry is valid */
uint64_t reserved_62_62 : 1;
uint64_t entry : 62; /**< Todo list entry summary */
#else
uint64_t entry : 62;
uint64_t reserved_62_62 : 1;
uint64_t val : 1;
#endif
} s;
struct cvmx_pip_todo_entry_s cn30xx;
struct cvmx_pip_todo_entry_s cn31xx;
struct cvmx_pip_todo_entry_s cn38xx;
struct cvmx_pip_todo_entry_s cn38xxp2;
struct cvmx_pip_todo_entry_s cn50xx;
struct cvmx_pip_todo_entry_s cn52xx;
struct cvmx_pip_todo_entry_s cn52xxp1;
struct cvmx_pip_todo_entry_s cn56xx;
struct cvmx_pip_todo_entry_s cn56xxp1;
struct cvmx_pip_todo_entry_s cn58xx;
struct cvmx_pip_todo_entry_s cn58xxp1;
} cvmx_pip_todo_entry_t;
/**
* cvmx_pko_mem_count0
*
* Notes:
* Total number of packets seen by PKO, per port
* A write to this address will clear the entry whose index is specified as COUNT[5:0].
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_count0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t count : 32; /**< Total number of packets seen by PKO */
#else
uint64_t count : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pko_mem_count0_s cn30xx;
struct cvmx_pko_mem_count0_s cn31xx;
struct cvmx_pko_mem_count0_s cn38xx;
struct cvmx_pko_mem_count0_s cn38xxp2;
struct cvmx_pko_mem_count0_s cn50xx;
struct cvmx_pko_mem_count0_s cn52xx;
struct cvmx_pko_mem_count0_s cn52xxp1;
struct cvmx_pko_mem_count0_s cn56xx;
struct cvmx_pko_mem_count0_s cn56xxp1;
struct cvmx_pko_mem_count0_s cn58xx;
struct cvmx_pko_mem_count0_s cn58xxp1;
} cvmx_pko_mem_count0_t;
/**
* cvmx_pko_mem_count1
*
* Notes:
* Total number of bytes seen by PKO, per port
* A write to this address will clear the entry whose index is specified as COUNT[5:0].
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_count1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t count : 48; /**< Total number of bytes seen by PKO */
#else
uint64_t count : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_pko_mem_count1_s cn30xx;
struct cvmx_pko_mem_count1_s cn31xx;
struct cvmx_pko_mem_count1_s cn38xx;
struct cvmx_pko_mem_count1_s cn38xxp2;
struct cvmx_pko_mem_count1_s cn50xx;
struct cvmx_pko_mem_count1_s cn52xx;
struct cvmx_pko_mem_count1_s cn52xxp1;
struct cvmx_pko_mem_count1_s cn56xx;
struct cvmx_pko_mem_count1_s cn56xxp1;
struct cvmx_pko_mem_count1_s cn58xx;
struct cvmx_pko_mem_count1_s cn58xxp1;
} cvmx_pko_mem_count1_t;
/**
* cvmx_pko_mem_debug0
*
* Notes:
* Internal per-port state intended for debug use only - pko_prt_psb.cmnd[63:0]
* This CSR is a memory of 10 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t fau : 28; /**< Fetch and add command words */
uint64_t cmd : 14; /**< Command word */
uint64_t segs : 6; /**< Number of segments/gather size */
uint64_t size : 16; /**< Packet length in bytes */
#else
uint64_t size : 16;
uint64_t segs : 6;
uint64_t cmd : 14;
uint64_t fau : 28;
#endif
} s;
struct cvmx_pko_mem_debug0_s cn30xx;
struct cvmx_pko_mem_debug0_s cn31xx;
struct cvmx_pko_mem_debug0_s cn38xx;
struct cvmx_pko_mem_debug0_s cn38xxp2;
struct cvmx_pko_mem_debug0_s cn50xx;
struct cvmx_pko_mem_debug0_s cn52xx;
struct cvmx_pko_mem_debug0_s cn52xxp1;
struct cvmx_pko_mem_debug0_s cn56xx;
struct cvmx_pko_mem_debug0_s cn56xxp1;
struct cvmx_pko_mem_debug0_s cn58xx;
struct cvmx_pko_mem_debug0_s cn58xxp1;
} cvmx_pko_mem_debug0_t;
/**
* cvmx_pko_mem_debug1
*
* Notes:
* Internal per-port state intended for debug use only - pko_prt_psb.curr[63:0]
* This CSR is a memory of 10 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t i : 1; /**< "I" value used for free operation */
uint64_t back : 4; /**< Back value used for free operation */
uint64_t pool : 3; /**< Pool value used for free operation */
uint64_t size : 16; /**< Size in bytes */
uint64_t ptr : 40; /**< Data pointer */
#else
uint64_t ptr : 40;
uint64_t size : 16;
uint64_t pool : 3;
uint64_t back : 4;
uint64_t i : 1;
#endif
} s;
struct cvmx_pko_mem_debug1_s cn30xx;
struct cvmx_pko_mem_debug1_s cn31xx;
struct cvmx_pko_mem_debug1_s cn38xx;
struct cvmx_pko_mem_debug1_s cn38xxp2;
struct cvmx_pko_mem_debug1_s cn50xx;
struct cvmx_pko_mem_debug1_s cn52xx;
struct cvmx_pko_mem_debug1_s cn52xxp1;
struct cvmx_pko_mem_debug1_s cn56xx;
struct cvmx_pko_mem_debug1_s cn56xxp1;
struct cvmx_pko_mem_debug1_s cn58xx;
struct cvmx_pko_mem_debug1_s cn58xxp1;
} cvmx_pko_mem_debug1_t;
/**
* cvmx_pko_mem_debug10
*
* Notes:
* Internal per-port state intended for debug use only - pko.dat.ptr.ptrs1, pko.dat.ptr.ptrs2
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug10_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_pko_mem_debug10_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t fau : 28; /**< Fetch and add command words */
uint64_t cmd : 14; /**< Command word */
uint64_t segs : 6; /**< Number of segments/gather size */
uint64_t size : 16; /**< Packet length in bytes */
#else
uint64_t size : 16;
uint64_t segs : 6;
uint64_t cmd : 14;
uint64_t fau : 28;
#endif
} cn30xx;
struct cvmx_pko_mem_debug10_cn30xx cn31xx;
struct cvmx_pko_mem_debug10_cn30xx cn38xx;
struct cvmx_pko_mem_debug10_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug10_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t ptrs1 : 17; /**< Internal state */
uint64_t reserved_17_31 : 15;
uint64_t ptrs2 : 17; /**< Internal state */
#else
uint64_t ptrs2 : 17;
uint64_t reserved_17_31 : 15;
uint64_t ptrs1 : 17;
uint64_t reserved_49_63 : 15;
#endif
} cn50xx;
struct cvmx_pko_mem_debug10_cn50xx cn52xx;
struct cvmx_pko_mem_debug10_cn50xx cn52xxp1;
struct cvmx_pko_mem_debug10_cn50xx cn56xx;
struct cvmx_pko_mem_debug10_cn50xx cn56xxp1;
struct cvmx_pko_mem_debug10_cn50xx cn58xx;
struct cvmx_pko_mem_debug10_cn50xx cn58xxp1;
} cvmx_pko_mem_debug10_t;
/**
* cvmx_pko_mem_debug11
*
* Notes:
* Internal per-port state intended for debug use only - pko.out.sta.state[22:0]
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug11_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t i : 1; /**< "I" value used for free operation */
uint64_t back : 4; /**< Back value used for free operation */
uint64_t pool : 3; /**< Pool value used for free operation */
uint64_t size : 16; /**< Size in bytes */
uint64_t reserved_0_39 : 40;
#else
uint64_t reserved_0_39 : 40;
uint64_t size : 16;
uint64_t pool : 3;
uint64_t back : 4;
uint64_t i : 1;
#endif
} s;
struct cvmx_pko_mem_debug11_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t i : 1; /**< "I" value used for free operation */
uint64_t back : 4; /**< Back value used for free operation */
uint64_t pool : 3; /**< Pool value used for free operation */
uint64_t size : 16; /**< Size in bytes */
uint64_t ptr : 40; /**< Data pointer */
#else
uint64_t ptr : 40;
uint64_t size : 16;
uint64_t pool : 3;
uint64_t back : 4;
uint64_t i : 1;
#endif
} cn30xx;
struct cvmx_pko_mem_debug11_cn30xx cn31xx;
struct cvmx_pko_mem_debug11_cn30xx cn38xx;
struct cvmx_pko_mem_debug11_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug11_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t maj : 1; /**< Internal state */
uint64_t uid : 3; /**< Internal state */
uint64_t sop : 1; /**< Internal state */
uint64_t len : 1; /**< Internal state */
uint64_t chk : 1; /**< Internal state */
uint64_t cnt : 13; /**< Internal state */
uint64_t mod : 3; /**< Internal state */
#else
uint64_t mod : 3;
uint64_t cnt : 13;
uint64_t chk : 1;
uint64_t len : 1;
uint64_t sop : 1;
uint64_t uid : 3;
uint64_t maj : 1;
uint64_t reserved_23_63 : 41;
#endif
} cn50xx;
struct cvmx_pko_mem_debug11_cn50xx cn52xx;
struct cvmx_pko_mem_debug11_cn50xx cn52xxp1;
struct cvmx_pko_mem_debug11_cn50xx cn56xx;
struct cvmx_pko_mem_debug11_cn50xx cn56xxp1;
struct cvmx_pko_mem_debug11_cn50xx cn58xx;
struct cvmx_pko_mem_debug11_cn50xx cn58xxp1;
} cvmx_pko_mem_debug11_t;
/**
* cvmx_pko_mem_debug12
*
* Notes:
* Internal per-port state intended for debug use only - pko.out.ctl.cmnd[63:0]
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug12_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_pko_mem_debug12_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< WorkQ data or Store0 pointer */
#else
uint64_t data : 64;
#endif
} cn30xx;
struct cvmx_pko_mem_debug12_cn30xx cn31xx;
struct cvmx_pko_mem_debug12_cn30xx cn38xx;
struct cvmx_pko_mem_debug12_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug12_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t fau : 28; /**< Fetch and add command words */
uint64_t cmd : 14; /**< Command word */
uint64_t segs : 6; /**< Number of segments/gather size */
uint64_t size : 16; /**< Packet length in bytes */
#else
uint64_t size : 16;
uint64_t segs : 6;
uint64_t cmd : 14;
uint64_t fau : 28;
#endif
} cn50xx;
struct cvmx_pko_mem_debug12_cn50xx cn52xx;
struct cvmx_pko_mem_debug12_cn50xx cn52xxp1;
struct cvmx_pko_mem_debug12_cn50xx cn56xx;
struct cvmx_pko_mem_debug12_cn50xx cn56xxp1;
struct cvmx_pko_mem_debug12_cn50xx cn58xx;
struct cvmx_pko_mem_debug12_cn50xx cn58xxp1;
} cvmx_pko_mem_debug12_t;
/**
* cvmx_pko_mem_debug13
*
* Notes:
* Internal per-port state intended for debug use only - pko.out.ctl.head[63:0]
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug13_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t i : 1; /**< "I" value used for free operation */
uint64_t back : 4; /**< Back value used for free operation */
uint64_t pool : 3; /**< Pool value used for free operation */
uint64_t reserved_0_55 : 56;
#else
uint64_t reserved_0_55 : 56;
uint64_t pool : 3;
uint64_t back : 4;
uint64_t i : 1;
#endif
} s;
struct cvmx_pko_mem_debug13_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_51_63 : 13;
uint64_t widx : 17; /**< PDB widx */
uint64_t ridx2 : 17; /**< PDB ridx2 */
uint64_t widx2 : 17; /**< PDB widx2 */
#else
uint64_t widx2 : 17;
uint64_t ridx2 : 17;
uint64_t widx : 17;
uint64_t reserved_51_63 : 13;
#endif
} cn30xx;
struct cvmx_pko_mem_debug13_cn30xx cn31xx;
struct cvmx_pko_mem_debug13_cn30xx cn38xx;
struct cvmx_pko_mem_debug13_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug13_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t i : 1; /**< "I" value used for free operation */
uint64_t back : 4; /**< Back value used for free operation */
uint64_t pool : 3; /**< Pool value used for free operation */
uint64_t size : 16; /**< Size in bytes */
uint64_t ptr : 40; /**< Data pointer */
#else
uint64_t ptr : 40;
uint64_t size : 16;
uint64_t pool : 3;
uint64_t back : 4;
uint64_t i : 1;
#endif
} cn50xx;
struct cvmx_pko_mem_debug13_cn50xx cn52xx;
struct cvmx_pko_mem_debug13_cn50xx cn52xxp1;
struct cvmx_pko_mem_debug13_cn50xx cn56xx;
struct cvmx_pko_mem_debug13_cn50xx cn56xxp1;
struct cvmx_pko_mem_debug13_cn50xx cn58xx;
struct cvmx_pko_mem_debug13_cn50xx cn58xxp1;
} cvmx_pko_mem_debug13_t;
/**
* cvmx_pko_mem_debug14
*
* Notes:
* Internal per-port state intended for debug use only - pko.prt.psb.save[63:0]
* This CSR is a memory of 120 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug14_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_pko_mem_debug14_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t ridx : 17; /**< PDB ridx */
#else
uint64_t ridx : 17;
uint64_t reserved_17_63 : 47;
#endif
} cn30xx;
struct cvmx_pko_mem_debug14_cn30xx cn31xx;
struct cvmx_pko_mem_debug14_cn30xx cn38xx;
struct cvmx_pko_mem_debug14_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug14_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Command words */
#else
uint64_t data : 64;
#endif
} cn52xx;
struct cvmx_pko_mem_debug14_cn52xx cn52xxp1;
struct cvmx_pko_mem_debug14_cn52xx cn56xx;
struct cvmx_pko_mem_debug14_cn52xx cn56xxp1;
} cvmx_pko_mem_debug14_t;
/**
* cvmx_pko_mem_debug2
*
* Notes:
* Internal per-port state intended for debug use only - pko_prt_psb.head[63:0]
* This CSR is a memory of 10 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t i : 1; /**< "I" value used for free operation */
uint64_t back : 4; /**< Back value used for free operation */
uint64_t pool : 3; /**< Pool value used for free operation */
uint64_t size : 16; /**< Size in bytes */
uint64_t ptr : 40; /**< Data pointer */
#else
uint64_t ptr : 40;
uint64_t size : 16;
uint64_t pool : 3;
uint64_t back : 4;
uint64_t i : 1;
#endif
} s;
struct cvmx_pko_mem_debug2_s cn30xx;
struct cvmx_pko_mem_debug2_s cn31xx;
struct cvmx_pko_mem_debug2_s cn38xx;
struct cvmx_pko_mem_debug2_s cn38xxp2;
struct cvmx_pko_mem_debug2_s cn50xx;
struct cvmx_pko_mem_debug2_s cn52xx;
struct cvmx_pko_mem_debug2_s cn52xxp1;
struct cvmx_pko_mem_debug2_s cn56xx;
struct cvmx_pko_mem_debug2_s cn56xxp1;
struct cvmx_pko_mem_debug2_s cn58xx;
struct cvmx_pko_mem_debug2_s cn58xxp1;
} cvmx_pko_mem_debug2_t;
/**
* cvmx_pko_mem_debug3
*
* Notes:
* Internal per-port state intended for debug use only - pko_prt_psb.resp[63:0]
* This CSR is a memory of 10 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_pko_mem_debug3_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t i : 1; /**< "I" value used for free operation */
uint64_t back : 4; /**< Back value used for free operation */
uint64_t pool : 3; /**< Pool value used for free operation */
uint64_t size : 16; /**< Size in bytes */
uint64_t ptr : 40; /**< Data pointer */
#else
uint64_t ptr : 40;
uint64_t size : 16;
uint64_t pool : 3;
uint64_t back : 4;
uint64_t i : 1;
#endif
} cn30xx;
struct cvmx_pko_mem_debug3_cn30xx cn31xx;
struct cvmx_pko_mem_debug3_cn30xx cn38xx;
struct cvmx_pko_mem_debug3_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug3_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< WorkQ data or Store0 pointer */
#else
uint64_t data : 64;
#endif
} cn50xx;
struct cvmx_pko_mem_debug3_cn50xx cn52xx;
struct cvmx_pko_mem_debug3_cn50xx cn52xxp1;
struct cvmx_pko_mem_debug3_cn50xx cn56xx;
struct cvmx_pko_mem_debug3_cn50xx cn56xxp1;
struct cvmx_pko_mem_debug3_cn50xx cn58xx;
struct cvmx_pko_mem_debug3_cn50xx cn58xxp1;
} cvmx_pko_mem_debug3_t;
/**
* cvmx_pko_mem_debug4
*
* Notes:
* Internal per-port state intended for debug use only - pko_prt_psb.state[63:0]
* This CSR is a memory of 10 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_pko_mem_debug4_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< WorkQ data or Store0 pointer */
#else
uint64_t data : 64;
#endif
} cn30xx;
struct cvmx_pko_mem_debug4_cn30xx cn31xx;
struct cvmx_pko_mem_debug4_cn30xx cn38xx;
struct cvmx_pko_mem_debug4_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug4_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t cmnd_segs : 3; /**< Internal state */
uint64_t cmnd_siz : 16; /**< Internal state */
uint64_t cmnd_off : 6; /**< Internal state */
uint64_t uid : 3; /**< Internal state */
uint64_t dread_sop : 1; /**< Internal state */
uint64_t init_dwrite : 1; /**< Internal state */
uint64_t chk_once : 1; /**< Internal state */
uint64_t chk_mode : 1; /**< Internal state */
uint64_t active : 1; /**< Internal state */
uint64_t static_p : 1; /**< Internal state */
uint64_t qos : 3; /**< Internal state */
uint64_t qcb_ridx : 5; /**< Internal state */
uint64_t qid_off_max : 4; /**< Internal state */
uint64_t qid_off : 4; /**< Internal state */
uint64_t qid_base : 8; /**< Internal state */
uint64_t wait : 1; /**< Internal state */
uint64_t minor : 2; /**< Internal state */
uint64_t major : 3; /**< Internal state */
#else
uint64_t major : 3;
uint64_t minor : 2;
uint64_t wait : 1;
uint64_t qid_base : 8;
uint64_t qid_off : 4;
uint64_t qid_off_max : 4;
uint64_t qcb_ridx : 5;
uint64_t qos : 3;
uint64_t static_p : 1;
uint64_t active : 1;
uint64_t chk_mode : 1;
uint64_t chk_once : 1;
uint64_t init_dwrite : 1;
uint64_t dread_sop : 1;
uint64_t uid : 3;
uint64_t cmnd_off : 6;
uint64_t cmnd_siz : 16;
uint64_t cmnd_segs : 3;
#endif
} cn50xx;
struct cvmx_pko_mem_debug4_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t curr_siz : 8; /**< Internal state */
uint64_t curr_off : 16; /**< Internal state */
uint64_t cmnd_segs : 6; /**< Internal state */
uint64_t cmnd_siz : 16; /**< Internal state */
uint64_t cmnd_off : 6; /**< Internal state */
uint64_t uid : 2; /**< Internal state */
uint64_t dread_sop : 1; /**< Internal state */
uint64_t init_dwrite : 1; /**< Internal state */
uint64_t chk_once : 1; /**< Internal state */
uint64_t chk_mode : 1; /**< Internal state */
uint64_t wait : 1; /**< Internal state */
uint64_t minor : 2; /**< Internal state */
uint64_t major : 3; /**< Internal state */
#else
uint64_t major : 3;
uint64_t minor : 2;
uint64_t wait : 1;
uint64_t chk_mode : 1;
uint64_t chk_once : 1;
uint64_t init_dwrite : 1;
uint64_t dread_sop : 1;
uint64_t uid : 2;
uint64_t cmnd_off : 6;
uint64_t cmnd_siz : 16;
uint64_t cmnd_segs : 6;
uint64_t curr_off : 16;
uint64_t curr_siz : 8;
#endif
} cn52xx;
struct cvmx_pko_mem_debug4_cn52xx cn52xxp1;
struct cvmx_pko_mem_debug4_cn52xx cn56xx;
struct cvmx_pko_mem_debug4_cn52xx cn56xxp1;
struct cvmx_pko_mem_debug4_cn50xx cn58xx;
struct cvmx_pko_mem_debug4_cn50xx cn58xxp1;
} cvmx_pko_mem_debug4_t;
/**
* cvmx_pko_mem_debug5
*
* Notes:
* Internal per-port state intended for debug use only - pko_prt_psb.state[127:64]
* This CSR is a memory of 10 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_pko_mem_debug5_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t dwri_mod : 1; /**< Dwrite mod */
uint64_t dwri_sop : 1; /**< Dwrite sop needed */
uint64_t dwri_len : 1; /**< Dwrite len */
uint64_t dwri_cnt : 13; /**< Dwrite count */
uint64_t cmnd_siz : 16; /**< Copy of cmnd.size */
uint64_t uid : 1; /**< UID */
uint64_t xfer_wor : 1; /**< Transfer work needed */
uint64_t xfer_dwr : 1; /**< Transfer dwrite needed */
uint64_t cbuf_fre : 1; /**< Cbuf needs free */
uint64_t reserved_27_27 : 1;
uint64_t chk_mode : 1; /**< Checksum mode */
uint64_t active : 1; /**< Port is active */
uint64_t qos : 3; /**< Current QOS round */
uint64_t qcb_ridx : 5; /**< Buffer read index for QCB */
uint64_t qid_off : 3; /**< Offset to be added to QID_BASE for current queue */
uint64_t qid_base : 7; /**< Absolute QID of the queue array base = &QUEUES[0] */
uint64_t wait : 1; /**< State wait when set */
uint64_t minor : 2; /**< State minor code */
uint64_t major : 4; /**< State major code */
#else
uint64_t major : 4;
uint64_t minor : 2;
uint64_t wait : 1;
uint64_t qid_base : 7;
uint64_t qid_off : 3;
uint64_t qcb_ridx : 5;
uint64_t qos : 3;
uint64_t active : 1;
uint64_t chk_mode : 1;
uint64_t reserved_27_27 : 1;
uint64_t cbuf_fre : 1;
uint64_t xfer_dwr : 1;
uint64_t xfer_wor : 1;
uint64_t uid : 1;
uint64_t cmnd_siz : 16;
uint64_t dwri_cnt : 13;
uint64_t dwri_len : 1;
uint64_t dwri_sop : 1;
uint64_t dwri_mod : 1;
#endif
} cn30xx;
struct cvmx_pko_mem_debug5_cn30xx cn31xx;
struct cvmx_pko_mem_debug5_cn30xx cn38xx;
struct cvmx_pko_mem_debug5_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug5_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t curr_ptr : 29; /**< Internal state */
uint64_t curr_siz : 16; /**< Internal state */
uint64_t curr_off : 16; /**< Internal state */
uint64_t cmnd_segs : 3; /**< Internal state */
#else
uint64_t cmnd_segs : 3;
uint64_t curr_off : 16;
uint64_t curr_siz : 16;
uint64_t curr_ptr : 29;
#endif
} cn50xx;
struct cvmx_pko_mem_debug5_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_54_63 : 10;
uint64_t nxt_inflt : 6; /**< Internal state */
uint64_t curr_ptr : 40; /**< Internal state */
uint64_t curr_siz : 8; /**< Internal state */
#else
uint64_t curr_siz : 8;
uint64_t curr_ptr : 40;
uint64_t nxt_inflt : 6;
uint64_t reserved_54_63 : 10;
#endif
} cn52xx;
struct cvmx_pko_mem_debug5_cn52xx cn52xxp1;
struct cvmx_pko_mem_debug5_cn52xx cn56xx;
struct cvmx_pko_mem_debug5_cn52xx cn56xxp1;
struct cvmx_pko_mem_debug5_cn50xx cn58xx;
struct cvmx_pko_mem_debug5_cn50xx cn58xxp1;
} cvmx_pko_mem_debug5_t;
/**
* cvmx_pko_mem_debug6
*
* Notes:
* Internal per-port state intended for debug use only - pko_prt_psb.port[63:0]
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t qid_offres : 4; /**< Internal state */
uint64_t qid_offths : 4; /**< Internal state */
uint64_t preempter : 1; /**< Internal state */
uint64_t preemptee : 1; /**< Internal state */
uint64_t preempted : 1; /**< Internal state */
uint64_t active : 1; /**< Internal state */
uint64_t statc : 1; /**< Internal state */
uint64_t qos : 3; /**< Internal state */
uint64_t qcb_ridx : 5; /**< Internal state */
uint64_t qid_offmax : 4; /**< Internal state */
uint64_t reserved_0_11 : 12;
#else
uint64_t reserved_0_11 : 12;
uint64_t qid_offmax : 4;
uint64_t qcb_ridx : 5;
uint64_t qos : 3;
uint64_t statc : 1;
uint64_t active : 1;
uint64_t preempted : 1;
uint64_t preemptee : 1;
uint64_t preempter : 1;
uint64_t qid_offths : 4;
uint64_t qid_offres : 4;
uint64_t reserved_37_63 : 27;
#endif
} s;
struct cvmx_pko_mem_debug6_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t qid_offm : 3; /**< Qid offset max */
uint64_t static_p : 1; /**< Static port when set */
uint64_t work_min : 3; /**< Work minor */
uint64_t dwri_chk : 1; /**< Dwrite checksum mode */
uint64_t dwri_uid : 1; /**< Dwrite UID */
uint64_t dwri_mod : 2; /**< Dwrite mod */
#else
uint64_t dwri_mod : 2;
uint64_t dwri_uid : 1;
uint64_t dwri_chk : 1;
uint64_t work_min : 3;
uint64_t static_p : 1;
uint64_t qid_offm : 3;
uint64_t reserved_11_63 : 53;
#endif
} cn30xx;
struct cvmx_pko_mem_debug6_cn30xx cn31xx;
struct cvmx_pko_mem_debug6_cn30xx cn38xx;
struct cvmx_pko_mem_debug6_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug6_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t curr_ptr : 11; /**< Internal state */
#else
uint64_t curr_ptr : 11;
uint64_t reserved_11_63 : 53;
#endif
} cn50xx;
struct cvmx_pko_mem_debug6_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_37_63 : 27;
uint64_t qid_offres : 4; /**< Internal state */
uint64_t qid_offths : 4; /**< Internal state */
uint64_t preempter : 1; /**< Internal state */
uint64_t preemptee : 1; /**< Internal state */
uint64_t preempted : 1; /**< Internal state */
uint64_t active : 1; /**< Internal state */
uint64_t statc : 1; /**< Internal state */
uint64_t qos : 3; /**< Internal state */
uint64_t qcb_ridx : 5; /**< Internal state */
uint64_t qid_offmax : 4; /**< Internal state */
uint64_t qid_off : 4; /**< Internal state */
uint64_t qid_base : 8; /**< Internal state */
#else
uint64_t qid_base : 8;
uint64_t qid_off : 4;
uint64_t qid_offmax : 4;
uint64_t qcb_ridx : 5;
uint64_t qos : 3;
uint64_t statc : 1;
uint64_t active : 1;
uint64_t preempted : 1;
uint64_t preemptee : 1;
uint64_t preempter : 1;
uint64_t qid_offths : 4;
uint64_t qid_offres : 4;
uint64_t reserved_37_63 : 27;
#endif
} cn52xx;
struct cvmx_pko_mem_debug6_cn52xx cn52xxp1;
struct cvmx_pko_mem_debug6_cn52xx cn56xx;
struct cvmx_pko_mem_debug6_cn52xx cn56xxp1;
struct cvmx_pko_mem_debug6_cn50xx cn58xx;
struct cvmx_pko_mem_debug6_cn50xx cn58xxp1;
} cvmx_pko_mem_debug6_t;
/**
* cvmx_pko_mem_debug7
*
* Notes:
* Internal per-queue state intended for debug use only - pko_prt_qsb.state[63:0]
* This CSR is a memory of 256 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug7_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t qos : 5; /**< QOS mask to enable the queue when set */
uint64_t tail : 1; /**< This queue is the last (tail) in the queue array */
uint64_t reserved_0_57 : 58;
#else
uint64_t reserved_0_57 : 58;
uint64_t tail : 1;
uint64_t qos : 5;
#endif
} s;
struct cvmx_pko_mem_debug7_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_58_63 : 6;
uint64_t dwb : 9; /**< Calculated DWB count used for free operation */
uint64_t start : 33; /**< Calculated start address used for free operation */
uint64_t size : 16; /**< Packet length in bytes */
#else
uint64_t size : 16;
uint64_t start : 33;
uint64_t dwb : 9;
uint64_t reserved_58_63 : 6;
#endif
} cn30xx;
struct cvmx_pko_mem_debug7_cn30xx cn31xx;
struct cvmx_pko_mem_debug7_cn30xx cn38xx;
struct cvmx_pko_mem_debug7_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug7_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t qos : 5; /**< QOS mask to enable the queue when set */
uint64_t tail : 1; /**< This queue is the last (tail) in the queue array */
uint64_t buf_siz : 13; /**< Command buffer remaining size in words */
uint64_t buf_ptr : 33; /**< Command word pointer */
uint64_t qcb_widx : 6; /**< Buffer write index for QCB */
uint64_t qcb_ridx : 6; /**< Buffer read index for QCB */
#else
uint64_t qcb_ridx : 6;
uint64_t qcb_widx : 6;
uint64_t buf_ptr : 33;
uint64_t buf_siz : 13;
uint64_t tail : 1;
uint64_t qos : 5;
#endif
} cn50xx;
struct cvmx_pko_mem_debug7_cn50xx cn52xx;
struct cvmx_pko_mem_debug7_cn50xx cn52xxp1;
struct cvmx_pko_mem_debug7_cn50xx cn56xx;
struct cvmx_pko_mem_debug7_cn50xx cn56xxp1;
struct cvmx_pko_mem_debug7_cn50xx cn58xx;
struct cvmx_pko_mem_debug7_cn50xx cn58xxp1;
} cvmx_pko_mem_debug7_t;
/**
* cvmx_pko_mem_debug8
*
* Notes:
* Internal per-queue state intended for debug use only - pko_prt_qsb.state[91:64]
* This CSR is a memory of 256 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug8_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_59_63 : 5;
uint64_t tail : 1; /**< This queue is the last (tail) in the queue array */
uint64_t buf_siz : 13; /**< Command buffer remaining size in words */
uint64_t reserved_0_44 : 45;
#else
uint64_t reserved_0_44 : 45;
uint64_t buf_siz : 13;
uint64_t tail : 1;
uint64_t reserved_59_63 : 5;
#endif
} s;
struct cvmx_pko_mem_debug8_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t qos : 5; /**< QOS mask to enable the queue when set */
uint64_t tail : 1; /**< This queue is the last (tail) in the queue array */
uint64_t buf_siz : 13; /**< Command buffer remaining size in words */
uint64_t buf_ptr : 33; /**< Command word pointer */
uint64_t qcb_widx : 6; /**< Buffer write index for QCB */
uint64_t qcb_ridx : 6; /**< Buffer read index for QCB */
#else
uint64_t qcb_ridx : 6;
uint64_t qcb_widx : 6;
uint64_t buf_ptr : 33;
uint64_t buf_siz : 13;
uint64_t tail : 1;
uint64_t qos : 5;
#endif
} cn30xx;
struct cvmx_pko_mem_debug8_cn30xx cn31xx;
struct cvmx_pko_mem_debug8_cn30xx cn38xx;
struct cvmx_pko_mem_debug8_cn30xx cn38xxp2;
struct cvmx_pko_mem_debug8_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t doorbell : 20; /**< Doorbell count */
uint64_t reserved_6_7 : 2;
uint64_t static_p : 1; /**< Static priority */
uint64_t s_tail : 1; /**< Static tail */
uint64_t static_q : 1; /**< Static priority */
uint64_t qos : 3; /**< QOS mask to enable the queue when set */
#else
uint64_t qos : 3;
uint64_t static_q : 1;
uint64_t s_tail : 1;
uint64_t static_p : 1;
uint64_t reserved_6_7 : 2;
uint64_t doorbell : 20;
uint64_t reserved_28_63 : 36;
#endif
} cn50xx;
struct cvmx_pko_mem_debug8_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t preempter : 1; /**< Preempter */
uint64_t doorbell : 20; /**< Doorbell count */
uint64_t reserved_7_7 : 1;
uint64_t preemptee : 1; /**< Preemptee */
uint64_t static_p : 1; /**< Static priority */
uint64_t s_tail : 1; /**< Static tail */
uint64_t static_q : 1; /**< Static priority */
uint64_t qos : 3; /**< QOS mask to enable the queue when set */
#else
uint64_t qos : 3;
uint64_t static_q : 1;
uint64_t s_tail : 1;
uint64_t static_p : 1;
uint64_t preemptee : 1;
uint64_t reserved_7_7 : 1;
uint64_t doorbell : 20;
uint64_t preempter : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn52xx;
struct cvmx_pko_mem_debug8_cn52xx cn52xxp1;
struct cvmx_pko_mem_debug8_cn52xx cn56xx;
struct cvmx_pko_mem_debug8_cn52xx cn56xxp1;
struct cvmx_pko_mem_debug8_cn50xx cn58xx;
struct cvmx_pko_mem_debug8_cn50xx cn58xxp1;
} cvmx_pko_mem_debug8_t;
/**
* cvmx_pko_mem_debug9
*
* Notes:
* Internal per-port state intended for debug use only - pko.dat.ptr.ptrs0, pko.dat.ptr.ptrs3
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_debug9_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t ptrs0 : 17; /**< Internal state */
uint64_t reserved_0_31 : 32;
#else
uint64_t reserved_0_31 : 32;
uint64_t ptrs0 : 17;
uint64_t reserved_49_63 : 15;
#endif
} s;
struct cvmx_pko_mem_debug9_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t doorbell : 20; /**< Doorbell count */
uint64_t reserved_5_7 : 3;
uint64_t s_tail : 1; /**< reads as zero (S_TAIL cannot be read) */
uint64_t static_q : 1; /**< reads as zero (STATIC_Q cannot be read) */
uint64_t qos : 3; /**< QOS mask to enable the queue when set */
#else
uint64_t qos : 3;
uint64_t static_q : 1;
uint64_t s_tail : 1;
uint64_t reserved_5_7 : 3;
uint64_t doorbell : 20;
uint64_t reserved_28_63 : 36;
#endif
} cn30xx;
struct cvmx_pko_mem_debug9_cn30xx cn31xx;
struct cvmx_pko_mem_debug9_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t doorbell : 20; /**< Doorbell count */
uint64_t reserved_6_7 : 2;
uint64_t static_p : 1; /**< Static priority (port) */
uint64_t s_tail : 1; /**< Static tail */
uint64_t static_q : 1; /**< Static priority */
uint64_t qos : 3; /**< QOS mask to enable the queue when set */
#else
uint64_t qos : 3;
uint64_t static_q : 1;
uint64_t s_tail : 1;
uint64_t static_p : 1;
uint64_t reserved_6_7 : 2;
uint64_t doorbell : 20;
uint64_t reserved_28_63 : 36;
#endif
} cn38xx;
struct cvmx_pko_mem_debug9_cn38xx cn38xxp2;
struct cvmx_pko_mem_debug9_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_49_63 : 15;
uint64_t ptrs0 : 17; /**< Internal state */
uint64_t reserved_17_31 : 15;
uint64_t ptrs3 : 17; /**< Internal state */
#else
uint64_t ptrs3 : 17;
uint64_t reserved_17_31 : 15;
uint64_t ptrs0 : 17;
uint64_t reserved_49_63 : 15;
#endif
} cn50xx;
struct cvmx_pko_mem_debug9_cn50xx cn52xx;
struct cvmx_pko_mem_debug9_cn50xx cn52xxp1;
struct cvmx_pko_mem_debug9_cn50xx cn56xx;
struct cvmx_pko_mem_debug9_cn50xx cn56xxp1;
struct cvmx_pko_mem_debug9_cn50xx cn58xx;
struct cvmx_pko_mem_debug9_cn50xx cn58xxp1;
} cvmx_pko_mem_debug9_t;
/**
* cvmx_pko_mem_port_ptrs
*
* Notes:
* Sets the port to engine mapping, per port. Ports marked as static priority need not be contiguous,
* but they must be the lowest numbered PIDs mapped to this EID and must have QOS_MASK=0xff. If EID==8
* or EID==9, then PID[1:0] is used to direct the packet to the correct port on that interface.
* EID==15 can be used for unused PKO-internal ports.
* BP_PORT==63 means that the PKO-internal port is not backpressured.
* BP_PORTs are assumed to belong to an interface as follows:
* 36 <= BP_PORT < 40 -> loopback interface
* 32 <= BP_PORT < 36 -> PCIe interface
* 0 <= BP_PORT < 16 -> SGMII/Xaui interface 0
* The reset configuration is the following:
* PID EID(ext port) BP_PORT QOS_MASK STATIC_P
* -------------------------------------------
* 0 0( 0) 0 0xff 0
* 1 1( 1) 1 0xff 0
* 2 2( 2) 2 0xff 0
* 3 3( 3) 3 0xff 0
* 4 0( 0) 4 0xff 0
* 5 1( 1) 5 0xff 0
* 6 2( 2) 6 0xff 0
* 7 3( 3) 7 0xff 0
* 8 0( 0) 8 0xff 0
* 9 1( 1) 9 0xff 0
* 10 2( 2) 10 0xff 0
* 11 3( 3) 11 0xff 0
* 12 0( 0) 12 0xff 0
* 13 1( 1) 13 0xff 0
* 14 2( 2) 14 0xff 0
* 15 3( 3) 15 0xff 0
* -------------------------------------------
* 16 0( 0) 0 0xff 0
* 17 1( 1) 1 0xff 0
* 18 2( 2) 2 0xff 0
* 19 3( 3) 3 0xff 0
* 20 0( 0) 4 0xff 0
* 21 1( 1) 5 0xff 0
* 22 2( 2) 6 0xff 0
* 23 3( 3) 7 0xff 0
* 24 0( 0) 8 0xff 0
* 25 1( 1) 9 0xff 0
* 26 2( 2) 10 0xff 0
* 27 3( 3) 11 0xff 0
* 28 0( 0) 12 0xff 0
* 29 1( 1) 13 0xff 0
* 30 2( 2) 14 0xff 0
* 31 3( 3) 15 0xff 0
* -------------------------------------------
* 32 8(32) 32 0xff 0
* 33 8(33) 33 0xff 0
* 34 8(34) 34 0xff 0
* 35 8(35) 35 0xff 0
* -------------------------------------------
* 36 9(36) 36 0xff 0
* 37 9(37) 37 0xff 0
* 38 9(38) 38 0xff 0
* 39 9(39) 39 0xff 0
*
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_port_ptrs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_62_63 : 2;
uint64_t static_p : 1; /**< Set if this PID has static priority */
uint64_t qos_mask : 8; /**< Mask to control priority across 8 QOS rounds */
uint64_t reserved_16_52 : 37;
uint64_t bp_port : 6; /**< PID listens to BP_PORT for per-packet backpressure
Legal BP_PORTs: 0-39, 63 (63 means no BP) */
uint64_t eid : 4; /**< Engine ID to which this port is mapped
Legal EIDs: 0-9, 15 (15 only if port not used) */
uint64_t pid : 6; /**< Port ID[5:0] */
#else
uint64_t pid : 6;
uint64_t eid : 4;
uint64_t bp_port : 6;
uint64_t reserved_16_52 : 37;
uint64_t qos_mask : 8;
uint64_t static_p : 1;
uint64_t reserved_62_63 : 2;
#endif
} s;
struct cvmx_pko_mem_port_ptrs_s cn52xx;
struct cvmx_pko_mem_port_ptrs_s cn52xxp1;
struct cvmx_pko_mem_port_ptrs_s cn56xx;
struct cvmx_pko_mem_port_ptrs_s cn56xxp1;
} cvmx_pko_mem_port_ptrs_t;
/**
* cvmx_pko_mem_port_qos
*
* Notes:
* Sets the QOS mask, per port. These QOS_MASK bits are logically and physically the same QOS_MASK
* bits in PKO_MEM_PORT_PTRS. This CSR address allows the QOS_MASK bits to be written during PKO
* operation without affecting any other port state. The engine to which port PID is mapped is engine
* EID. Note that the port to engine mapping must be the same as was previously programmed via the
* PKO_MEM_PORT_PTRS CSR.
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_port_qos_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_61_63 : 3;
uint64_t qos_mask : 8; /**< Mask to control priority across 8 QOS rounds */
uint64_t reserved_10_52 : 43;
uint64_t eid : 4; /**< Engine ID to which this port is mapped
Legal EIDs: 0-9 */
uint64_t pid : 6; /**< Port ID[5:0] */
#else
uint64_t pid : 6;
uint64_t eid : 4;
uint64_t reserved_10_52 : 43;
uint64_t qos_mask : 8;
uint64_t reserved_61_63 : 3;
#endif
} s;
struct cvmx_pko_mem_port_qos_s cn52xx;
struct cvmx_pko_mem_port_qos_s cn52xxp1;
struct cvmx_pko_mem_port_qos_s cn56xx;
struct cvmx_pko_mem_port_qos_s cn56xxp1;
} cvmx_pko_mem_port_qos_t;
/**
* cvmx_pko_mem_port_rate0
*
* Notes:
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_port_rate0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_51_63 : 13;
uint64_t rate_word : 19; /**< Rate limiting adder per 8 byte */
uint64_t rate_pkt : 24; /**< Rate limiting adder per packet */
uint64_t reserved_6_7 : 2;
uint64_t pid : 6; /**< Port ID[5:0] */
#else
uint64_t pid : 6;
uint64_t reserved_6_7 : 2;
uint64_t rate_pkt : 24;
uint64_t rate_word : 19;
uint64_t reserved_51_63 : 13;
#endif
} s;
struct cvmx_pko_mem_port_rate0_s cn52xx;
struct cvmx_pko_mem_port_rate0_s cn52xxp1;
struct cvmx_pko_mem_port_rate0_s cn56xx;
struct cvmx_pko_mem_port_rate0_s cn56xxp1;
} cvmx_pko_mem_port_rate0_t;
/**
* cvmx_pko_mem_port_rate1
*
* Notes:
* Writing PKO_MEM_PORT_RATE1[PID,RATE_LIM] has the side effect of setting the corresponding
* accumulator to zero.
* This CSR is a memory of 40 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_port_rate1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rate_lim : 24; /**< Rate limiting accumulator limit */
uint64_t reserved_6_7 : 2;
uint64_t pid : 6; /**< Port ID[5:0] */
#else
uint64_t pid : 6;
uint64_t reserved_6_7 : 2;
uint64_t rate_lim : 24;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pko_mem_port_rate1_s cn52xx;
struct cvmx_pko_mem_port_rate1_s cn52xxp1;
struct cvmx_pko_mem_port_rate1_s cn56xx;
struct cvmx_pko_mem_port_rate1_s cn56xxp1;
} cvmx_pko_mem_port_rate1_t;
/**
* cvmx_pko_mem_queue_ptrs
*
* Notes:
* Sets the queue to port mapping and the initial command buffer pointer, per queue
* Each queue may map to at most one port. No more than 16 queues may map to a port. The set of
* queues that is mapped to a port must be a contiguous array of queues. The port to which queue QID
* is mapped is port PID. The index of queue QID in port PID's queue list is IDX. The last queue in
* port PID's queue array must have its TAIL bit set. Unused queues must be mapped to port 63.
* STATIC_Q marks queue QID as having static priority. STATIC_P marks the port PID to which QID is
* mapped as having at least one queue with static priority. If any QID that maps to PID has static
* priority, then all QID that map to PID must have STATIC_P set. Queues marked as static priority
* must be contiguous and begin at IDX 0. The last queue that is marked as having static priority
* must have its S_TAIL bit set.
* This CSR is a memory of 256 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_queue_ptrs_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t s_tail : 1; /**< Set if this QID is the tail of the static queues */
uint64_t static_p : 1; /**< Set if any QID in this PID has static priority */
uint64_t static_q : 1; /**< Set if this QID has static priority */
uint64_t qos_mask : 8; /**< Mask to control priority across 8 QOS rounds */
uint64_t buf_ptr : 36; /**< Command buffer pointer, <23:17> MBZ */
uint64_t tail : 1; /**< Set if this QID is the tail of the queue array */
uint64_t index : 3; /**< Index[2:0] (distance from head) in the queue array */
uint64_t port : 6; /**< Port ID to which this queue is mapped */
uint64_t queue : 7; /**< Queue ID[6:0] */
#else
uint64_t queue : 7;
uint64_t port : 6;
uint64_t index : 3;
uint64_t tail : 1;
uint64_t buf_ptr : 36;
uint64_t qos_mask : 8;
uint64_t static_q : 1;
uint64_t static_p : 1;
uint64_t s_tail : 1;
#endif
} s;
struct cvmx_pko_mem_queue_ptrs_s cn30xx;
struct cvmx_pko_mem_queue_ptrs_s cn31xx;
struct cvmx_pko_mem_queue_ptrs_s cn38xx;
struct cvmx_pko_mem_queue_ptrs_s cn38xxp2;
struct cvmx_pko_mem_queue_ptrs_s cn50xx;
struct cvmx_pko_mem_queue_ptrs_s cn52xx;
struct cvmx_pko_mem_queue_ptrs_s cn52xxp1;
struct cvmx_pko_mem_queue_ptrs_s cn56xx;
struct cvmx_pko_mem_queue_ptrs_s cn56xxp1;
struct cvmx_pko_mem_queue_ptrs_s cn58xx;
struct cvmx_pko_mem_queue_ptrs_s cn58xxp1;
} cvmx_pko_mem_queue_ptrs_t;
/**
* cvmx_pko_mem_queue_qos
*
* Notes:
* Sets the QOS mask, per queue. These QOS_MASK bits are logically and physically the same QOS_MASK
* bits in PKO_MEM_QUEUE_PTRS. This CSR address allows the QOS_MASK bits to be written during PKO
* operation without affecting any other queue state. The port to which queue QID is mapped is port
* PID. Note that the queue to port mapping must be the same as was previously programmed via the
* PKO_MEM_QUEUE_PTRS CSR.
* This CSR is a memory of 256 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_mem_queue_qos_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_61_63 : 3;
uint64_t qos_mask : 8; /**< Mask to control priority across 8 QOS rounds */
uint64_t reserved_13_52 : 40;
uint64_t pid : 6; /**< Port ID to which this queue is mapped */
uint64_t qid : 7; /**< Queue ID */
#else
uint64_t qid : 7;
uint64_t pid : 6;
uint64_t reserved_13_52 : 40;
uint64_t qos_mask : 8;
uint64_t reserved_61_63 : 3;
#endif
} s;
struct cvmx_pko_mem_queue_qos_s cn30xx;
struct cvmx_pko_mem_queue_qos_s cn31xx;
struct cvmx_pko_mem_queue_qos_s cn38xx;
struct cvmx_pko_mem_queue_qos_s cn38xxp2;
struct cvmx_pko_mem_queue_qos_s cn50xx;
struct cvmx_pko_mem_queue_qos_s cn52xx;
struct cvmx_pko_mem_queue_qos_s cn52xxp1;
struct cvmx_pko_mem_queue_qos_s cn56xx;
struct cvmx_pko_mem_queue_qos_s cn56xxp1;
struct cvmx_pko_mem_queue_qos_s cn58xx;
struct cvmx_pko_mem_queue_qos_s cn58xxp1;
} cvmx_pko_mem_queue_qos_t;
/**
* cvmx_pko_reg_bist_result
*
* Notes:
* Access to the internal BiST results
* Each bit is the BiST result of an individual memory (per bit, 0=pass and 1=fail).
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_bist_result_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_pko_reg_bist_result_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_27_63 : 37;
uint64_t psb2 : 5; /**< BiST result of the PSB memories (0=pass, !0=fail) */
uint64_t count : 1; /**< BiST result of the COUNT memories (0=pass, !0=fail) */
uint64_t rif : 1; /**< BiST result of the RIF memories (0=pass, !0=fail) */
uint64_t wif : 1; /**< BiST result of the WIF memories (0=pass, !0=fail) */
uint64_t ncb : 1; /**< BiST result of the NCB memories (0=pass, !0=fail) */
uint64_t out : 1; /**< BiST result of the OUT memories (0=pass, !0=fail) */
uint64_t crc : 1; /**< BiST result of the CRC memories (0=pass, !0=fail) */
uint64_t chk : 1; /**< BiST result of the CHK memories (0=pass, !0=fail) */
uint64_t qsb : 2; /**< BiST result of the QSB memories (0=pass, !0=fail) */
uint64_t qcb : 2; /**< BiST result of the QCB memories (0=pass, !0=fail) */
uint64_t pdb : 4; /**< BiST result of the PDB memories (0=pass, !0=fail) */
uint64_t psb : 7; /**< BiST result of the PSB memories (0=pass, !0=fail) */
#else
uint64_t psb : 7;
uint64_t pdb : 4;
uint64_t qcb : 2;
uint64_t qsb : 2;
uint64_t chk : 1;
uint64_t crc : 1;
uint64_t out : 1;
uint64_t ncb : 1;
uint64_t wif : 1;
uint64_t rif : 1;
uint64_t count : 1;
uint64_t psb2 : 5;
uint64_t reserved_27_63 : 37;
#endif
} cn30xx;
struct cvmx_pko_reg_bist_result_cn30xx cn31xx;
struct cvmx_pko_reg_bist_result_cn30xx cn38xx;
struct cvmx_pko_reg_bist_result_cn30xx cn38xxp2;
struct cvmx_pko_reg_bist_result_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_33_63 : 31;
uint64_t csr : 1; /**< BiST result of CSR memories (0=pass, !0=fail) */
uint64_t iob : 1; /**< BiST result of IOB memories (0=pass, !0=fail) */
uint64_t out_crc : 1; /**< BiST result of OUT_CRC memories (0=pass, !0=fail) */
uint64_t out_ctl : 3; /**< BiST result of OUT_CTL memories (0=pass, !0=fail) */
uint64_t out_sta : 1; /**< BiST result of OUT_STA memories (0=pass, !0=fail) */
uint64_t out_wif : 1; /**< BiST result of OUT_WIF memories (0=pass, !0=fail) */
uint64_t prt_chk : 3; /**< BiST result of PRT_CHK memories (0=pass, !0=fail) */
uint64_t prt_nxt : 1; /**< BiST result of PRT_NXT memories (0=pass, !0=fail) */
uint64_t prt_psb : 6; /**< BiST result of PRT_PSB memories (0=pass, !0=fail) */
uint64_t ncb_inb : 2; /**< BiST result of NCB_INB memories (0=pass, !0=fail) */
uint64_t prt_qcb : 2; /**< BiST result of PRT_QCB memories (0=pass, !0=fail) */
uint64_t prt_qsb : 3; /**< BiST result of PRT_QSB memories (0=pass, !0=fail) */
uint64_t dat_dat : 4; /**< BiST result of DAT_DAT memories (0=pass, !0=fail) */
uint64_t dat_ptr : 4; /**< BiST result of DAT_PTR memories (0=pass, !0=fail) */
#else
uint64_t dat_ptr : 4;
uint64_t dat_dat : 4;
uint64_t prt_qsb : 3;
uint64_t prt_qcb : 2;
uint64_t ncb_inb : 2;
uint64_t prt_psb : 6;
uint64_t prt_nxt : 1;
uint64_t prt_chk : 3;
uint64_t out_wif : 1;
uint64_t out_sta : 1;
uint64_t out_ctl : 3;
uint64_t out_crc : 1;
uint64_t iob : 1;
uint64_t csr : 1;
uint64_t reserved_33_63 : 31;
#endif
} cn50xx;
struct cvmx_pko_reg_bist_result_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_35_63 : 29;
uint64_t csr : 1; /**< BiST result of CSR memories (0=pass, !0=fail) */
uint64_t iob : 1; /**< BiST result of IOB memories (0=pass, !0=fail) */
uint64_t out_dat : 1; /**< BiST result of OUT_DAT memories (0=pass, !0=fail) */
uint64_t out_ctl : 3; /**< BiST result of OUT_CTL memories (0=pass, !0=fail) */
uint64_t out_sta : 1; /**< BiST result of OUT_STA memories (0=pass, !0=fail) */
uint64_t out_wif : 1; /**< BiST result of OUT_WIF memories (0=pass, !0=fail) */
uint64_t prt_chk : 3; /**< BiST result of PRT_CHK memories (0=pass, !0=fail) */
uint64_t prt_nxt : 1; /**< BiST result of PRT_NXT memories (0=pass, !0=fail) */
uint64_t prt_psb : 8; /**< BiST result of PRT_PSB memories (0=pass, !0=fail) */
uint64_t ncb_inb : 2; /**< BiST result of NCB_INB memories (0=pass, !0=fail) */
uint64_t prt_qcb : 2; /**< BiST result of PRT_QCB memories (0=pass, !0=fail) */
uint64_t prt_qsb : 3; /**< BiST result of PRT_QSB memories (0=pass, !0=fail) */
uint64_t prt_ctl : 2; /**< BiST result of PRT_CTL memories (0=pass, !0=fail) */
uint64_t dat_dat : 2; /**< BiST result of DAT_DAT memories (0=pass, !0=fail) */
uint64_t dat_ptr : 4; /**< BiST result of DAT_PTR memories (0=pass, !0=fail) */
#else
uint64_t dat_ptr : 4;
uint64_t dat_dat : 2;
uint64_t prt_ctl : 2;
uint64_t prt_qsb : 3;
uint64_t prt_qcb : 2;
uint64_t ncb_inb : 2;
uint64_t prt_psb : 8;
uint64_t prt_nxt : 1;
uint64_t prt_chk : 3;
uint64_t out_wif : 1;
uint64_t out_sta : 1;
uint64_t out_ctl : 3;
uint64_t out_dat : 1;
uint64_t iob : 1;
uint64_t csr : 1;
uint64_t reserved_35_63 : 29;
#endif
} cn52xx;
struct cvmx_pko_reg_bist_result_cn52xx cn52xxp1;
struct cvmx_pko_reg_bist_result_cn52xx cn56xx;
struct cvmx_pko_reg_bist_result_cn52xx cn56xxp1;
struct cvmx_pko_reg_bist_result_cn50xx cn58xx;
struct cvmx_pko_reg_bist_result_cn50xx cn58xxp1;
} cvmx_pko_reg_bist_result_t;
/**
* cvmx_pko_reg_cmd_buf
*
* Notes:
* Sets the command buffer parameters
* The size of the command buffer segments is measured in uint64s. The pool specifies (1 of 8 free
* lists to be used when freeing command buffer segments.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_cmd_buf_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_23_63 : 41;
uint64_t pool : 3; /**< Free list used to free command buffer segments */
uint64_t reserved_13_19 : 7;
uint64_t size : 13; /**< Number of uint64s per command buffer segment */
#else
uint64_t size : 13;
uint64_t reserved_13_19 : 7;
uint64_t pool : 3;
uint64_t reserved_23_63 : 41;
#endif
} s;
struct cvmx_pko_reg_cmd_buf_s cn30xx;
struct cvmx_pko_reg_cmd_buf_s cn31xx;
struct cvmx_pko_reg_cmd_buf_s cn38xx;
struct cvmx_pko_reg_cmd_buf_s cn38xxp2;
struct cvmx_pko_reg_cmd_buf_s cn50xx;
struct cvmx_pko_reg_cmd_buf_s cn52xx;
struct cvmx_pko_reg_cmd_buf_s cn52xxp1;
struct cvmx_pko_reg_cmd_buf_s cn56xx;
struct cvmx_pko_reg_cmd_buf_s cn56xxp1;
struct cvmx_pko_reg_cmd_buf_s cn58xx;
struct cvmx_pko_reg_cmd_buf_s cn58xxp1;
} cvmx_pko_reg_cmd_buf_t;
/**
* cvmx_pko_reg_crc_ctl#
*
* Notes:
* Controls datapath reflection when calculating CRC
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_crc_ctlx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t invres : 1; /**< Invert the result */
uint64_t refin : 1; /**< Reflect the bits in each byte.
Byte order does not change.
- 0: CRC is calculated MSB to LSB
- 1: CRC is calculated MLB to MSB */
#else
uint64_t refin : 1;
uint64_t invres : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_pko_reg_crc_ctlx_s cn38xx;
struct cvmx_pko_reg_crc_ctlx_s cn38xxp2;
struct cvmx_pko_reg_crc_ctlx_s cn58xx;
struct cvmx_pko_reg_crc_ctlx_s cn58xxp1;
} cvmx_pko_reg_crc_ctlx_t;
/**
* cvmx_pko_reg_crc_enable
*
* Notes:
* Enables CRC for the GMX ports.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_crc_enable_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t enable : 32; /**< Mask for ports 31-0 to enable CRC
Mask bit==0 means CRC not enabled
Mask bit==1 means CRC enabled
Note that CRC should be enabled only when using SPI4.2 */
#else
uint64_t enable : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pko_reg_crc_enable_s cn38xx;
struct cvmx_pko_reg_crc_enable_s cn38xxp2;
struct cvmx_pko_reg_crc_enable_s cn58xx;
struct cvmx_pko_reg_crc_enable_s cn58xxp1;
} cvmx_pko_reg_crc_enable_t;
/**
* cvmx_pko_reg_crc_iv#
*
* Notes:
* Determines the IV used by the CRC algorithm
* * PKO_CRC_IV
* PKO_CRC_IV controls the initial state of the CRC algorithm. Octane can
* support a wide range of CRC algorithms and as such, the IV must be
* carefully constructed to meet the specific algorithm. The code below
* determines the value to program into Octane based on the algorthim's IV
* and width. In the case of Octane, the width should always be 32.
*
* PKO_CRC_IV0 sets the IV for ports 0-15 while PKO_CRC_IV1 sets the IV for
* ports 16-31.
*
* @verbatim
* unsigned octane_crc_iv(unsigned algorithm_iv, unsigned poly, unsigned w)
* [
* int i;
* int doit;
* unsigned int current_val = algorithm_iv;
*
* for(i = 0; i < w; i++) [
* doit = current_val & 0x1;
*
* if(doit) current_val ^= poly;
* assert(!(current_val & 0x1));
*
* current_val = (current_val >> 1) | (doit << (w-1));
* ]
*
* return current_val;
* ]
* @endverbatim
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_crc_ivx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t iv : 32; /**< IV used by the CRC algorithm. Default is FCS32. */
#else
uint64_t iv : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pko_reg_crc_ivx_s cn38xx;
struct cvmx_pko_reg_crc_ivx_s cn38xxp2;
struct cvmx_pko_reg_crc_ivx_s cn58xx;
struct cvmx_pko_reg_crc_ivx_s cn58xxp1;
} cvmx_pko_reg_crc_ivx_t;
/**
* cvmx_pko_reg_debug0
*
* Notes:
* Note that this CSR is present only in chip revisions beginning with pass2.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_debug0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t asserts : 64; /**< Various assertion checks */
#else
uint64_t asserts : 64;
#endif
} s;
struct cvmx_pko_reg_debug0_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t asserts : 17; /**< Various assertion checks */
#else
uint64_t asserts : 17;
uint64_t reserved_17_63 : 47;
#endif
} cn30xx;
struct cvmx_pko_reg_debug0_cn30xx cn31xx;
struct cvmx_pko_reg_debug0_cn30xx cn38xx;
struct cvmx_pko_reg_debug0_cn30xx cn38xxp2;
struct cvmx_pko_reg_debug0_s cn50xx;
struct cvmx_pko_reg_debug0_s cn52xx;
struct cvmx_pko_reg_debug0_s cn52xxp1;
struct cvmx_pko_reg_debug0_s cn56xx;
struct cvmx_pko_reg_debug0_s cn56xxp1;
struct cvmx_pko_reg_debug0_s cn58xx;
struct cvmx_pko_reg_debug0_s cn58xxp1;
} cvmx_pko_reg_debug0_t;
/**
* cvmx_pko_reg_debug1
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_debug1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t asserts : 64; /**< Various assertion checks */
#else
uint64_t asserts : 64;
#endif
} s;
struct cvmx_pko_reg_debug1_s cn50xx;
struct cvmx_pko_reg_debug1_s cn52xx;
struct cvmx_pko_reg_debug1_s cn52xxp1;
struct cvmx_pko_reg_debug1_s cn56xx;
struct cvmx_pko_reg_debug1_s cn56xxp1;
struct cvmx_pko_reg_debug1_s cn58xx;
struct cvmx_pko_reg_debug1_s cn58xxp1;
} cvmx_pko_reg_debug1_t;
/**
* cvmx_pko_reg_debug2
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_debug2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t asserts : 64; /**< Various assertion checks */
#else
uint64_t asserts : 64;
#endif
} s;
struct cvmx_pko_reg_debug2_s cn50xx;
struct cvmx_pko_reg_debug2_s cn52xx;
struct cvmx_pko_reg_debug2_s cn52xxp1;
struct cvmx_pko_reg_debug2_s cn56xx;
struct cvmx_pko_reg_debug2_s cn56xxp1;
struct cvmx_pko_reg_debug2_s cn58xx;
struct cvmx_pko_reg_debug2_s cn58xxp1;
} cvmx_pko_reg_debug2_t;
/**
* cvmx_pko_reg_debug3
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_debug3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t asserts : 64; /**< Various assertion checks */
#else
uint64_t asserts : 64;
#endif
} s;
struct cvmx_pko_reg_debug3_s cn50xx;
struct cvmx_pko_reg_debug3_s cn52xx;
struct cvmx_pko_reg_debug3_s cn52xxp1;
struct cvmx_pko_reg_debug3_s cn56xx;
struct cvmx_pko_reg_debug3_s cn56xxp1;
struct cvmx_pko_reg_debug3_s cn58xx;
struct cvmx_pko_reg_debug3_s cn58xxp1;
} cvmx_pko_reg_debug3_t;
/**
* cvmx_pko_reg_engine_inflight
*
* Notes:
* Sets the maximum number of inflight packets, per engine. Values greater than 4 are illegal.
* Setting an engine's value to 0 effectively stops the engine.
* Note that engines 4-7 do not exist
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_engine_inflight_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t engine9 : 4; /**< Maximum number of inflight packets for engine9 */
uint64_t engine8 : 4; /**< Maximum number of inflight packets for engine8 */
uint64_t engine7 : 4; /**< Maximum number of inflight packets for engine7 */
uint64_t engine6 : 4; /**< Maximum number of inflight packets for engine6 */
uint64_t engine5 : 4; /**< Maximum number of inflight packets for engine5 */
uint64_t engine4 : 4; /**< Maximum number of inflight packets for engine4 */
uint64_t engine3 : 4; /**< Maximum number of inflight packets for engine3 */
uint64_t engine2 : 4; /**< Maximum number of inflight packets for engine2 */
uint64_t engine1 : 4; /**< Maximum number of inflight packets for engine1 */
uint64_t engine0 : 4; /**< Maximum number of inflight packets for engine0 */
#else
uint64_t engine0 : 4;
uint64_t engine1 : 4;
uint64_t engine2 : 4;
uint64_t engine3 : 4;
uint64_t engine4 : 4;
uint64_t engine5 : 4;
uint64_t engine6 : 4;
uint64_t engine7 : 4;
uint64_t engine8 : 4;
uint64_t engine9 : 4;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_pko_reg_engine_inflight_s cn52xx;
struct cvmx_pko_reg_engine_inflight_s cn52xxp1;
struct cvmx_pko_reg_engine_inflight_s cn56xx;
struct cvmx_pko_reg_engine_inflight_s cn56xxp1;
} cvmx_pko_reg_engine_inflight_t;
/**
* cvmx_pko_reg_engine_thresh
*
* Notes:
* When not enabled, packet data may be sent as soon as it is written into PKO's internal buffers.
* When enabled and the packet fits entirely in the PKO's internal buffer, none of the packet data will
* be sent until all of it has been written into the PKO's internal buffer. Note that a packet is
* considered to fit entirely only if the packet's size is <= BUFFER_SIZE-8. When enabled and the
* packet does not fit entirely in the PKO's internal buffer, none of the packet data will be sent until
* at least BUFFER_SIZE-256 bytes of the packet have been written into the PKO's internal buffer
* (note that BUFFER_SIZE is a function of PKO_REG_GMX_PORT_MODE above)
* Note that engines 4-7 do not exist, so MASK<7:4> MBZ
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_engine_thresh_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t mask : 10; /**< Mask[n]=0 disables packet send threshold for engine n
Mask[n]=1 enables packet send threshold for engine n $PR NS */
#else
uint64_t mask : 10;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_pko_reg_engine_thresh_s cn52xx;
struct cvmx_pko_reg_engine_thresh_s cn52xxp1;
struct cvmx_pko_reg_engine_thresh_s cn56xx;
struct cvmx_pko_reg_engine_thresh_s cn56xxp1;
} cvmx_pko_reg_engine_thresh_t;
/**
* cvmx_pko_reg_error
*
* Notes:
* Note that this CSR is present only in chip revisions beginning with pass2.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_error_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t currzero : 1; /**< A packet data pointer has size=0 */
uint64_t doorbell : 1; /**< A doorbell count has overflowed */
uint64_t parity : 1; /**< Read parity error at port data buffer */
#else
uint64_t parity : 1;
uint64_t doorbell : 1;
uint64_t currzero : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_pko_reg_error_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t doorbell : 1; /**< A doorbell count has overflowed */
uint64_t parity : 1; /**< Read parity error at port data buffer */
#else
uint64_t parity : 1;
uint64_t doorbell : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn30xx;
struct cvmx_pko_reg_error_cn30xx cn31xx;
struct cvmx_pko_reg_error_cn30xx cn38xx;
struct cvmx_pko_reg_error_cn30xx cn38xxp2;
struct cvmx_pko_reg_error_s cn50xx;
struct cvmx_pko_reg_error_s cn52xx;
struct cvmx_pko_reg_error_s cn52xxp1;
struct cvmx_pko_reg_error_s cn56xx;
struct cvmx_pko_reg_error_s cn56xxp1;
struct cvmx_pko_reg_error_s cn58xx;
struct cvmx_pko_reg_error_s cn58xxp1;
} cvmx_pko_reg_error_t;
/**
* cvmx_pko_reg_flags
*
* Notes:
* When set, ENA_PKO enables the PKO picker and places the PKO in normal operation. When set, ENA_DWB
* enables the use of DontWriteBacks during the buffer freeing operations. When not set, STORE_BE inverts
* bits[2:0] of the STORE0 byte write address. When set, RESET causes a 4-cycle reset pulse to the
* entire box.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_flags_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t reset : 1; /**< Reset oneshot pulse */
uint64_t store_be : 1; /**< Force STORE0 byte write address to big endian */
uint64_t ena_dwb : 1; /**< Set to enable DontWriteBacks */
uint64_t ena_pko : 1; /**< Set to enable the PKO picker */
#else
uint64_t ena_pko : 1;
uint64_t ena_dwb : 1;
uint64_t store_be : 1;
uint64_t reset : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_pko_reg_flags_s cn30xx;
struct cvmx_pko_reg_flags_s cn31xx;
struct cvmx_pko_reg_flags_s cn38xx;
struct cvmx_pko_reg_flags_s cn38xxp2;
struct cvmx_pko_reg_flags_s cn50xx;
struct cvmx_pko_reg_flags_s cn52xx;
struct cvmx_pko_reg_flags_s cn52xxp1;
struct cvmx_pko_reg_flags_s cn56xx;
struct cvmx_pko_reg_flags_s cn56xxp1;
struct cvmx_pko_reg_flags_s cn58xx;
struct cvmx_pko_reg_flags_s cn58xxp1;
} cvmx_pko_reg_flags_t;
/**
* cvmx_pko_reg_gmx_port_mode
*
* Notes:
* The system has a total of 4 + 0 + 4 + 4 ports and 4 + 0 + 1 + 1 engines (GM0 + GM1 + PCI + LOOP).
* This CSR sets the number of GMX0 ports and amount of local storage per engine.
* It has no effect on the number of ports or amount of local storage per engine for
* PCI or LOOP. When all GMX ports are used (MODE0=2), each GMX engine has 2.5kB of local
* storage. Increasing the value of MODEn by 1 decreases the number of GMX ports by a power of 2 and
* increases the local storage per PKO GMX engine by a power of 2.
* Modes 0 and 1 are illegal and, if selected, are treated as mode 2.
*
* MODE[n] GM[0] PCI LOOP GM[0] PCI LOOP
* ports ports ports storage/engine storage/engine storage/engine
* 0 4 4 4 2.5kB 2.5kB 2.5kB
* 1 4 4 4 2.5kB 2.5kB 2.5kB
* 2 4 4 4 2.5kB 2.5kB 2.5kB
* 3 2 4 4 5.0kB 2.5kB 2.5kB
* 4 1 4 4 10.0kB 2.5kB 2.5kB
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_gmx_port_mode_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t mode1 : 3; /**< # of GM1 ports = 16 >> MODE1, 0 <= MODE1 <= 5 */
uint64_t mode0 : 3; /**< # of GM0 ports = 16 >> MODE0, 0 <= MODE0 <= 5 */
#else
uint64_t mode0 : 3;
uint64_t mode1 : 3;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_pko_reg_gmx_port_mode_s cn30xx;
struct cvmx_pko_reg_gmx_port_mode_s cn31xx;
struct cvmx_pko_reg_gmx_port_mode_s cn38xx;
struct cvmx_pko_reg_gmx_port_mode_s cn38xxp2;
struct cvmx_pko_reg_gmx_port_mode_s cn50xx;
struct cvmx_pko_reg_gmx_port_mode_s cn52xx;
struct cvmx_pko_reg_gmx_port_mode_s cn52xxp1;
struct cvmx_pko_reg_gmx_port_mode_s cn56xx;
struct cvmx_pko_reg_gmx_port_mode_s cn56xxp1;
struct cvmx_pko_reg_gmx_port_mode_s cn58xx;
struct cvmx_pko_reg_gmx_port_mode_s cn58xxp1;
} cvmx_pko_reg_gmx_port_mode_t;
/**
* cvmx_pko_reg_int_mask
*
* Notes:
* When a mask bit is set, the corresponding interrupt is enabled.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_int_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t currzero : 1; /**< Bit mask corresponding to PKO_REG_ERROR[2] above */
uint64_t doorbell : 1; /**< Bit mask corresponding to PKO_REG_ERROR[1] above */
uint64_t parity : 1; /**< Bit mask corresponding to PKO_REG_ERROR[0] above */
#else
uint64_t parity : 1;
uint64_t doorbell : 1;
uint64_t currzero : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_pko_reg_int_mask_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t doorbell : 1; /**< Bit mask corresponding to PKO_REG_ERROR[1] above */
uint64_t parity : 1; /**< Bit mask corresponding to PKO_REG_ERROR[0] above */
#else
uint64_t parity : 1;
uint64_t doorbell : 1;
uint64_t reserved_2_63 : 62;
#endif
} cn30xx;
struct cvmx_pko_reg_int_mask_cn30xx cn31xx;
struct cvmx_pko_reg_int_mask_cn30xx cn38xx;
struct cvmx_pko_reg_int_mask_cn30xx cn38xxp2;
struct cvmx_pko_reg_int_mask_s cn50xx;
struct cvmx_pko_reg_int_mask_s cn52xx;
struct cvmx_pko_reg_int_mask_s cn52xxp1;
struct cvmx_pko_reg_int_mask_s cn56xx;
struct cvmx_pko_reg_int_mask_s cn56xxp1;
struct cvmx_pko_reg_int_mask_s cn58xx;
struct cvmx_pko_reg_int_mask_s cn58xxp1;
} cvmx_pko_reg_int_mask_t;
/**
* cvmx_pko_reg_queue_mode
*
* Notes:
* Sets the number of queues and amount of local storage per queue
* The system has a total of 256 queues and (256*8) words of local command storage. This CSR sets the
* number of queues that are used. Increasing the value of MODE by 1 decreases the number of queues
* by a power of 2 and increases the local storage per queue by a power of 2.
* MODEn queues storage/queue
* 0 256 64B ( 8 words)
* 1 128 128B (16 words)
* 2 64 256B (32 words)
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_queue_mode_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t mode : 2; /**< # of queues = 256 >> MODE, 0 <= MODE <=2 */
#else
uint64_t mode : 2;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_pko_reg_queue_mode_s cn30xx;
struct cvmx_pko_reg_queue_mode_s cn31xx;
struct cvmx_pko_reg_queue_mode_s cn38xx;
struct cvmx_pko_reg_queue_mode_s cn38xxp2;
struct cvmx_pko_reg_queue_mode_s cn50xx;
struct cvmx_pko_reg_queue_mode_s cn52xx;
struct cvmx_pko_reg_queue_mode_s cn52xxp1;
struct cvmx_pko_reg_queue_mode_s cn56xx;
struct cvmx_pko_reg_queue_mode_s cn56xxp1;
struct cvmx_pko_reg_queue_mode_s cn58xx;
struct cvmx_pko_reg_queue_mode_s cn58xxp1;
} cvmx_pko_reg_queue_mode_t;
/**
* cvmx_pko_reg_queue_ptrs1
*
* Notes:
* This CSR is used with PKO_MEM_QUEUE_PTRS and PKO_MEM_QUEUE_QOS to allow access to queues 128-255
* and to allow up mapping of up to 16 queues per port. When programming queues 128-255, the
* programming sequence must first write PKO_REG_QUEUE_PTRS1 and then write PKO_MEM_QUEUE_PTRS or
* PKO_MEM_QUEUE_QOS for each queue.
* See the descriptions of PKO_MEM_QUEUE_PTRS and PKO_MEM_QUEUE_QOS for further explanation of queue
* programming.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_queue_ptrs1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t idx3 : 1; /**< [3] of Index (distance from head) in the queue array */
uint64_t qid7 : 1; /**< [7] of Queue ID */
#else
uint64_t qid7 : 1;
uint64_t idx3 : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_pko_reg_queue_ptrs1_s cn50xx;
struct cvmx_pko_reg_queue_ptrs1_s cn52xx;
struct cvmx_pko_reg_queue_ptrs1_s cn52xxp1;
struct cvmx_pko_reg_queue_ptrs1_s cn56xx;
struct cvmx_pko_reg_queue_ptrs1_s cn56xxp1;
struct cvmx_pko_reg_queue_ptrs1_s cn58xx;
struct cvmx_pko_reg_queue_ptrs1_s cn58xxp1;
} cvmx_pko_reg_queue_ptrs1_t;
/**
* cvmx_pko_reg_read_idx
*
* Notes:
* Provides the read index during a CSR read operation to any of the CSRs that are physically stored
* as memories. The names of these CSRs begin with the prefix "PKO_MEM_".
* IDX[7:0] is the read index. INC[7:0] is an increment that is added to IDX[7:0] after any CSR read.
* The intended use is to initially write this CSR such that IDX=0 and INC=1. Then, the entire
* contents of a CSR memory can be read with consecutive CSR read commands.
*/
typedef union
{
uint64_t u64;
struct cvmx_pko_reg_read_idx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t inc : 8; /**< Increment to add to current index for next index */
uint64_t index : 8; /**< Index to use for next memory CSR read */
#else
uint64_t index : 8;
uint64_t inc : 8;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_pko_reg_read_idx_s cn30xx;
struct cvmx_pko_reg_read_idx_s cn31xx;
struct cvmx_pko_reg_read_idx_s cn38xx;
struct cvmx_pko_reg_read_idx_s cn38xxp2;
struct cvmx_pko_reg_read_idx_s cn50xx;
struct cvmx_pko_reg_read_idx_s cn52xx;
struct cvmx_pko_reg_read_idx_s cn52xxp1;
struct cvmx_pko_reg_read_idx_s cn56xx;
struct cvmx_pko_reg_read_idx_s cn56xxp1;
struct cvmx_pko_reg_read_idx_s cn58xx;
struct cvmx_pko_reg_read_idx_s cn58xxp1;
} cvmx_pko_reg_read_idx_t;
/**
* cvmx_pow_bist_stat
*
* POW_BIST_STAT = POW BIST Status Register
*
* Contains the BIST status for the POW memories ('0' = pass, '1' = fail).
*
* Also contains the BIST status for the PP's. Each bit in the PP field is the OR of all BIST
* results for the corresponding physical PP ('0' = pass, '1' = fail).
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_bist_stat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t pp : 16; /**< Physical PP BIST status */
uint64_t reserved_0_15 : 16;
#else
uint64_t reserved_0_15 : 16;
uint64_t pp : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_bist_stat_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t pp : 1; /**< Physical PP BIST status */
uint64_t reserved_9_15 : 7;
uint64_t cam : 1; /**< POW CAM BIST status */
uint64_t nbt1 : 1; /**< NCB transmitter memory 1 BIST status */
uint64_t nbt0 : 1; /**< NCB transmitter memory 0 BIST status */
uint64_t index : 1; /**< Index memory BIST status */
uint64_t fidx : 1; /**< Forward index memory BIST status */
uint64_t nbr1 : 1; /**< NCB receiver memory 1 BIST status */
uint64_t nbr0 : 1; /**< NCB receiver memory 0 BIST status */
uint64_t pend : 1; /**< Pending switch memory BIST status */
uint64_t adr : 1; /**< Address memory BIST status */
#else
uint64_t adr : 1;
uint64_t pend : 1;
uint64_t nbr0 : 1;
uint64_t nbr1 : 1;
uint64_t fidx : 1;
uint64_t index : 1;
uint64_t nbt0 : 1;
uint64_t nbt1 : 1;
uint64_t cam : 1;
uint64_t reserved_9_15 : 7;
uint64_t pp : 1;
uint64_t reserved_17_63 : 47;
#endif
} cn30xx;
struct cvmx_pow_bist_stat_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t pp : 2; /**< Physical PP BIST status */
uint64_t reserved_9_15 : 7;
uint64_t cam : 1; /**< POW CAM BIST status */
uint64_t nbt1 : 1; /**< NCB transmitter memory 1 BIST status */
uint64_t nbt0 : 1; /**< NCB transmitter memory 0 BIST status */
uint64_t index : 1; /**< Index memory BIST status */
uint64_t fidx : 1; /**< Forward index memory BIST status */
uint64_t nbr1 : 1; /**< NCB receiver memory 1 BIST status */
uint64_t nbr0 : 1; /**< NCB receiver memory 0 BIST status */
uint64_t pend : 1; /**< Pending switch memory BIST status */
uint64_t adr : 1; /**< Address memory BIST status */
#else
uint64_t adr : 1;
uint64_t pend : 1;
uint64_t nbr0 : 1;
uint64_t nbr1 : 1;
uint64_t fidx : 1;
uint64_t index : 1;
uint64_t nbt0 : 1;
uint64_t nbt1 : 1;
uint64_t cam : 1;
uint64_t reserved_9_15 : 7;
uint64_t pp : 2;
uint64_t reserved_18_63 : 46;
#endif
} cn31xx;
struct cvmx_pow_bist_stat_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t pp : 16; /**< Physical PP BIST status */
uint64_t reserved_10_15 : 6;
uint64_t cam : 1; /**< POW CAM BIST status */
uint64_t nbt : 1; /**< NCB transmitter memory BIST status */
uint64_t index : 1; /**< Index memory BIST status */
uint64_t fidx : 1; /**< Forward index memory BIST status */
uint64_t nbr1 : 1; /**< NCB receiver memory 1 BIST status */
uint64_t nbr0 : 1; /**< NCB receiver memory 0 BIST status */
uint64_t pend1 : 1; /**< Pending switch memory 1 BIST status */
uint64_t pend0 : 1; /**< Pending switch memory 0 BIST status */
uint64_t adr1 : 1; /**< Address memory 1 BIST status */
uint64_t adr0 : 1; /**< Address memory 0 BIST status */
#else
uint64_t adr0 : 1;
uint64_t adr1 : 1;
uint64_t pend0 : 1;
uint64_t pend1 : 1;
uint64_t nbr0 : 1;
uint64_t nbr1 : 1;
uint64_t fidx : 1;
uint64_t index : 1;
uint64_t nbt : 1;
uint64_t cam : 1;
uint64_t reserved_10_15 : 6;
uint64_t pp : 16;
uint64_t reserved_32_63 : 32;
#endif
} cn38xx;
struct cvmx_pow_bist_stat_cn38xx cn38xxp2;
struct cvmx_pow_bist_stat_cn31xx cn50xx;
struct cvmx_pow_bist_stat_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t pp : 4; /**< Physical PP BIST status */
uint64_t reserved_9_15 : 7;
uint64_t cam : 1; /**< POW CAM BIST status */
uint64_t nbt1 : 1; /**< NCB transmitter memory 1 BIST status */
uint64_t nbt0 : 1; /**< NCB transmitter memory 0 BIST status */
uint64_t index : 1; /**< Index memory BIST status */
uint64_t fidx : 1; /**< Forward index memory BIST status */
uint64_t nbr1 : 1; /**< NCB receiver memory 1 BIST status */
uint64_t nbr0 : 1; /**< NCB receiver memory 0 BIST status */
uint64_t pend : 1; /**< Pending switch memory BIST status */
uint64_t adr : 1; /**< Address memory BIST status */
#else
uint64_t adr : 1;
uint64_t pend : 1;
uint64_t nbr0 : 1;
uint64_t nbr1 : 1;
uint64_t fidx : 1;
uint64_t index : 1;
uint64_t nbt0 : 1;
uint64_t nbt1 : 1;
uint64_t cam : 1;
uint64_t reserved_9_15 : 7;
uint64_t pp : 4;
uint64_t reserved_20_63 : 44;
#endif
} cn52xx;
struct cvmx_pow_bist_stat_cn52xx cn52xxp1;
struct cvmx_pow_bist_stat_cn56xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t pp : 12; /**< Physical PP BIST status */
uint64_t reserved_10_15 : 6;
uint64_t cam : 1; /**< POW CAM BIST status */
uint64_t nbt : 1; /**< NCB transmitter memory BIST status */
uint64_t index : 1; /**< Index memory BIST status */
uint64_t fidx : 1; /**< Forward index memory BIST status */
uint64_t nbr1 : 1; /**< NCB receiver memory 1 BIST status */
uint64_t nbr0 : 1; /**< NCB receiver memory 0 BIST status */
uint64_t pend1 : 1; /**< Pending switch memory 1 BIST status */
uint64_t pend0 : 1; /**< Pending switch memory 0 BIST status */
uint64_t adr1 : 1; /**< Address memory 1 BIST status */
uint64_t adr0 : 1; /**< Address memory 0 BIST status */
#else
uint64_t adr0 : 1;
uint64_t adr1 : 1;
uint64_t pend0 : 1;
uint64_t pend1 : 1;
uint64_t nbr0 : 1;
uint64_t nbr1 : 1;
uint64_t fidx : 1;
uint64_t index : 1;
uint64_t nbt : 1;
uint64_t cam : 1;
uint64_t reserved_10_15 : 6;
uint64_t pp : 12;
uint64_t reserved_28_63 : 36;
#endif
} cn56xx;
struct cvmx_pow_bist_stat_cn56xx cn56xxp1;
struct cvmx_pow_bist_stat_cn38xx cn58xx;
struct cvmx_pow_bist_stat_cn38xx cn58xxp1;
} cvmx_pow_bist_stat_t;
/**
* cvmx_pow_ds_pc
*
* POW_DS_PC = POW De-Schedule Performance Counter
*
* Counts the number of de-schedule requests. Write to clear.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_ds_pc_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ds_pc : 32; /**< De-schedule performance counter */
#else
uint64_t ds_pc : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_ds_pc_s cn30xx;
struct cvmx_pow_ds_pc_s cn31xx;
struct cvmx_pow_ds_pc_s cn38xx;
struct cvmx_pow_ds_pc_s cn38xxp2;
struct cvmx_pow_ds_pc_s cn50xx;
struct cvmx_pow_ds_pc_s cn52xx;
struct cvmx_pow_ds_pc_s cn52xxp1;
struct cvmx_pow_ds_pc_s cn56xx;
struct cvmx_pow_ds_pc_s cn56xxp1;
struct cvmx_pow_ds_pc_s cn58xx;
struct cvmx_pow_ds_pc_s cn58xxp1;
} cvmx_pow_ds_pc_t;
/**
* cvmx_pow_ecc_err
*
* POW_ECC_ERR = POW ECC Error Register
*
* Contains the single and double error bits and the corresponding interrupt enables for the ECC-
* protected POW index memory. Also contains the syndrome value in the event of an ECC error.
*
* Also contains the remote pointer error bit and interrupt enable. RPE is set when the POW detected
* corruption on one or more of the input queue lists in L2/DRAM (POW's local copy of the tail pointer
* for the L2/DRAM input queue did not match the last entry on the the list). This is caused by
* L2/DRAM corruption, and is generally a fatal error because it likely caused POW to load bad work
* queue entries.
*
* This register also contains the illegal operation error bits and the corresponding interrupt
* enables as follows:
*
* <0> Received SWTAG/SWTAG_FULL/SWTAG_DESCH/DESCH/UPD_WQP from PP in NULL_NULL state
* <1> Received SWTAG/SWTAG_DESCH/DESCH/UPD_WQP from PP in NULL state
* <2> Received SWTAG/SWTAG_FULL/SWTAG_DESCH/GET_WORK from PP with pending tag switch to ORDERED or ATOMIC
* <3> Received SWTAG/SWTAG_FULL/SWTAG_DESCH from PP with tag specified as NULL_NULL
* <4> Received SWTAG_FULL/SWTAG_DESCH from PP with tag specified as NULL
* <5> Received SWTAG/SWTAG_FULL/SWTAG_DESCH/DESCH/UPD_WQP/GET_WORK/NULL_RD from PP with GET_WORK pending
* <6> Received SWTAG/SWTAG_FULL/SWTAG_DESCH/DESCH/UPD_WQP/GET_WORK/NULL_RD from PP with NULL_RD pending
* <7> Received CLR_NSCHED from PP with SWTAG_DESCH/DESCH/CLR_NSCHED pending
* <8> Received SWTAG/SWTAG_FULL/SWTAG_DESCH/DESCH/UPD_WQP/GET_WORK/NULL_RD from PP with CLR_NSCHED pending
* <9> Received illegal opcode
* <10> Received ADD_WORK with tag specified as NULL_NULL
* <11> Received DBG load from PP with DBG load pending
* <12> Received CSR load from PP with CSR load pending
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_ecc_err_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_45_63 : 19;
uint64_t iop_ie : 13; /**< Illegal operation interrupt enables */
uint64_t reserved_29_31 : 3;
uint64_t iop : 13; /**< Illegal operation errors */
uint64_t reserved_14_15 : 2;
uint64_t rpe_ie : 1; /**< Remote pointer error interrupt enable */
uint64_t rpe : 1; /**< Remote pointer error */
uint64_t reserved_9_11 : 3;
uint64_t syn : 5; /**< Syndrome value (only valid when DBE or SBE is set) */
uint64_t dbe_ie : 1; /**< Double bit error interrupt enable */
uint64_t sbe_ie : 1; /**< Single bit error interrupt enable */
uint64_t dbe : 1; /**< Double bit error */
uint64_t sbe : 1; /**< Single bit error */
#else
uint64_t sbe : 1;
uint64_t dbe : 1;
uint64_t sbe_ie : 1;
uint64_t dbe_ie : 1;
uint64_t syn : 5;
uint64_t reserved_9_11 : 3;
uint64_t rpe : 1;
uint64_t rpe_ie : 1;
uint64_t reserved_14_15 : 2;
uint64_t iop : 13;
uint64_t reserved_29_31 : 3;
uint64_t iop_ie : 13;
uint64_t reserved_45_63 : 19;
#endif
} s;
struct cvmx_pow_ecc_err_s cn30xx;
struct cvmx_pow_ecc_err_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t rpe_ie : 1; /**< Remote pointer error interrupt enable */
uint64_t rpe : 1; /**< Remote pointer error */
uint64_t reserved_9_11 : 3;
uint64_t syn : 5; /**< Syndrome value (only valid when DBE or SBE is set) */
uint64_t dbe_ie : 1; /**< Double bit error interrupt enable */
uint64_t sbe_ie : 1; /**< Single bit error interrupt enable */
uint64_t dbe : 1; /**< Double bit error */
uint64_t sbe : 1; /**< Single bit error */
#else
uint64_t sbe : 1;
uint64_t dbe : 1;
uint64_t sbe_ie : 1;
uint64_t dbe_ie : 1;
uint64_t syn : 5;
uint64_t reserved_9_11 : 3;
uint64_t rpe : 1;
uint64_t rpe_ie : 1;
uint64_t reserved_14_63 : 50;
#endif
} cn31xx;
struct cvmx_pow_ecc_err_s cn38xx;
struct cvmx_pow_ecc_err_cn31xx cn38xxp2;
struct cvmx_pow_ecc_err_s cn50xx;
struct cvmx_pow_ecc_err_s cn52xx;
struct cvmx_pow_ecc_err_s cn52xxp1;
struct cvmx_pow_ecc_err_s cn56xx;
struct cvmx_pow_ecc_err_s cn56xxp1;
struct cvmx_pow_ecc_err_s cn58xx;
struct cvmx_pow_ecc_err_s cn58xxp1;
} cvmx_pow_ecc_err_t;
/**
* cvmx_pow_int_ctl
*
* POW_INT_CTL = POW Internal Control Register
*
* Contains POW internal control values (for internal use, not typically for customer use):
*
* PFR_DIS = Disable high-performance pre-fetch reset mode.
*
* NBR_THR = Assert ncb__busy when the number of remaining coherent bus NBR credits equals is less
* than or equal to this value.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_int_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t pfr_dis : 1; /**< High-perf pre-fetch reset mode disable */
uint64_t nbr_thr : 5; /**< NBR busy threshold */
#else
uint64_t nbr_thr : 5;
uint64_t pfr_dis : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_pow_int_ctl_s cn30xx;
struct cvmx_pow_int_ctl_s cn31xx;
struct cvmx_pow_int_ctl_s cn38xx;
struct cvmx_pow_int_ctl_s cn38xxp2;
struct cvmx_pow_int_ctl_s cn50xx;
struct cvmx_pow_int_ctl_s cn52xx;
struct cvmx_pow_int_ctl_s cn52xxp1;
struct cvmx_pow_int_ctl_s cn56xx;
struct cvmx_pow_int_ctl_s cn56xxp1;
struct cvmx_pow_int_ctl_s cn58xx;
struct cvmx_pow_int_ctl_s cn58xxp1;
} cvmx_pow_int_ctl_t;
/**
* cvmx_pow_iq_cnt#
*
* POW_IQ_CNTX = POW Input Queue Count Register (1 per QOS level)
*
* Contains a read-only count of the number of work queue entries for each QOS level.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_iq_cntx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t iq_cnt : 32; /**< Input queue count for QOS level X */
#else
uint64_t iq_cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_iq_cntx_s cn30xx;
struct cvmx_pow_iq_cntx_s cn31xx;
struct cvmx_pow_iq_cntx_s cn38xx;
struct cvmx_pow_iq_cntx_s cn38xxp2;
struct cvmx_pow_iq_cntx_s cn50xx;
struct cvmx_pow_iq_cntx_s cn52xx;
struct cvmx_pow_iq_cntx_s cn52xxp1;
struct cvmx_pow_iq_cntx_s cn56xx;
struct cvmx_pow_iq_cntx_s cn56xxp1;
struct cvmx_pow_iq_cntx_s cn58xx;
struct cvmx_pow_iq_cntx_s cn58xxp1;
} cvmx_pow_iq_cntx_t;
/**
* cvmx_pow_iq_com_cnt
*
* POW_IQ_COM_CNT = POW Input Queue Combined Count Register
*
* Contains a read-only count of the total number of work queue entries in all QOS levels.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_iq_com_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t iq_cnt : 32; /**< Input queue combined count */
#else
uint64_t iq_cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_iq_com_cnt_s cn30xx;
struct cvmx_pow_iq_com_cnt_s cn31xx;
struct cvmx_pow_iq_com_cnt_s cn38xx;
struct cvmx_pow_iq_com_cnt_s cn38xxp2;
struct cvmx_pow_iq_com_cnt_s cn50xx;
struct cvmx_pow_iq_com_cnt_s cn52xx;
struct cvmx_pow_iq_com_cnt_s cn52xxp1;
struct cvmx_pow_iq_com_cnt_s cn56xx;
struct cvmx_pow_iq_com_cnt_s cn56xxp1;
struct cvmx_pow_iq_com_cnt_s cn58xx;
struct cvmx_pow_iq_com_cnt_s cn58xxp1;
} cvmx_pow_iq_com_cnt_t;
/**
* cvmx_pow_iq_int
*
* POW_IQ_INT = POW Input Queue Interrupt Register
*
* Contains the bits (1 per QOS level) that can trigger the input queue interrupt. An IQ_INT bit
* will be set if POW_IQ_CNT#QOS# changes and the resulting value is equal to POW_IQ_THR#QOS#.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_iq_int_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t iq_int : 8; /**< Input queue interrupt bits */
#else
uint64_t iq_int : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_pow_iq_int_s cn52xx;
struct cvmx_pow_iq_int_s cn52xxp1;
struct cvmx_pow_iq_int_s cn56xx;
struct cvmx_pow_iq_int_s cn56xxp1;
} cvmx_pow_iq_int_t;
/**
* cvmx_pow_iq_int_en
*
* POW_IQ_INT_EN = POW Input Queue Interrupt Enable Register
*
* Contains the bits (1 per QOS level) that enable the input queue interrupt.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_iq_int_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t int_en : 8; /**< Input queue interrupt enable bits */
#else
uint64_t int_en : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_pow_iq_int_en_s cn52xx;
struct cvmx_pow_iq_int_en_s cn52xxp1;
struct cvmx_pow_iq_int_en_s cn56xx;
struct cvmx_pow_iq_int_en_s cn56xxp1;
} cvmx_pow_iq_int_en_t;
/**
* cvmx_pow_iq_thr#
*
* POW_IQ_THRX = POW Input Queue Threshold Register (1 per QOS level)
*
* Threshold value for triggering input queue interrupts.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_iq_thrx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t iq_thr : 32; /**< Input queue threshold for QOS level X */
#else
uint64_t iq_thr : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_iq_thrx_s cn52xx;
struct cvmx_pow_iq_thrx_s cn52xxp1;
struct cvmx_pow_iq_thrx_s cn56xx;
struct cvmx_pow_iq_thrx_s cn56xxp1;
} cvmx_pow_iq_thrx_t;
/**
* cvmx_pow_nos_cnt
*
* POW_NOS_CNT = POW No-schedule Count Register
*
* Contains the number of work queue entries on the no-schedule list.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_nos_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t nos_cnt : 12; /**< # of work queue entries on the no-schedule list */
#else
uint64_t nos_cnt : 12;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_pow_nos_cnt_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t nos_cnt : 7; /**< # of work queue entries on the no-schedule list */
#else
uint64_t nos_cnt : 7;
uint64_t reserved_7_63 : 57;
#endif
} cn30xx;
struct cvmx_pow_nos_cnt_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t nos_cnt : 9; /**< # of work queue entries on the no-schedule list */
#else
uint64_t nos_cnt : 9;
uint64_t reserved_9_63 : 55;
#endif
} cn31xx;
struct cvmx_pow_nos_cnt_s cn38xx;
struct cvmx_pow_nos_cnt_s cn38xxp2;
struct cvmx_pow_nos_cnt_cn31xx cn50xx;
struct cvmx_pow_nos_cnt_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t nos_cnt : 10; /**< # of work queue entries on the no-schedule list */
#else
uint64_t nos_cnt : 10;
uint64_t reserved_10_63 : 54;
#endif
} cn52xx;
struct cvmx_pow_nos_cnt_cn52xx cn52xxp1;
struct cvmx_pow_nos_cnt_s cn56xx;
struct cvmx_pow_nos_cnt_s cn56xxp1;
struct cvmx_pow_nos_cnt_s cn58xx;
struct cvmx_pow_nos_cnt_s cn58xxp1;
} cvmx_pow_nos_cnt_t;
/**
* cvmx_pow_nw_tim
*
* POW_NW_TIM = POW New Work Timer Period Register
*
* Sets the minimum period for a new work request timeout. Period is specified in n-1 notation
* where the increment value is 1024 clock cycles. Thus, a value of 0x0 in this register translates
* to 1024 cycles, 0x1 translates to 2048 cycles, 0x2 translates to 3072 cycles, etc... Note: the
* maximum period for a new work request timeout is 2 times the minimum period. Note: the new work
* request timeout counter is reset when this register is written.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_nw_tim_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_10_63 : 54;
uint64_t nw_tim : 10; /**< New work timer period */
#else
uint64_t nw_tim : 10;
uint64_t reserved_10_63 : 54;
#endif
} s;
struct cvmx_pow_nw_tim_s cn30xx;
struct cvmx_pow_nw_tim_s cn31xx;
struct cvmx_pow_nw_tim_s cn38xx;
struct cvmx_pow_nw_tim_s cn38xxp2;
struct cvmx_pow_nw_tim_s cn50xx;
struct cvmx_pow_nw_tim_s cn52xx;
struct cvmx_pow_nw_tim_s cn52xxp1;
struct cvmx_pow_nw_tim_s cn56xx;
struct cvmx_pow_nw_tim_s cn56xxp1;
struct cvmx_pow_nw_tim_s cn58xx;
struct cvmx_pow_nw_tim_s cn58xxp1;
} cvmx_pow_nw_tim_t;
/**
* cvmx_pow_pf_rst_msk
*
* POW_PF_RST_MSK = POW Prefetch Reset Mask
*
* Resets the work prefetch engine when work is stored in an internal buffer (either when the add
* work arrives or when the work is reloaded from an external buffer) for an enabled QOS level
* (1 bit per QOS level).
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_pf_rst_msk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t rst_msk : 8; /**< Prefetch engine reset mask */
#else
uint64_t rst_msk : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_pow_pf_rst_msk_s cn50xx;
struct cvmx_pow_pf_rst_msk_s cn52xx;
struct cvmx_pow_pf_rst_msk_s cn52xxp1;
struct cvmx_pow_pf_rst_msk_s cn56xx;
struct cvmx_pow_pf_rst_msk_s cn56xxp1;
struct cvmx_pow_pf_rst_msk_s cn58xx;
struct cvmx_pow_pf_rst_msk_s cn58xxp1;
} cvmx_pow_pf_rst_msk_t;
/**
* cvmx_pow_pp_grp_msk#
*
* POW_PP_GRP_MSKX = POW PP Group Mask Register (1 per PP)
*
* Selects which group(s) a PP belongs to. A '1' in any bit position sets the PP's membership in
* the corresponding group. A value of 0x0 will prevent the PP from receiving new work. Note:
* disabled or non-existent PP's should have this field set to 0xffff (the reset value) in order to
* maximize POW performance.
*
* Also contains the QOS level priorities for each PP. 0x0 is highest priority, and 0x7 the lowest.
* Setting the priority to 0xf will prevent that PP from receiving work from that QOS level.
* Priority values 0x8 through 0xe are reserved and should not be used. For a given PP, priorities
* should begin at 0x0 and remain contiguous throughout the range.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_pp_grp_mskx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t qos7_pri : 4; /**< PPX priority for QOS level 7 */
uint64_t qos6_pri : 4; /**< PPX priority for QOS level 6 */
uint64_t qos5_pri : 4; /**< PPX priority for QOS level 5 */
uint64_t qos4_pri : 4; /**< PPX priority for QOS level 4 */
uint64_t qos3_pri : 4; /**< PPX priority for QOS level 3 */
uint64_t qos2_pri : 4; /**< PPX priority for QOS level 2 */
uint64_t qos1_pri : 4; /**< PPX priority for QOS level 1 */
uint64_t qos0_pri : 4; /**< PPX priority for QOS level 0 */
uint64_t grp_msk : 16; /**< PPX group mask */
#else
uint64_t grp_msk : 16;
uint64_t qos0_pri : 4;
uint64_t qos1_pri : 4;
uint64_t qos2_pri : 4;
uint64_t qos3_pri : 4;
uint64_t qos4_pri : 4;
uint64_t qos5_pri : 4;
uint64_t qos6_pri : 4;
uint64_t qos7_pri : 4;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_pow_pp_grp_mskx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t grp_msk : 16; /**< PPX group mask */
#else
uint64_t grp_msk : 16;
uint64_t reserved_16_63 : 48;
#endif
} cn30xx;
struct cvmx_pow_pp_grp_mskx_cn30xx cn31xx;
struct cvmx_pow_pp_grp_mskx_cn30xx cn38xx;
struct cvmx_pow_pp_grp_mskx_cn30xx cn38xxp2;
struct cvmx_pow_pp_grp_mskx_s cn50xx;
struct cvmx_pow_pp_grp_mskx_s cn52xx;
struct cvmx_pow_pp_grp_mskx_s cn52xxp1;
struct cvmx_pow_pp_grp_mskx_s cn56xx;
struct cvmx_pow_pp_grp_mskx_s cn56xxp1;
struct cvmx_pow_pp_grp_mskx_s cn58xx;
struct cvmx_pow_pp_grp_mskx_s cn58xxp1;
} cvmx_pow_pp_grp_mskx_t;
/**
* cvmx_pow_qos_rnd#
*
* POW_QOS_RNDX = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds)
*
* Contains the round definitions for issuing new work. Each round consists of 8 bits with each bit
* corresponding to a QOS level. There are 4 rounds contained in each register for a total of 32
* rounds. The issue logic traverses through the rounds sequentially (lowest round to highest round)
* in an attempt to find new work for each PP. Within each round, the issue logic traverses through
* the QOS levels sequentially (highest QOS to lowest QOS) skipping over each QOS level with a clear
* bit in the round mask. Note: setting a QOS level to all zeroes in all issue round registers will
* prevent work from being issued from that QOS level.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_qos_rndx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t rnd_p3 : 8; /**< Round mask for round Xx4+3 */
uint64_t rnd_p2 : 8; /**< Round mask for round Xx4+2 */
uint64_t rnd_p1 : 8; /**< Round mask for round Xx4+1 */
uint64_t rnd : 8; /**< Round mask for round Xx4 */
#else
uint64_t rnd : 8;
uint64_t rnd_p1 : 8;
uint64_t rnd_p2 : 8;
uint64_t rnd_p3 : 8;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_qos_rndx_s cn30xx;
struct cvmx_pow_qos_rndx_s cn31xx;
struct cvmx_pow_qos_rndx_s cn38xx;
struct cvmx_pow_qos_rndx_s cn38xxp2;
struct cvmx_pow_qos_rndx_s cn50xx;
struct cvmx_pow_qos_rndx_s cn52xx;
struct cvmx_pow_qos_rndx_s cn52xxp1;
struct cvmx_pow_qos_rndx_s cn56xx;
struct cvmx_pow_qos_rndx_s cn56xxp1;
struct cvmx_pow_qos_rndx_s cn58xx;
struct cvmx_pow_qos_rndx_s cn58xxp1;
} cvmx_pow_qos_rndx_t;
/**
* cvmx_pow_qos_thr#
*
* POW_QOS_THRX = POW QOS Threshold Register (1 per QOS level)
*
* Contains the thresholds for allocating POW internal storage buffers. If the number of remaining
* free buffers drops below the minimum threshold (MIN_THR) or the number of allocated buffers for
* this QOS level rises above the maximum threshold (MAX_THR), future incoming work queue entries
* will be buffered externally rather than internally. This register also contains a read-only count
* of the current number of free buffers (FREE_CNT), the number of internal buffers currently
* allocated to this QOS level (BUF_CNT), and the total number of buffers on the de-schedule list
* (DES_CNT) (which is not the same as the total number of de-scheduled buffers).
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_qos_thrx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_60_63 : 4;
uint64_t des_cnt : 12; /**< # of buffers on de-schedule list */
uint64_t buf_cnt : 12; /**< # of internal buffers allocated to QOS level X */
uint64_t free_cnt : 12; /**< # of total free buffers */
uint64_t reserved_23_23 : 1;
uint64_t max_thr : 11; /**< Max threshold for QOS level X */
uint64_t reserved_11_11 : 1;
uint64_t min_thr : 11; /**< Min threshold for QOS level X */
#else
uint64_t min_thr : 11;
uint64_t reserved_11_11 : 1;
uint64_t max_thr : 11;
uint64_t reserved_23_23 : 1;
uint64_t free_cnt : 12;
uint64_t buf_cnt : 12;
uint64_t des_cnt : 12;
uint64_t reserved_60_63 : 4;
#endif
} s;
struct cvmx_pow_qos_thrx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_55_63 : 9;
uint64_t des_cnt : 7; /**< # of buffers on de-schedule list */
uint64_t reserved_43_47 : 5;
uint64_t buf_cnt : 7; /**< # of internal buffers allocated to QOS level X */
uint64_t reserved_31_35 : 5;
uint64_t free_cnt : 7; /**< # of total free buffers */
uint64_t reserved_18_23 : 6;
uint64_t max_thr : 6; /**< Max threshold for QOS level X */
uint64_t reserved_6_11 : 6;
uint64_t min_thr : 6; /**< Min threshold for QOS level X */
#else
uint64_t min_thr : 6;
uint64_t reserved_6_11 : 6;
uint64_t max_thr : 6;
uint64_t reserved_18_23 : 6;
uint64_t free_cnt : 7;
uint64_t reserved_31_35 : 5;
uint64_t buf_cnt : 7;
uint64_t reserved_43_47 : 5;
uint64_t des_cnt : 7;
uint64_t reserved_55_63 : 9;
#endif
} cn30xx;
struct cvmx_pow_qos_thrx_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_57_63 : 7;
uint64_t des_cnt : 9; /**< # of buffers on de-schedule list */
uint64_t reserved_45_47 : 3;
uint64_t buf_cnt : 9; /**< # of internal buffers allocated to QOS level X */
uint64_t reserved_33_35 : 3;
uint64_t free_cnt : 9; /**< # of total free buffers */
uint64_t reserved_20_23 : 4;
uint64_t max_thr : 8; /**< Max threshold for QOS level X */
uint64_t reserved_8_11 : 4;
uint64_t min_thr : 8; /**< Min threshold for QOS level X */
#else
uint64_t min_thr : 8;
uint64_t reserved_8_11 : 4;
uint64_t max_thr : 8;
uint64_t reserved_20_23 : 4;
uint64_t free_cnt : 9;
uint64_t reserved_33_35 : 3;
uint64_t buf_cnt : 9;
uint64_t reserved_45_47 : 3;
uint64_t des_cnt : 9;
uint64_t reserved_57_63 : 7;
#endif
} cn31xx;
struct cvmx_pow_qos_thrx_s cn38xx;
struct cvmx_pow_qos_thrx_s cn38xxp2;
struct cvmx_pow_qos_thrx_cn31xx cn50xx;
struct cvmx_pow_qos_thrx_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_58_63 : 6;
uint64_t des_cnt : 10; /**< # of buffers on de-schedule list */
uint64_t reserved_46_47 : 2;
uint64_t buf_cnt : 10; /**< # of internal buffers allocated to QOS level X */
uint64_t reserved_34_35 : 2;
uint64_t free_cnt : 10; /**< # of total free buffers */
uint64_t reserved_21_23 : 3;
uint64_t max_thr : 9; /**< Max threshold for QOS level X */
uint64_t reserved_9_11 : 3;
uint64_t min_thr : 9; /**< Min threshold for QOS level X */
#else
uint64_t min_thr : 9;
uint64_t reserved_9_11 : 3;
uint64_t max_thr : 9;
uint64_t reserved_21_23 : 3;
uint64_t free_cnt : 10;
uint64_t reserved_34_35 : 2;
uint64_t buf_cnt : 10;
uint64_t reserved_46_47 : 2;
uint64_t des_cnt : 10;
uint64_t reserved_58_63 : 6;
#endif
} cn52xx;
struct cvmx_pow_qos_thrx_cn52xx cn52xxp1;
struct cvmx_pow_qos_thrx_s cn56xx;
struct cvmx_pow_qos_thrx_s cn56xxp1;
struct cvmx_pow_qos_thrx_s cn58xx;
struct cvmx_pow_qos_thrx_s cn58xxp1;
} cvmx_pow_qos_thrx_t;
/**
* cvmx_pow_ts_pc
*
* POW_TS_PC = POW Tag Switch Performance Counter
*
* Counts the number of tag switch requests. Write to clear.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_ts_pc_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ts_pc : 32; /**< Tag switch performance counter */
#else
uint64_t ts_pc : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_ts_pc_s cn30xx;
struct cvmx_pow_ts_pc_s cn31xx;
struct cvmx_pow_ts_pc_s cn38xx;
struct cvmx_pow_ts_pc_s cn38xxp2;
struct cvmx_pow_ts_pc_s cn50xx;
struct cvmx_pow_ts_pc_s cn52xx;
struct cvmx_pow_ts_pc_s cn52xxp1;
struct cvmx_pow_ts_pc_s cn56xx;
struct cvmx_pow_ts_pc_s cn56xxp1;
struct cvmx_pow_ts_pc_s cn58xx;
struct cvmx_pow_ts_pc_s cn58xxp1;
} cvmx_pow_ts_pc_t;
/**
* cvmx_pow_wa_com_pc
*
* POW_WA_COM_PC = POW Work Add Combined Performance Counter
*
* Counts the number of add new work requests for all QOS levels. Write to clear.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_wa_com_pc_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t wa_pc : 32; /**< Work add combined performance counter */
#else
uint64_t wa_pc : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_wa_com_pc_s cn30xx;
struct cvmx_pow_wa_com_pc_s cn31xx;
struct cvmx_pow_wa_com_pc_s cn38xx;
struct cvmx_pow_wa_com_pc_s cn38xxp2;
struct cvmx_pow_wa_com_pc_s cn50xx;
struct cvmx_pow_wa_com_pc_s cn52xx;
struct cvmx_pow_wa_com_pc_s cn52xxp1;
struct cvmx_pow_wa_com_pc_s cn56xx;
struct cvmx_pow_wa_com_pc_s cn56xxp1;
struct cvmx_pow_wa_com_pc_s cn58xx;
struct cvmx_pow_wa_com_pc_s cn58xxp1;
} cvmx_pow_wa_com_pc_t;
/**
* cvmx_pow_wa_pc#
*
* POW_WA_PCX = POW Work Add Performance Counter (1 per QOS level)
*
* Counts the number of add new work requests for each QOS level. Write to clear.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_wa_pcx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t wa_pc : 32; /**< Work add performance counter for QOS level X */
#else
uint64_t wa_pc : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_wa_pcx_s cn30xx;
struct cvmx_pow_wa_pcx_s cn31xx;
struct cvmx_pow_wa_pcx_s cn38xx;
struct cvmx_pow_wa_pcx_s cn38xxp2;
struct cvmx_pow_wa_pcx_s cn50xx;
struct cvmx_pow_wa_pcx_s cn52xx;
struct cvmx_pow_wa_pcx_s cn52xxp1;
struct cvmx_pow_wa_pcx_s cn56xx;
struct cvmx_pow_wa_pcx_s cn56xxp1;
struct cvmx_pow_wa_pcx_s cn58xx;
struct cvmx_pow_wa_pcx_s cn58xxp1;
} cvmx_pow_wa_pcx_t;
/**
* cvmx_pow_wq_int
*
* POW_WQ_INT = POW Work Queue Interrupt Register
*
* Contains the bits (1 per group) that set work queue interrupts and are used to clear these
* interrupts. Also contains the input queue interrupt temporary disable bits (1 per group). For
* more information regarding this register, see the interrupt section.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_wq_int_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t iq_dis : 16; /**< Input queue interrupt temporary disable mask
Corresponding WQ_INT<*> bit cannot be set due to
IQ_CNT/IQ_THR check when this bit is set.
Corresponding IQ_DIS bit is cleared by HW whenever:
- POW_WQ_INT_CNT*[IQ_CNT] is zero, or
- POW_WQ_INT_CNT*[TC_CNT]==1 when periodic
counter POW_WQ_INT_PC[PC]==0 */
uint64_t wq_int : 16; /**< Work queue interrupt bits
Corresponding WQ_INT bit is set by HW whenever:
- POW_WQ_INT_CNT*[IQ_CNT] >=
POW_WQ_INT_THR*[IQ_THR] and the threshold
interrupt is not disabled.
IQ_DIS<*>==1 disables the interrupt.
POW_WQ_INT_THR*[IQ_THR]==0 disables the int.
- POW_WQ_INT_CNT*[DS_CNT] >=
POW_WQ_INT_THR*[DS_THR] and the threshold
interrupt is not disabled
POW_WQ_INT_THR*[DS_THR]==0 disables the int.
- POW_WQ_INT_CNT*[TC_CNT]==1 when periodic
counter POW_WQ_INT_PC[PC]==0 and
POW_WQ_INT_THR*[TC_EN]==1 and at least one of:
- POW_WQ_INT_CNT*[IQ_CNT] > 0
- POW_WQ_INT_CNT*[DS_CNT] > 0 */
#else
uint64_t wq_int : 16;
uint64_t iq_dis : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_wq_int_s cn30xx;
struct cvmx_pow_wq_int_s cn31xx;
struct cvmx_pow_wq_int_s cn38xx;
struct cvmx_pow_wq_int_s cn38xxp2;
struct cvmx_pow_wq_int_s cn50xx;
struct cvmx_pow_wq_int_s cn52xx;
struct cvmx_pow_wq_int_s cn52xxp1;
struct cvmx_pow_wq_int_s cn56xx;
struct cvmx_pow_wq_int_s cn56xxp1;
struct cvmx_pow_wq_int_s cn58xx;
struct cvmx_pow_wq_int_s cn58xxp1;
} cvmx_pow_wq_int_t;
/**
* cvmx_pow_wq_int_cnt#
*
* POW_WQ_INT_CNTX = POW Work Queue Interrupt Count Register (1 per group)
*
* Contains a read-only copy of the counts used to trigger work queue interrupts. For more
* information regarding this register, see the interrupt section.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_wq_int_cntx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t tc_cnt : 4; /**< Time counter current value for group X
HW sets TC_CNT to POW_WQ_INT_THR*[TC_THR] whenever:
- corresponding POW_WQ_INT_CNT*[IQ_CNT]==0 and
corresponding POW_WQ_INT_CNT*[DS_CNT]==0
- corresponding POW_WQ_INT[WQ_INT<*>] is written
with a 1 by SW
- corresponding POW_WQ_INT[IQ_DIS<*>] is written
with a 1 by SW
- corresponding POW_WQ_INT_THR* is written by SW
- TC_CNT==1 and periodic counter
POW_WQ_INT_PC[PC]==0
Otherwise, HW decrements TC_CNT whenever the
periodic counter POW_WQ_INT_PC[PC]==0.
TC_CNT is 0 whenever POW_WQ_INT_THR*[TC_THR]==0. */
uint64_t ds_cnt : 12; /**< De-schedule executable count for group X */
uint64_t iq_cnt : 12; /**< Input queue executable count for group X */
#else
uint64_t iq_cnt : 12;
uint64_t ds_cnt : 12;
uint64_t tc_cnt : 4;
uint64_t reserved_28_63 : 36;
#endif
} s;
struct cvmx_pow_wq_int_cntx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t tc_cnt : 4; /**< Time counter current value for group X
HW sets TC_CNT to POW_WQ_INT_THR*[TC_THR] whenever:
- corresponding POW_WQ_INT_CNT*[IQ_CNT]==0 and
corresponding POW_WQ_INT_CNT*[DS_CNT]==0
- corresponding POW_WQ_INT[WQ_INT<*>] is written
with a 1 by SW
- corresponding POW_WQ_INT[IQ_DIS<*>] is written
with a 1 by SW
- corresponding POW_WQ_INT_THR* is written by SW
- TC_CNT==1 and periodic counter
POW_WQ_INT_PC[PC]==0
Otherwise, HW decrements TC_CNT whenever the
periodic counter POW_WQ_INT_PC[PC]==0.
TC_CNT is 0 whenever POW_WQ_INT_THR*[TC_THR]==0. */
uint64_t reserved_19_23 : 5;
uint64_t ds_cnt : 7; /**< De-schedule executable count for group X */
uint64_t reserved_7_11 : 5;
uint64_t iq_cnt : 7; /**< Input queue executable count for group X */
#else
uint64_t iq_cnt : 7;
uint64_t reserved_7_11 : 5;
uint64_t ds_cnt : 7;
uint64_t reserved_19_23 : 5;
uint64_t tc_cnt : 4;
uint64_t reserved_28_63 : 36;
#endif
} cn30xx;
struct cvmx_pow_wq_int_cntx_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t tc_cnt : 4; /**< Time counter current value for group X
HW sets TC_CNT to POW_WQ_INT_THR*[TC_THR] whenever:
- corresponding POW_WQ_INT_CNT*[IQ_CNT]==0 and
corresponding POW_WQ_INT_CNT*[DS_CNT]==0
- corresponding POW_WQ_INT[WQ_INT<*>] is written
with a 1 by SW
- corresponding POW_WQ_INT[IQ_DIS<*>] is written
with a 1 by SW
- corresponding POW_WQ_INT_THR* is written by SW
- TC_CNT==1 and periodic counter
POW_WQ_INT_PC[PC]==0
Otherwise, HW decrements TC_CNT whenever the
periodic counter POW_WQ_INT_PC[PC]==0.
TC_CNT is 0 whenever POW_WQ_INT_THR*[TC_THR]==0. */
uint64_t reserved_21_23 : 3;
uint64_t ds_cnt : 9; /**< De-schedule executable count for group X */
uint64_t reserved_9_11 : 3;
uint64_t iq_cnt : 9; /**< Input queue executable count for group X */
#else
uint64_t iq_cnt : 9;
uint64_t reserved_9_11 : 3;
uint64_t ds_cnt : 9;
uint64_t reserved_21_23 : 3;
uint64_t tc_cnt : 4;
uint64_t reserved_28_63 : 36;
#endif
} cn31xx;
struct cvmx_pow_wq_int_cntx_s cn38xx;
struct cvmx_pow_wq_int_cntx_s cn38xxp2;
struct cvmx_pow_wq_int_cntx_cn31xx cn50xx;
struct cvmx_pow_wq_int_cntx_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_28_63 : 36;
uint64_t tc_cnt : 4; /**< Time counter current value for group X
HW sets TC_CNT to POW_WQ_INT_THR*[TC_THR] whenever:
- corresponding POW_WQ_INT_CNT*[IQ_CNT]==0 and
corresponding POW_WQ_INT_CNT*[DS_CNT]==0
- corresponding POW_WQ_INT[WQ_INT<*>] is written
with a 1 by SW
- corresponding POW_WQ_INT[IQ_DIS<*>] is written
with a 1 by SW
- corresponding POW_WQ_INT_THR* is written by SW
- TC_CNT==1 and periodic counter
POW_WQ_INT_PC[PC]==0
Otherwise, HW decrements TC_CNT whenever the
periodic counter POW_WQ_INT_PC[PC]==0.
TC_CNT is 0 whenever POW_WQ_INT_THR*[TC_THR]==0. */
uint64_t reserved_22_23 : 2;
uint64_t ds_cnt : 10; /**< De-schedule executable count for group X */
uint64_t reserved_10_11 : 2;
uint64_t iq_cnt : 10; /**< Input queue executable count for group X */
#else
uint64_t iq_cnt : 10;
uint64_t reserved_10_11 : 2;
uint64_t ds_cnt : 10;
uint64_t reserved_22_23 : 2;
uint64_t tc_cnt : 4;
uint64_t reserved_28_63 : 36;
#endif
} cn52xx;
struct cvmx_pow_wq_int_cntx_cn52xx cn52xxp1;
struct cvmx_pow_wq_int_cntx_s cn56xx;
struct cvmx_pow_wq_int_cntx_s cn56xxp1;
struct cvmx_pow_wq_int_cntx_s cn58xx;
struct cvmx_pow_wq_int_cntx_s cn58xxp1;
} cvmx_pow_wq_int_cntx_t;
/**
* cvmx_pow_wq_int_pc
*
* POW_WQ_INT_PC = POW Work Queue Interrupt Periodic Counter Register
*
* Contains the threshold value for the work queue interrupt periodic counter and also a read-only
* copy of the periodic counter. For more information regarding this register, see the interrupt
* section.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_wq_int_pc_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_60_63 : 4;
uint64_t pc : 28; /**< Work queue interrupt periodic counter */
uint64_t reserved_28_31 : 4;
uint64_t pc_thr : 20; /**< Work queue interrupt periodic counter threshold */
uint64_t reserved_0_7 : 8;
#else
uint64_t reserved_0_7 : 8;
uint64_t pc_thr : 20;
uint64_t reserved_28_31 : 4;
uint64_t pc : 28;
uint64_t reserved_60_63 : 4;
#endif
} s;
struct cvmx_pow_wq_int_pc_s cn30xx;
struct cvmx_pow_wq_int_pc_s cn31xx;
struct cvmx_pow_wq_int_pc_s cn38xx;
struct cvmx_pow_wq_int_pc_s cn38xxp2;
struct cvmx_pow_wq_int_pc_s cn50xx;
struct cvmx_pow_wq_int_pc_s cn52xx;
struct cvmx_pow_wq_int_pc_s cn52xxp1;
struct cvmx_pow_wq_int_pc_s cn56xx;
struct cvmx_pow_wq_int_pc_s cn56xxp1;
struct cvmx_pow_wq_int_pc_s cn58xx;
struct cvmx_pow_wq_int_pc_s cn58xxp1;
} cvmx_pow_wq_int_pc_t;
/**
* cvmx_pow_wq_int_thr#
*
* POW_WQ_INT_THRX = POW Work Queue Interrupt Threshold Register (1 per group)
*
* Contains the thresholds for enabling and setting work queue interrupts. For more information
* regarding this register, see the interrupt section.
*
* Note: Up to 4 of the POW's internal storage buffers can be allocated for hardware use and are
* therefore not available for incoming work queue entries. Additionally, any PP that is not in the
* NULL_NULL state consumes a buffer. Thus in a 4 PP system, it is not advisable to set either
* IQ_THR or DS_THR to greater than 512 - 4 - 4 = 504. Doing so may prevent the interrupt from
* ever triggering.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_wq_int_thrx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t tc_en : 1; /**< Time counter interrupt enable for group X
TC_EN must be zero when TC_THR==0 */
uint64_t tc_thr : 4; /**< Time counter interrupt threshold for group X
When TC_THR==0, POW_WQ_INT_CNT*[TC_CNT] is zero */
uint64_t reserved_23_23 : 1;
uint64_t ds_thr : 11; /**< De-schedule count threshold for group X
DS_THR==0 disables the threshold interrupt */
uint64_t reserved_11_11 : 1;
uint64_t iq_thr : 11; /**< Input queue count threshold for group X
IQ_THR==0 disables the threshold interrupt */
#else
uint64_t iq_thr : 11;
uint64_t reserved_11_11 : 1;
uint64_t ds_thr : 11;
uint64_t reserved_23_23 : 1;
uint64_t tc_thr : 4;
uint64_t tc_en : 1;
uint64_t reserved_29_63 : 35;
#endif
} s;
struct cvmx_pow_wq_int_thrx_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t tc_en : 1; /**< Time counter interrupt enable for group X
TC_EN must be zero when TC_THR==0 */
uint64_t tc_thr : 4; /**< Time counter interrupt threshold for group X
When TC_THR==0, POW_WQ_INT_CNT*[TC_CNT] is zero */
uint64_t reserved_18_23 : 6;
uint64_t ds_thr : 6; /**< De-schedule count threshold for group X
DS_THR==0 disables the threshold interrupt */
uint64_t reserved_6_11 : 6;
uint64_t iq_thr : 6; /**< Input queue count threshold for group X
IQ_THR==0 disables the threshold interrupt */
#else
uint64_t iq_thr : 6;
uint64_t reserved_6_11 : 6;
uint64_t ds_thr : 6;
uint64_t reserved_18_23 : 6;
uint64_t tc_thr : 4;
uint64_t tc_en : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn30xx;
struct cvmx_pow_wq_int_thrx_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t tc_en : 1; /**< Time counter interrupt enable for group X
TC_EN must be zero when TC_THR==0 */
uint64_t tc_thr : 4; /**< Time counter interrupt threshold for group X
When TC_THR==0, POW_WQ_INT_CNT*[TC_CNT] is zero */
uint64_t reserved_20_23 : 4;
uint64_t ds_thr : 8; /**< De-schedule count threshold for group X
DS_THR==0 disables the threshold interrupt */
uint64_t reserved_8_11 : 4;
uint64_t iq_thr : 8; /**< Input queue count threshold for group X
IQ_THR==0 disables the threshold interrupt */
#else
uint64_t iq_thr : 8;
uint64_t reserved_8_11 : 4;
uint64_t ds_thr : 8;
uint64_t reserved_20_23 : 4;
uint64_t tc_thr : 4;
uint64_t tc_en : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn31xx;
struct cvmx_pow_wq_int_thrx_s cn38xx;
struct cvmx_pow_wq_int_thrx_s cn38xxp2;
struct cvmx_pow_wq_int_thrx_cn31xx cn50xx;
struct cvmx_pow_wq_int_thrx_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_29_63 : 35;
uint64_t tc_en : 1; /**< Time counter interrupt enable for group X
TC_EN must be zero when TC_THR==0 */
uint64_t tc_thr : 4; /**< Time counter interrupt threshold for group X
When TC_THR==0, POW_WQ_INT_CNT*[TC_CNT] is zero */
uint64_t reserved_21_23 : 3;
uint64_t ds_thr : 9; /**< De-schedule count threshold for group X
DS_THR==0 disables the threshold interrupt */
uint64_t reserved_9_11 : 3;
uint64_t iq_thr : 9; /**< Input queue count threshold for group X
IQ_THR==0 disables the threshold interrupt */
#else
uint64_t iq_thr : 9;
uint64_t reserved_9_11 : 3;
uint64_t ds_thr : 9;
uint64_t reserved_21_23 : 3;
uint64_t tc_thr : 4;
uint64_t tc_en : 1;
uint64_t reserved_29_63 : 35;
#endif
} cn52xx;
struct cvmx_pow_wq_int_thrx_cn52xx cn52xxp1;
struct cvmx_pow_wq_int_thrx_s cn56xx;
struct cvmx_pow_wq_int_thrx_s cn56xxp1;
struct cvmx_pow_wq_int_thrx_s cn58xx;
struct cvmx_pow_wq_int_thrx_s cn58xxp1;
} cvmx_pow_wq_int_thrx_t;
/**
* cvmx_pow_ws_pc#
*
* POW_WS_PCX = POW Work Schedule Performance Counter (1 per group)
*
* Counts the number of work schedules for each group. Write to clear.
*/
typedef union
{
uint64_t u64;
struct cvmx_pow_ws_pcx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t ws_pc : 32; /**< Work schedule performance counter for group X */
#else
uint64_t ws_pc : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_pow_ws_pcx_s cn30xx;
struct cvmx_pow_ws_pcx_s cn31xx;
struct cvmx_pow_ws_pcx_s cn38xx;
struct cvmx_pow_ws_pcx_s cn38xxp2;
struct cvmx_pow_ws_pcx_s cn50xx;
struct cvmx_pow_ws_pcx_s cn52xx;
struct cvmx_pow_ws_pcx_s cn52xxp1;
struct cvmx_pow_ws_pcx_s cn56xx;
struct cvmx_pow_ws_pcx_s cn56xxp1;
struct cvmx_pow_ws_pcx_s cn58xx;
struct cvmx_pow_ws_pcx_s cn58xxp1;
} cvmx_pow_ws_pcx_t;
/**
* cvmx_rad_mem_debug0
*
* Notes:
* This CSR is a memory of 32 entries, and thus, the RAD_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_mem_debug0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t iword : 64; /**< IWord */
#else
uint64_t iword : 64;
#endif
} s;
struct cvmx_rad_mem_debug0_s cn52xx;
struct cvmx_rad_mem_debug0_s cn52xxp1;
struct cvmx_rad_mem_debug0_s cn56xx;
struct cvmx_rad_mem_debug0_s cn56xxp1;
} cvmx_rad_mem_debug0_t;
/**
* cvmx_rad_mem_debug1
*
* Notes:
* This CSR is a memory of 256 entries, and thus, the RAD_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_mem_debug1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t p_dat : 64; /**< P data */
#else
uint64_t p_dat : 64;
#endif
} s;
struct cvmx_rad_mem_debug1_s cn52xx;
struct cvmx_rad_mem_debug1_s cn52xxp1;
struct cvmx_rad_mem_debug1_s cn56xx;
struct cvmx_rad_mem_debug1_s cn56xxp1;
} cvmx_rad_mem_debug1_t;
/**
* cvmx_rad_mem_debug2
*
* Notes:
* This CSR is a memory of 256 entries, and thus, the RAD_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed. A read of any entry that has not been
* previously written is illegal and will result in unpredictable CSR read data.
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_mem_debug2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t q_dat : 64; /**< Q data */
#else
uint64_t q_dat : 64;
#endif
} s;
struct cvmx_rad_mem_debug2_s cn52xx;
struct cvmx_rad_mem_debug2_s cn52xxp1;
struct cvmx_rad_mem_debug2_s cn56xx;
struct cvmx_rad_mem_debug2_s cn56xxp1;
} cvmx_rad_mem_debug2_t;
/**
* cvmx_rad_reg_bist_result
*
* Notes:
* Access to the internal BiST results
* Each bit is the BiST result of an individual memory (per bit, 0=pass and 1=fail).
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_bist_result_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t sta : 1; /**< BiST result of the STA memories */
uint64_t ncb_oub : 1; /**< BiST result of the NCB_OUB memories */
uint64_t ncb_inb : 2; /**< BiST result of the NCB_INB memories */
uint64_t dat : 2; /**< BiST result of the DAT memories */
#else
uint64_t dat : 2;
uint64_t ncb_inb : 2;
uint64_t ncb_oub : 1;
uint64_t sta : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_rad_reg_bist_result_s cn52xx;
struct cvmx_rad_reg_bist_result_s cn52xxp1;
struct cvmx_rad_reg_bist_result_s cn56xx;
struct cvmx_rad_reg_bist_result_s cn56xxp1;
} cvmx_rad_reg_bist_result_t;
/**
* cvmx_rad_reg_cmd_buf
*
* Notes:
* Sets the command buffer parameters
* The size of the command buffer segments is measured in uint64s. The pool specifies 1 of 8 free
* lists to be used when freeing command buffer segments. The PTR field is overwritten with the next
* pointer each time that the command buffer segment is exhausted.
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_cmd_buf_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_58_63 : 6;
uint64_t dwb : 9; /**< Number of DontWriteBacks */
uint64_t pool : 3; /**< Free list used to free command buffer segments */
uint64_t size : 13; /**< Number of uint64s per command buffer segment */
uint64_t ptr : 33; /**< Initial command buffer pointer[39:7] (128B-aligned) */
#else
uint64_t ptr : 33;
uint64_t size : 13;
uint64_t pool : 3;
uint64_t dwb : 9;
uint64_t reserved_58_63 : 6;
#endif
} s;
struct cvmx_rad_reg_cmd_buf_s cn52xx;
struct cvmx_rad_reg_cmd_buf_s cn52xxp1;
struct cvmx_rad_reg_cmd_buf_s cn56xx;
struct cvmx_rad_reg_cmd_buf_s cn56xxp1;
} cvmx_rad_reg_cmd_buf_t;
/**
* cvmx_rad_reg_ctl
*
* Notes:
* MAX_READ is a throttle to control NCB usage. Values >8 are illegal.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t max_read : 4; /**< Maximum number of outstanding data read commands */
uint64_t store_le : 1; /**< Force STORE0 byte write address to little endian */
uint64_t reset : 1; /**< Reset oneshot pulse (lasts for 4 cycles) */
#else
uint64_t reset : 1;
uint64_t store_le : 1;
uint64_t max_read : 4;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_rad_reg_ctl_s cn52xx;
struct cvmx_rad_reg_ctl_s cn52xxp1;
struct cvmx_rad_reg_ctl_s cn56xx;
struct cvmx_rad_reg_ctl_s cn56xxp1;
} cvmx_rad_reg_ctl_t;
/**
* cvmx_rad_reg_debug0
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_57_63 : 7;
uint64_t loop : 25; /**< Loop offset */
uint64_t reserved_22_31 : 10;
uint64_t iridx : 6; /**< IWords read index */
uint64_t reserved_14_15 : 2;
uint64_t iwidx : 6; /**< IWords write index */
uint64_t owordqv : 1; /**< Valid for OWORDQ */
uint64_t owordpv : 1; /**< Valid for OWORDP */
uint64_t commit : 1; /**< Waiting for write commit */
uint64_t state : 5; /**< Main state */
#else
uint64_t state : 5;
uint64_t commit : 1;
uint64_t owordpv : 1;
uint64_t owordqv : 1;
uint64_t iwidx : 6;
uint64_t reserved_14_15 : 2;
uint64_t iridx : 6;
uint64_t reserved_22_31 : 10;
uint64_t loop : 25;
uint64_t reserved_57_63 : 7;
#endif
} s;
struct cvmx_rad_reg_debug0_s cn52xx;
struct cvmx_rad_reg_debug0_s cn52xxp1;
struct cvmx_rad_reg_debug0_s cn56xx;
struct cvmx_rad_reg_debug0_s cn56xxp1;
} cvmx_rad_reg_debug0_t;
/**
* cvmx_rad_reg_debug1
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t cword : 64; /**< CWord */
#else
uint64_t cword : 64;
#endif
} s;
struct cvmx_rad_reg_debug1_s cn52xx;
struct cvmx_rad_reg_debug1_s cn52xxp1;
struct cvmx_rad_reg_debug1_s cn56xx;
struct cvmx_rad_reg_debug1_s cn56xxp1;
} cvmx_rad_reg_debug1_t;
/**
* cvmx_rad_reg_debug10
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug10_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t flags : 8; /**< OCTL flags */
uint64_t size : 16; /**< OCTL size (bytes) */
uint64_t ptr : 40; /**< OCTL pointer */
#else
uint64_t ptr : 40;
uint64_t size : 16;
uint64_t flags : 8;
#endif
} s;
struct cvmx_rad_reg_debug10_s cn52xx;
struct cvmx_rad_reg_debug10_s cn52xxp1;
struct cvmx_rad_reg_debug10_s cn56xx;
struct cvmx_rad_reg_debug10_s cn56xxp1;
} cvmx_rad_reg_debug10_t;
/**
* cvmx_rad_reg_debug11
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug11_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t q : 1; /**< OCTL q flag */
uint64_t p : 1; /**< OCTL p flag */
uint64_t wc : 1; /**< OCTL write commit flag */
uint64_t eod : 1; /**< OCTL eod flag */
uint64_t sod : 1; /**< OCTL sod flag */
uint64_t index : 8; /**< OCTL index */
#else
uint64_t index : 8;
uint64_t sod : 1;
uint64_t eod : 1;
uint64_t wc : 1;
uint64_t p : 1;
uint64_t q : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_rad_reg_debug11_s cn52xx;
struct cvmx_rad_reg_debug11_s cn52xxp1;
struct cvmx_rad_reg_debug11_s cn56xx;
struct cvmx_rad_reg_debug11_s cn56xxp1;
} cvmx_rad_reg_debug11_t;
/**
* cvmx_rad_reg_debug12
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug12_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t asserts : 15; /**< Various assertion checks */
#else
uint64_t asserts : 15;
uint64_t reserved_15_63 : 49;
#endif
} s;
struct cvmx_rad_reg_debug12_s cn52xx;
struct cvmx_rad_reg_debug12_s cn52xxp1;
struct cvmx_rad_reg_debug12_s cn56xx;
struct cvmx_rad_reg_debug12_s cn56xxp1;
} cvmx_rad_reg_debug12_t;
/**
* cvmx_rad_reg_debug2
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t owordp : 64; /**< OWordP */
#else
uint64_t owordp : 64;
#endif
} s;
struct cvmx_rad_reg_debug2_s cn52xx;
struct cvmx_rad_reg_debug2_s cn52xxp1;
struct cvmx_rad_reg_debug2_s cn56xx;
struct cvmx_rad_reg_debug2_s cn56xxp1;
} cvmx_rad_reg_debug2_t;
/**
* cvmx_rad_reg_debug3
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t owordq : 64; /**< OWordQ */
#else
uint64_t owordq : 64;
#endif
} s;
struct cvmx_rad_reg_debug3_s cn52xx;
struct cvmx_rad_reg_debug3_s cn52xxp1;
struct cvmx_rad_reg_debug3_s cn56xx;
struct cvmx_rad_reg_debug3_s cn56xxp1;
} cvmx_rad_reg_debug3_t;
/**
* cvmx_rad_reg_debug4
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t rword : 64; /**< RWord */
#else
uint64_t rword : 64;
#endif
} s;
struct cvmx_rad_reg_debug4_s cn52xx;
struct cvmx_rad_reg_debug4_s cn52xxp1;
struct cvmx_rad_reg_debug4_s cn56xx;
struct cvmx_rad_reg_debug4_s cn56xxp1;
} cvmx_rad_reg_debug4_t;
/**
* cvmx_rad_reg_debug5
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_53_63 : 11;
uint64_t niropc7 : 3; /**< NCBI ropc (stage7 grant) */
uint64_t nirque7 : 2; /**< NCBI rque (stage7 grant) */
uint64_t nirval7 : 5; /**< NCBI rval (stage7 grant) */
uint64_t niropc6 : 3; /**< NCBI ropc (stage6 arb) */
uint64_t nirque6 : 2; /**< NCBI rque (stage6 arb) */
uint64_t nirarb6 : 1; /**< NCBI rarb (stage6 arb) */
uint64_t nirval6 : 5; /**< NCBI rval (stage6 arb) */
uint64_t niridx1 : 4; /**< NCBI ridx1 */
uint64_t niwidx1 : 4; /**< NCBI widx1 */
uint64_t niridx0 : 4; /**< NCBI ridx0 */
uint64_t niwidx0 : 4; /**< NCBI widx0 */
uint64_t wccreds : 2; /**< WC credits */
uint64_t fpacreds : 2; /**< POW credits */
uint64_t reserved_10_11 : 2;
uint64_t powcreds : 2; /**< POW credits */
uint64_t n1creds : 4; /**< NCBI1 credits */
uint64_t n0creds : 4; /**< NCBI0 credits */
#else
uint64_t n0creds : 4;
uint64_t n1creds : 4;
uint64_t powcreds : 2;
uint64_t reserved_10_11 : 2;
uint64_t fpacreds : 2;
uint64_t wccreds : 2;
uint64_t niwidx0 : 4;
uint64_t niridx0 : 4;
uint64_t niwidx1 : 4;
uint64_t niridx1 : 4;
uint64_t nirval6 : 5;
uint64_t nirarb6 : 1;
uint64_t nirque6 : 2;
uint64_t niropc6 : 3;
uint64_t nirval7 : 5;
uint64_t nirque7 : 2;
uint64_t niropc7 : 3;
uint64_t reserved_53_63 : 11;
#endif
} s;
struct cvmx_rad_reg_debug5_s cn52xx;
struct cvmx_rad_reg_debug5_s cn52xxp1;
struct cvmx_rad_reg_debug5_s cn56xx;
struct cvmx_rad_reg_debug5_s cn56xxp1;
} cvmx_rad_reg_debug5_t;
/**
* cvmx_rad_reg_debug6
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t cnt : 8; /**< CCTL count[7:0] (bytes) */
uint64_t size : 16; /**< CCTL size (bytes) */
uint64_t ptr : 40; /**< CCTL pointer */
#else
uint64_t ptr : 40;
uint64_t size : 16;
uint64_t cnt : 8;
#endif
} s;
struct cvmx_rad_reg_debug6_s cn52xx;
struct cvmx_rad_reg_debug6_s cn52xxp1;
struct cvmx_rad_reg_debug6_s cn56xx;
struct cvmx_rad_reg_debug6_s cn56xxp1;
} cvmx_rad_reg_debug6_t;
/**
* cvmx_rad_reg_debug7
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug7_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t cnt : 15; /**< CCTL count[22:8] (bytes) */
#else
uint64_t cnt : 15;
uint64_t reserved_15_63 : 49;
#endif
} s;
struct cvmx_rad_reg_debug7_s cn52xx;
struct cvmx_rad_reg_debug7_s cn52xxp1;
struct cvmx_rad_reg_debug7_s cn56xx;
struct cvmx_rad_reg_debug7_s cn56xxp1;
} cvmx_rad_reg_debug7_t;
/**
* cvmx_rad_reg_debug8
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug8_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t flags : 8; /**< ICTL flags */
uint64_t size : 16; /**< ICTL size (bytes) */
uint64_t ptr : 40; /**< ICTL pointer */
#else
uint64_t ptr : 40;
uint64_t size : 16;
uint64_t flags : 8;
#endif
} s;
struct cvmx_rad_reg_debug8_s cn52xx;
struct cvmx_rad_reg_debug8_s cn52xxp1;
struct cvmx_rad_reg_debug8_s cn56xx;
struct cvmx_rad_reg_debug8_s cn56xxp1;
} cvmx_rad_reg_debug8_t;
/**
* cvmx_rad_reg_debug9
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_debug9_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t eod : 1; /**< ICTL eod flag */
uint64_t ini : 1; /**< ICTL init flag */
uint64_t q : 1; /**< ICTL q enable */
uint64_t p : 1; /**< ICTL p enable */
uint64_t mul : 8; /**< ICTL multiplier */
uint64_t index : 8; /**< ICTL index */
#else
uint64_t index : 8;
uint64_t mul : 8;
uint64_t p : 1;
uint64_t q : 1;
uint64_t ini : 1;
uint64_t eod : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_rad_reg_debug9_s cn52xx;
struct cvmx_rad_reg_debug9_s cn52xxp1;
struct cvmx_rad_reg_debug9_s cn56xx;
struct cvmx_rad_reg_debug9_s cn56xxp1;
} cvmx_rad_reg_debug9_t;
/**
* cvmx_rad_reg_error
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_error_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t doorbell : 1; /**< A doorbell count has overflowed */
#else
uint64_t doorbell : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_rad_reg_error_s cn52xx;
struct cvmx_rad_reg_error_s cn52xxp1;
struct cvmx_rad_reg_error_s cn56xx;
struct cvmx_rad_reg_error_s cn56xxp1;
} cvmx_rad_reg_error_t;
/**
* cvmx_rad_reg_int_mask
*
* Notes:
* When a mask bit is set, the corresponding interrupt is enabled.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_int_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t doorbell : 1; /**< Bit mask corresponding to RAD_REG_ERROR[0] above */
#else
uint64_t doorbell : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_rad_reg_int_mask_s cn52xx;
struct cvmx_rad_reg_int_mask_s cn52xxp1;
struct cvmx_rad_reg_int_mask_s cn56xx;
struct cvmx_rad_reg_int_mask_s cn56xxp1;
} cvmx_rad_reg_int_mask_t;
/**
* cvmx_rad_reg_polynomial
*
* Notes:
* The polynomial is x^8 + C7*x^7 + C6*x^6 + C5*x^5 + C4*x^4 + C3*x^3 + C2*x^2 + C1*x^1 + C0.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_polynomial_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t coeffs : 8; /**< coefficients of GF(2^8) irreducible polynomial */
#else
uint64_t coeffs : 8;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_rad_reg_polynomial_s cn52xx;
struct cvmx_rad_reg_polynomial_s cn52xxp1;
struct cvmx_rad_reg_polynomial_s cn56xx;
struct cvmx_rad_reg_polynomial_s cn56xxp1;
} cvmx_rad_reg_polynomial_t;
/**
* cvmx_rad_reg_read_idx
*
* Notes:
* Provides the read index during a CSR read operation to any of the CSRs that are physically stored
* as memories. The names of these CSRs begin with the prefix "RAD_MEM_".
* IDX[15:0] is the read index. INC[15:0] is an increment that is added to IDX[15:0] after any CSR read.
* The intended use is to initially write this CSR such that IDX=0 and INC=1. Then, the entire
* contents of a CSR memory can be read with consecutive CSR read commands.
*/
typedef union
{
uint64_t u64;
struct cvmx_rad_reg_read_idx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t inc : 16; /**< Increment to add to current index for next index */
uint64_t index : 16; /**< Index to use for next memory CSR read */
#else
uint64_t index : 16;
uint64_t inc : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_rad_reg_read_idx_s cn52xx;
struct cvmx_rad_reg_read_idx_s cn52xxp1;
struct cvmx_rad_reg_read_idx_s cn56xx;
struct cvmx_rad_reg_read_idx_s cn56xxp1;
} cvmx_rad_reg_read_idx_t;
/**
* cvmx_rnm_bist_status
*
* RNM_BIST_STATUS = RNM's BIST Status Register
*
* The RNM's Memory Bist Status register.
*/
typedef union
{
uint64_t u64;
struct cvmx_rnm_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t rrc : 1; /**< Status of RRC block bist. */
uint64_t mem : 1; /**< Status of MEM block bist. */
#else
uint64_t mem : 1;
uint64_t rrc : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_rnm_bist_status_s cn30xx;
struct cvmx_rnm_bist_status_s cn31xx;
struct cvmx_rnm_bist_status_s cn38xx;
struct cvmx_rnm_bist_status_s cn38xxp2;
struct cvmx_rnm_bist_status_s cn50xx;
struct cvmx_rnm_bist_status_s cn52xx;
struct cvmx_rnm_bist_status_s cn52xxp1;
struct cvmx_rnm_bist_status_s cn56xx;
struct cvmx_rnm_bist_status_s cn56xxp1;
struct cvmx_rnm_bist_status_s cn58xx;
struct cvmx_rnm_bist_status_s cn58xxp1;
} cvmx_rnm_bist_status_t;
/**
* cvmx_rnm_ctl_status
*
* RNM_CTL_STATUS = RNM's Control/Status Register
*
* The RNM's interrupt enable register.
*/
typedef union
{
uint64_t u64;
struct cvmx_rnm_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t ent_sel : 4; /**< ? */
uint64_t exp_ent : 1; /**< Exported entropy enable for random number generator */
uint64_t rng_rst : 1; /**< Reset RNG as core reset. */
uint64_t rnm_rst : 1; /**< Reset the RNM as core reset except for register
logic. */
uint64_t rng_en : 1; /**< Enable the output of the RNG. */
uint64_t ent_en : 1; /**< Entropy enable for random number generator. */
#else
uint64_t ent_en : 1;
uint64_t rng_en : 1;
uint64_t rnm_rst : 1;
uint64_t rng_rst : 1;
uint64_t exp_ent : 1;
uint64_t ent_sel : 4;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_rnm_ctl_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t rng_rst : 1; /**< Reset RNG as core reset. */
uint64_t rnm_rst : 1; /**< Reset the RNM as core reset except for register
logic. */
uint64_t rng_en : 1; /**< Enable the output of the RNG. */
uint64_t ent_en : 1; /**< Entropy enable for random number generator. */
#else
uint64_t ent_en : 1;
uint64_t rng_en : 1;
uint64_t rnm_rst : 1;
uint64_t rng_rst : 1;
uint64_t reserved_4_63 : 60;
#endif
} cn30xx;
struct cvmx_rnm_ctl_status_cn30xx cn31xx;
struct cvmx_rnm_ctl_status_cn30xx cn38xx;
struct cvmx_rnm_ctl_status_cn30xx cn38xxp2;
struct cvmx_rnm_ctl_status_s cn50xx;
struct cvmx_rnm_ctl_status_s cn52xx;
struct cvmx_rnm_ctl_status_s cn52xxp1;
struct cvmx_rnm_ctl_status_s cn56xx;
struct cvmx_rnm_ctl_status_s cn56xxp1;
struct cvmx_rnm_ctl_status_s cn58xx;
struct cvmx_rnm_ctl_status_s cn58xxp1;
} cvmx_rnm_ctl_status_t;
/**
* cvmx_smi#_clk
*
* SMI_CLK = Clock Control Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_smix_clk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_25_63 : 39;
uint64_t mode : 1; /**< IEEE operating mode
0=Clause 22 complient
1=Clause 45 complient */
uint64_t reserved_21_23 : 3;
uint64_t sample_hi : 5; /**< When to sample read data (extended bits) */
uint64_t sample_mode : 1; /**< Read Data sampling mode
According to the 802.3 spec, on reads, the STA
transitions MDC and the PHY drives MDIO with
some delay relative to that edge. This is edge1.
The STA then samples MDIO on the next rising edge
of MDC. This is edge2. Octeon can sample the
read data relative to either edge.
0=[SAMPLE_HI,SAMPLE] specify the sample time
relative to edge2
1=[SAMPLE_HI,SAMPLE] specify the sample time
relative to edge1 */
uint64_t reserved_14_14 : 1;
uint64_t clk_idle : 1; /**< Do not toggle MDC on idle cycles */
uint64_t preamble : 1; /**< Send PREAMBLE on SMI transacton */
uint64_t sample : 4; /**< When to sample read data
(number of eclks after the rising edge of mdc)
( [SAMPLE_HI,SAMPLE] > 1 )
( [SAMPLE_HI, SAMPLE] + 3 <= 2*PHASE ) */
uint64_t phase : 8; /**< MDC Clock Phase
(number of eclks that make up an mdc phase)
(PHASE > 2) */
#else
uint64_t phase : 8;
uint64_t sample : 4;
uint64_t preamble : 1;
uint64_t clk_idle : 1;
uint64_t reserved_14_14 : 1;
uint64_t sample_mode : 1;
uint64_t sample_hi : 5;
uint64_t reserved_21_23 : 3;
uint64_t mode : 1;
uint64_t reserved_25_63 : 39;
#endif
} s;
struct cvmx_smix_clk_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_21_63 : 43;
uint64_t sample_hi : 5; /**< When to sample read data (extended bits) */
uint64_t sample_mode : 1; /**< Read Data sampling mode
According to the 802.3 spec, on reads, the STA
transitions MDC and the PHY drives MDIO with
some delay relative to that edge. This is edge1.
The STA then samples MDIO on the next rising edge
of MDC. This is edge2. Octeon can sample the
read data relative to either edge.
0=[SAMPLE_HI,SAMPLE] specify the sample time
relative to edge2
1=[SAMPLE_HI,SAMPLE] specify the sample time
relative to edge1 */
uint64_t reserved_14_14 : 1;
uint64_t clk_idle : 1; /**< Do not toggle MDC on idle cycles */
uint64_t preamble : 1; /**< Send PREAMBLE on SMI transacton */
uint64_t sample : 4; /**< When to sample read data
(number of eclks after the rising edge of mdc)
( [SAMPLE_HI,SAMPLE] > 1 )
( [SAMPLE_HI, SAMPLE] + 3 <= 2*PHASE ) */
uint64_t phase : 8; /**< MDC Clock Phase
(number of eclks that make up an mdc phase)
(PHASE > 2) */
#else
uint64_t phase : 8;
uint64_t sample : 4;
uint64_t preamble : 1;
uint64_t clk_idle : 1;
uint64_t reserved_14_14 : 1;
uint64_t sample_mode : 1;
uint64_t sample_hi : 5;
uint64_t reserved_21_63 : 43;
#endif
} cn30xx;
struct cvmx_smix_clk_cn30xx cn31xx;
struct cvmx_smix_clk_cn30xx cn38xx;
struct cvmx_smix_clk_cn30xx cn38xxp2;
struct cvmx_smix_clk_s cn50xx;
struct cvmx_smix_clk_s cn52xx;
struct cvmx_smix_clk_s cn52xxp1;
struct cvmx_smix_clk_s cn56xx;
struct cvmx_smix_clk_s cn56xxp1;
struct cvmx_smix_clk_cn30xx cn58xx;
struct cvmx_smix_clk_cn30xx cn58xxp1;
} cvmx_smix_clk_t;
/**
* cvmx_smi#_cmd
*
* SMI_CMD = Force a Read/Write command to the PHY
*
*
* Notes:
* Writes to this register will create SMI xactions. Software will poll on (depending on the xaction type).
*
*/
typedef union
{
uint64_t u64;
struct cvmx_smix_cmd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t phy_op : 2; /**< PHY Opcode
0=write
1=read */
uint64_t reserved_13_15 : 3;
uint64_t phy_adr : 5; /**< PHY Address */
uint64_t reserved_5_7 : 3;
uint64_t reg_adr : 5; /**< PHY Register Offset */
#else
uint64_t reg_adr : 5;
uint64_t reserved_5_7 : 3;
uint64_t phy_adr : 5;
uint64_t reserved_13_15 : 3;
uint64_t phy_op : 2;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_smix_cmd_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t phy_op : 1; /**< PHY Opcode
0=write
1=read */
uint64_t reserved_13_15 : 3;
uint64_t phy_adr : 5; /**< PHY Address */
uint64_t reserved_5_7 : 3;
uint64_t reg_adr : 5; /**< PHY Register Offset */
#else
uint64_t reg_adr : 5;
uint64_t reserved_5_7 : 3;
uint64_t phy_adr : 5;
uint64_t reserved_13_15 : 3;
uint64_t phy_op : 1;
uint64_t reserved_17_63 : 47;
#endif
} cn30xx;
struct cvmx_smix_cmd_cn30xx cn31xx;
struct cvmx_smix_cmd_cn30xx cn38xx;
struct cvmx_smix_cmd_cn30xx cn38xxp2;
struct cvmx_smix_cmd_s cn50xx;
struct cvmx_smix_cmd_s cn52xx;
struct cvmx_smix_cmd_s cn52xxp1;
struct cvmx_smix_cmd_s cn56xx;
struct cvmx_smix_cmd_s cn56xxp1;
struct cvmx_smix_cmd_cn30xx cn58xx;
struct cvmx_smix_cmd_cn30xx cn58xxp1;
} cvmx_smix_cmd_t;
/**
* cvmx_smi#_en
*
* SMI_EN = Enable the SMI interface
*
*/
typedef union
{
uint64_t u64;
struct cvmx_smix_en_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t en : 1; /**< Interface enable
0=SMI Interface is down / no transactions, no MDC
1=SMI Interface is up */
#else
uint64_t en : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_smix_en_s cn30xx;
struct cvmx_smix_en_s cn31xx;
struct cvmx_smix_en_s cn38xx;
struct cvmx_smix_en_s cn38xxp2;
struct cvmx_smix_en_s cn50xx;
struct cvmx_smix_en_s cn52xx;
struct cvmx_smix_en_s cn52xxp1;
struct cvmx_smix_en_s cn56xx;
struct cvmx_smix_en_s cn56xxp1;
struct cvmx_smix_en_s cn58xx;
struct cvmx_smix_en_s cn58xxp1;
} cvmx_smix_en_t;
/**
* cvmx_smi#_rd_dat
*
* SMI_RD_DAT = SMI Read Data
*
*
* Notes:
* VAL will assert when the read xaction completes. A read to this register
* will clear VAL. PENDING indicates that an SMI RD transaction is in flight.
*/
typedef union
{
uint64_t u64;
struct cvmx_smix_rd_dat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t pending : 1; /**< Read Xaction Pending */
uint64_t val : 1; /**< Read Data Valid */
uint64_t dat : 16; /**< Read Data */
#else
uint64_t dat : 16;
uint64_t val : 1;
uint64_t pending : 1;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_smix_rd_dat_s cn30xx;
struct cvmx_smix_rd_dat_s cn31xx;
struct cvmx_smix_rd_dat_s cn38xx;
struct cvmx_smix_rd_dat_s cn38xxp2;
struct cvmx_smix_rd_dat_s cn50xx;
struct cvmx_smix_rd_dat_s cn52xx;
struct cvmx_smix_rd_dat_s cn52xxp1;
struct cvmx_smix_rd_dat_s cn56xx;
struct cvmx_smix_rd_dat_s cn56xxp1;
struct cvmx_smix_rd_dat_s cn58xx;
struct cvmx_smix_rd_dat_s cn58xxp1;
} cvmx_smix_rd_dat_t;
/**
* cvmx_smi#_wr_dat
*
* SMI_WR_DAT = SMI Write Data
*
*
* Notes:
* VAL will assert when the write xaction completes. A read to this register
* will clear VAL. PENDING indicates that an SMI WR transaction is in flight.
*/
typedef union
{
uint64_t u64;
struct cvmx_smix_wr_dat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t pending : 1; /**< Write Xaction Pending */
uint64_t val : 1; /**< Write Data Valid */
uint64_t dat : 16; /**< Write Data */
#else
uint64_t dat : 16;
uint64_t val : 1;
uint64_t pending : 1;
uint64_t reserved_18_63 : 46;
#endif
} s;
struct cvmx_smix_wr_dat_s cn30xx;
struct cvmx_smix_wr_dat_s cn31xx;
struct cvmx_smix_wr_dat_s cn38xx;
struct cvmx_smix_wr_dat_s cn38xxp2;
struct cvmx_smix_wr_dat_s cn50xx;
struct cvmx_smix_wr_dat_s cn52xx;
struct cvmx_smix_wr_dat_s cn52xxp1;
struct cvmx_smix_wr_dat_s cn56xx;
struct cvmx_smix_wr_dat_s cn56xxp1;
struct cvmx_smix_wr_dat_s cn58xx;
struct cvmx_smix_wr_dat_s cn58xxp1;
} cvmx_smix_wr_dat_t;
/**
* cvmx_spx#_bckprs_cnt
*
* Notes:
* The back pressure watcher counts the number of cycles in which the spi
* receiver receives data once the TPA for a particular port has been
* deasserted. The desired port to watch can be selected with the
* SPX_TPA_SEL[PRTSEL] field.
*
* This register can be cleared by simply writting all 1's to it.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_bckprs_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Number of cycles when back-pressure is received */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_spxx_bckprs_cnt_s cn38xx;
struct cvmx_spxx_bckprs_cnt_s cn38xxp2;
struct cvmx_spxx_bckprs_cnt_s cn58xx;
struct cvmx_spxx_bckprs_cnt_s cn58xxp1;
} cvmx_spxx_bckprs_cnt_t;
/**
* cvmx_spx#_bist_stat
*
* Notes:
* Bist results encoding
* - 0: good (or bist in progress/never run)
* - 1: bad
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_bist_stat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t stat2 : 1; /**< Bist Results/No Repair (Tx calendar table)
(spx.stx.cal.calendar) */
uint64_t stat1 : 1; /**< Bist Results/No Repair (Rx calendar table)
(spx.srx.spi4.cal.calendar) */
uint64_t stat0 : 1; /**< Bist Results/No Repair (Spi4 receive datapath FIFO)
(spx.srx.spi4.dat.dpr) */
#else
uint64_t stat0 : 1;
uint64_t stat1 : 1;
uint64_t stat2 : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_spxx_bist_stat_s cn38xx;
struct cvmx_spxx_bist_stat_s cn38xxp2;
struct cvmx_spxx_bist_stat_s cn58xx;
struct cvmx_spxx_bist_stat_s cn58xxp1;
} cvmx_spxx_bist_stat_t;
/**
* cvmx_spx#_clk_ctl
*
* Notes:
* * SRXDLCK
* When asserted, this bit locks the Spi4 receive DLLs. This bit also
* acts as the Spi4 receiver reset and must be asserted before the
* training sequences are used to initialize the interface. This bit
* only applies to the receiver interface.
*
* * RCVTRN
* Once the SRXDLCK bit is asserted and the DLLs have locked and the
* system has been programmed, software should assert this bit in order
* to start looking for valid training sequence and synchronize the
* interface. This bit only applies to the receiver interface.
*
* * DRPTRN
* The Spi4 receiver can either convert training packets into NOPs or
* drop them entirely. Dropping ticks allows the interface to deskew
* periodically if the dclk and eclk ratios are close. This bit only
* applies to the receiver interface.
*
* * SNDTRN
* When software sets this bit, it indicates that the Spi4 transmit
* interface has been setup and has seen the calendare status. Once the
* transmitter begins sending training data, the receiving device is free
* to start traversing the calendar table to synch the link.
*
* * STATRCV
* This bit determines which status clock edge to sample the status
* channel in Spi4 mode. Since the status channel is in the opposite
* direction to the datapath, the STATRCV actually effects the
* transmitter/TX block.
*
* * STATDRV
* This bit determines which status clock edge to drive the status
* channel in Spi4 mode. Since the status channel is in the opposite
* direction to the datapath, the STATDRV actually effects the
* receiver/RX block.
*
* * RUNBIST
* RUNBIST will beginning BIST/BISR in all the SPX compilied memories.
* These memories are...
*
* * spx.srx.spi4.dat.dpr // FIFO Spi4 to IMX
* * spx.stx.cal.calendar // Spi4 TX calendar table
* * spx.srx.spi4.cal.calendar // Spi4 RX calendar table
*
* RUNBIST must never be asserted when the interface is enabled.
* Furthmore, setting RUNBIST at any other time is destructive and can
* cause data and configuration corruption. The entire interface must be
* reconfigured when this bit is set.
*
* * CLKDLY
* Static clock positioning mostly intended for use in quarter clocking
* schemes. The delay window is not large enough for slow clock freq,
* therefore clock and data must be statically positioned with CSRs. By
* changing the clock position relative to the data bits, we give the
* system a wider window.
*
* * SEETRN
* In systems in which no training data is sent to N2 or N2 cannot
* correctly sample the training data, software may pulse this bit by
* writing a '1' followed by a '0' in order to correctly set the
* receivers state. The receive data bus should be idle at this time
* (only NOPs on the bus). If N2 cannot see at least on training
* sequence, the data bus will not send any data to the core. The
* interface will hang.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_clk_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t seetrn : 1; /**< Force the Spi4 receive into seeing a traing
sequence */
uint64_t reserved_12_15 : 4;
uint64_t clkdly : 5; /**< Set the spx__clkdly lines to this value to
control the delay on the incoming dclk
(spx__clkdly) */
uint64_t runbist : 1; /**< Write this bit to begin BIST testing in SPX */
uint64_t statdrv : 1; /**< Spi4 status channel drive mode
- 1: Drive STAT on posedge of SCLK
- 0: Drive STAT on negedge of SCLK */
uint64_t statrcv : 1; /**< Spi4 status channel sample mode
- 1: Sample STAT on posedge of SCLK
- 0: Sample STAT on negedge of SCLK */
uint64_t sndtrn : 1; /**< Start sending training patterns on the Spi4
Tx Interface */
uint64_t drptrn : 1; /**< Drop blocks of training packets */
uint64_t rcvtrn : 1; /**< Write this bit once the DLL is locked to sync
on the training seqeunce */
uint64_t srxdlck : 1; /**< Write this bit to lock the Spi4 receive DLL */
#else
uint64_t srxdlck : 1;
uint64_t rcvtrn : 1;
uint64_t drptrn : 1;
uint64_t sndtrn : 1;
uint64_t statrcv : 1;
uint64_t statdrv : 1;
uint64_t runbist : 1;
uint64_t clkdly : 5;
uint64_t reserved_12_15 : 4;
uint64_t seetrn : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_spxx_clk_ctl_s cn38xx;
struct cvmx_spxx_clk_ctl_s cn38xxp2;
struct cvmx_spxx_clk_ctl_s cn58xx;
struct cvmx_spxx_clk_ctl_s cn58xxp1;
} cvmx_spxx_clk_ctl_t;
/**
* cvmx_spx#_clk_stat
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_clk_stat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_11_63 : 53;
uint64_t stxcal : 1; /**< The transistion from Sync to Calendar on status
channel */
uint64_t reserved_9_9 : 1;
uint64_t srxtrn : 1; /**< Saw a good data training sequence */
uint64_t s4clk1 : 1; /**< Saw '1' on Spi4 transmit status forward clk input */
uint64_t s4clk0 : 1; /**< Saw '0' on Spi4 transmit status forward clk input */
uint64_t d4clk1 : 1; /**< Saw '1' on Spi4 receive data forward clk input */
uint64_t d4clk0 : 1; /**< Saw '0' on Spi4 receive data forward clk input */
uint64_t reserved_0_3 : 4;
#else
uint64_t reserved_0_3 : 4;
uint64_t d4clk0 : 1;
uint64_t d4clk1 : 1;
uint64_t s4clk0 : 1;
uint64_t s4clk1 : 1;
uint64_t srxtrn : 1;
uint64_t reserved_9_9 : 1;
uint64_t stxcal : 1;
uint64_t reserved_11_63 : 53;
#endif
} s;
struct cvmx_spxx_clk_stat_s cn38xx;
struct cvmx_spxx_clk_stat_s cn38xxp2;
struct cvmx_spxx_clk_stat_s cn58xx;
struct cvmx_spxx_clk_stat_s cn58xxp1;
} cvmx_spxx_clk_stat_t;
/**
* cvmx_spx#_dbg_deskew_ctl
*
* Notes:
* These bits are meant as a backdoor to control Spi4 per-bit deskew. See
* that Spec for more details.
*
* The basic idea is to allow software to disable the auto-deskew widgets
* and make any adjustments by hand. These steps should only be taken
* once the RCVTRN bit is set and before any real traffic is sent on the
* Spi4 bus. Great care should be taken when messing with these bits as
* improper programmings can cause catestrophic or intermitent problems.
*
* The params we have to test are the MUX tap selects and the XCV delay
* tap selects.
*
* For the muxes, we can set each tap to a random value and then read
* back the taps. To write...
*
* SPXX_DBG_DESKEW_CTL[BITSEL] = bit to set
* SPXX_DBG_DESKEW_CTL[OFFSET] = mux tap value (2-bits)
* SPXX_DBG_DESKEW_CTL[MUX] = go bit
*
* Notice this can all happen with a single CSR write. To read, first
* set the bit you to look at with the SPXX_DBG_DESKEW_CTL[BITSEL], then
* simply read SPXX_DBG_DESKEW_STATE[MUXSEL]...
*
* SPXX_DBG_DESKEW_CTL[BITSEL] = bit to set
* SPXX_DBG_DESKEW_STATE[MUXSEL] = 2-bit value
*
* For the xcv delay taps, the CSR controls increment and decrement the
* 5-bit count value in the XCV. This is a saturating counter, so it
* will not wrap when decrementing below zero or incrementing above 31.
*
* To write...
*
* SPXX_DBG_DESKEW_CTL[BITSEL] = bit to set
* SPXX_DBG_DESKEW_CTL[OFFSET] = tap value increment or decrement amount (5-bits)
* SPXX_DBG_DESKEW_CTL[INC|DEC] = go bit
*
* These values are copied in SPX, so that they can be read back by
* software by a similar mechanism to the MUX selects...
*
* SPXX_DBG_DESKEW_CTL[BITSEL] = bit to set
* SPXX_DBG_DESKEW_STATE[OFFSET] = 5-bit value
*
* In addition, there is a reset bit that sets all the state back to the
* default/starting value of 0x10.
*
* SPXX_DBG_DESKEW_CTL[CLRDLY] = 1
*
* SINGLE STEP TRAINING MODE (WILMA)
* Debug feature that will enable the user to single-step the debug
* logic to watch initial movement and trends by putting the training
* machine in single step mode.
*
* * SPX*_DBG_DESKEW_CTL[SSTEP]
* This will put the training control logic into single step mode. We
* will not deskew in this scenario and will require the TX device to
* send continuous training sequences.
*
* It is required that SRX*_COM_CTL[INF_EN] be clear so that suspect
* data does not flow into the chip.
*
* Deasserting SPX*_DBG_DESKEW_CTL[SSTEP] will attempt to deskew as per
* the normal definition. Single step mode is for debug only. Special
* care must be given to correctly deskew the interface if normal
* operation is desired.
*
* * SPX*_DBG_DESKEW_CTL[SSTEP_GO]
* Each write of '1' to SSTEP_GO will go through a single training
* iteration and will perform...
*
* - DLL update, if SPX*_DBG_DESKEW_CTL[DLLDIS] is clear
* - coarse update, if SPX*_TRN4_CTL[MUX_EN] is set
* - single fine update, if SPX*_TRN4_CTL[MACRO_EN] is set and an edge
* was detected after walked +/- SPX*_TRN4_CTL[MAXDIST] taps.
*
* Writes to this register have no effect if the interface is not in
* SSTEP mode (SPX*_DBG_DESKEW_CTL[SSTEP]).
*
* The WILMA mode will be cleared at the final state transition, so
* that software can set SPX*_DBG_DESKEW_CTL[SSTEP] and
* SPX*_DBG_DESKEW_CTL[SSTEP_GO] before setting SPX*_CLK_CTL[RCVTRN]
* and the machine will go through the initial iteration and stop -
* waiting for another SPX*_DBG_DESKEW_CTL[SSTEP_GO] or an interface
* enable.
*
* * SPX*_DBG_DESKEW_CTL[FALL8]
* Determines how many pattern matches are required during training
* operations to fallout of training and begin processing the normal data
* stream. The default value is 10 pattern matches. The pattern that is
* used is dependent on the SPX*_DBG_DESKEW_CTL[FALLNOP] CSR which
* determines between non-training packets (the default) and NOPs.
*
* * SPX*_DBG_DESKEW_CTL[FALLNOP]
* Determines the pattern that is required during training operations to
* fallout of training and begin processing the normal data stream. The
* default value is to match against non-training data. Setting this
* bit, changes the behavior to watch for NOPs packet instead.
*
* This bit should not be changed dynamically while the link is
* operational.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_dbg_deskew_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_30_63 : 34;
uint64_t fallnop : 1; /**< Training fallout on NOP matches instead of
non-training matches.
(spx_csr__spi4_fallout_nop) */
uint64_t fall8 : 1; /**< Training fallout at 8 pattern matches instead of 10
(spx_csr__spi4_fallout_8_match) */
uint64_t reserved_26_27 : 2;
uint64_t sstep_go : 1; /**< Single Step Training Sequence
(spx_csr__spi4_single_step_go) */
uint64_t sstep : 1; /**< Single Step Training Mode
(spx_csr__spi4_single_step_mode) */
uint64_t reserved_22_23 : 2;
uint64_t clrdly : 1; /**< Resets the offset control in the XCV
(spx_csr__spi4_dll_clr_dly) */
uint64_t dec : 1; /**< Decrement the offset by OFFSET for the Spi4
bit selected by BITSEL
(spx_csr__spi4_dbg_trn_dec) */
uint64_t inc : 1; /**< Increment the offset by OFFSET for the Spi4
bit selected by BITSEL
(spx_csr__spi4_dbg_trn_inc) */
uint64_t mux : 1; /**< Set the mux select tap for the Spi4 bit
selected by BITSEL
(spx_csr__spi4_dbg_trn_mux) */
uint64_t offset : 5; /**< Adds or subtracts (Based on INC or DEC) the
offset to Spi4 bit BITSEL.
(spx_csr__spi4_dbg_trn_offset) */
uint64_t bitsel : 5; /**< Select the Spi4 CTL or DAT bit
15-0 : Spi4 DAT[15:0]
16 : Spi4 CTL
- 31-17: Invalid
(spx_csr__spi4_dbg_trn_bitsel) */
uint64_t offdly : 6; /**< Set the spx__offset lines to this value when
not in macro sequence
(spx_csr__spi4_mac_offdly) */
uint64_t dllfrc : 1; /**< Force the Spi4 RX DLL to update
(spx_csr__spi4_dll_force) */
uint64_t dlldis : 1; /**< Disable sending the update signal to the Spi4
RX DLL when set
(spx_csr__spi4_dll_trn_en) */
#else
uint64_t dlldis : 1;
uint64_t dllfrc : 1;
uint64_t offdly : 6;
uint64_t bitsel : 5;
uint64_t offset : 5;
uint64_t mux : 1;
uint64_t inc : 1;
uint64_t dec : 1;
uint64_t clrdly : 1;
uint64_t reserved_22_23 : 2;
uint64_t sstep : 1;
uint64_t sstep_go : 1;
uint64_t reserved_26_27 : 2;
uint64_t fall8 : 1;
uint64_t fallnop : 1;
uint64_t reserved_30_63 : 34;
#endif
} s;
struct cvmx_spxx_dbg_deskew_ctl_s cn38xx;
struct cvmx_spxx_dbg_deskew_ctl_s cn38xxp2;
struct cvmx_spxx_dbg_deskew_ctl_s cn58xx;
struct cvmx_spxx_dbg_deskew_ctl_s cn58xxp1;
} cvmx_spxx_dbg_deskew_ctl_t;
/**
* cvmx_spx#_dbg_deskew_state
*
* Notes:
* These bits are meant as a backdoor to control Spi4 per-bit deskew. See
* that Spec for more details.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_dbg_deskew_state_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t testres : 1; /**< Training Test Mode Result
(srx_spi4__test_mode_result) */
uint64_t unxterm : 1; /**< Unexpected training terminiation
(srx_spi4__top_unxexp_trn_term) */
uint64_t muxsel : 2; /**< The mux select value of the bit selected by
SPX_DBG_DESKEW_CTL[BITSEL]
(srx_spi4__trn_mux_sel) */
uint64_t offset : 5; /**< The counter value of the bit selected by
SPX_DBG_DESKEW_CTL[BITSEL]
(srx_spi4__xcv_tap_select) */
#else
uint64_t offset : 5;
uint64_t muxsel : 2;
uint64_t unxterm : 1;
uint64_t testres : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_spxx_dbg_deskew_state_s cn38xx;
struct cvmx_spxx_dbg_deskew_state_s cn38xxp2;
struct cvmx_spxx_dbg_deskew_state_s cn58xx;
struct cvmx_spxx_dbg_deskew_state_s cn58xxp1;
} cvmx_spxx_dbg_deskew_state_t;
/**
* cvmx_spx#_drv_ctl
*
* Notes:
* These bits all come from Duke - he will provide documentation and
* explanation. I'll just butcher it.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_drv_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_0_63 : 64;
#else
uint64_t reserved_0_63 : 64;
#endif
} s;
struct cvmx_spxx_drv_ctl_cn38xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t stx4ncmp : 4; /**< Duke (spx__spi4_tx_nctl_comp) */
uint64_t stx4pcmp : 4; /**< Duke (spx__spi4_tx_pctl_comp) */
uint64_t srx4cmp : 8; /**< Duke (spx__spi4_rx_rctl_comp) */
#else
uint64_t srx4cmp : 8;
uint64_t stx4pcmp : 4;
uint64_t stx4ncmp : 4;
uint64_t reserved_16_63 : 48;
#endif
} cn38xx;
struct cvmx_spxx_drv_ctl_cn38xx cn38xxp2;
struct cvmx_spxx_drv_ctl_cn58xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t stx4ncmp : 4; /**< Duke (spx__spi4_tx_nctl_comp) */
uint64_t stx4pcmp : 4; /**< Duke (spx__spi4_tx_pctl_comp) */
uint64_t reserved_10_15 : 6;
uint64_t srx4cmp : 10; /**< Duke (spx__spi4_rx_rctl_comp) */
#else
uint64_t srx4cmp : 10;
uint64_t reserved_10_15 : 6;
uint64_t stx4pcmp : 4;
uint64_t stx4ncmp : 4;
uint64_t reserved_24_63 : 40;
#endif
} cn58xx;
struct cvmx_spxx_drv_ctl_cn58xx cn58xxp1;
} cvmx_spxx_drv_ctl_t;
/**
* cvmx_spx#_err_ctl
*
* SPX_ERR_CTL - Spi error control register
*
*
* Notes:
* * DIPPAY, DIPCLS, PRTNXA
* These bits control whether or not the packet's ERR bit is set when any of
* the these error is detected. If the corresponding error's bit is clear,
* the packet ERR will be set. If the error bit is set, the SPX will simply
* pass through the ERR bit without modifying it in anyway - the error bit
* may or may not have been set by the transmitter device.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_err_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t prtnxa : 1; /**< Spi4 - set the ERR bit on packets in which the
port is out-of-range */
uint64_t dipcls : 1; /**< Spi4 DIPERR on closing control words cause the
ERR bit to be set */
uint64_t dippay : 1; /**< Spi4 DIPERR on payload control words cause the
ERR bit to be set */
uint64_t reserved_4_5 : 2;
uint64_t errcnt : 4; /**< Number of Dip4 errors before bringing down the
interface */
#else
uint64_t errcnt : 4;
uint64_t reserved_4_5 : 2;
uint64_t dippay : 1;
uint64_t dipcls : 1;
uint64_t prtnxa : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_spxx_err_ctl_s cn38xx;
struct cvmx_spxx_err_ctl_s cn38xxp2;
struct cvmx_spxx_err_ctl_s cn58xx;
struct cvmx_spxx_err_ctl_s cn58xxp1;
} cvmx_spxx_err_ctl_t;
/**
* cvmx_spx#_int_dat
*
* SPX_INT_DAT - Interrupt Data Register
*
*
* Notes:
* Note: The SPX_INT_DAT[MUL] bit is set when multiple errors have been
* detected that would set any of the data fields: PRT, RSVOP, and CALBNK.
*
* The following errors will cause MUL to assert for PRT conflicts.
* - ABNORM
* - APERR
* - DPERR
*
* The following errors will cause MUL to assert for RSVOP conflicts.
* - RSVERR
*
* The following errors will cause MUL to assert for CALBNK conflicts.
* - CALERR
*
* The following errors will cause MUL to assert if multiple interrupts are
* asserted.
* - TPAOVR
*
* The MUL bit will be cleared once all outstanding errors have been
* cleared by software (not just MUL errors - all errors).
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_int_dat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t mul : 1; /**< Multiple errors have occured */
uint64_t reserved_14_30 : 17;
uint64_t calbnk : 2; /**< Spi4 Calendar table parity error bank */
uint64_t rsvop : 4; /**< Spi4 reserved control word */
uint64_t prt : 8; /**< Port associated with error */
#else
uint64_t prt : 8;
uint64_t rsvop : 4;
uint64_t calbnk : 2;
uint64_t reserved_14_30 : 17;
uint64_t mul : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_spxx_int_dat_s cn38xx;
struct cvmx_spxx_int_dat_s cn38xxp2;
struct cvmx_spxx_int_dat_s cn58xx;
struct cvmx_spxx_int_dat_s cn58xxp1;
} cvmx_spxx_int_dat_t;
/**
* cvmx_spx#_int_msk
*
* SPX_INT_MSK - Interrupt Mask Register
*
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_int_msk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t calerr : 1; /**< Spi4 Calendar table parity error */
uint64_t syncerr : 1; /**< Consecutive Spi4 DIP4 errors have exceeded
SPX_ERR_CTL[ERRCNT] */
uint64_t diperr : 1; /**< Spi4 DIP4 error */
uint64_t tpaovr : 1; /**< Selected port has hit TPA overflow */
uint64_t rsverr : 1; /**< Spi4 reserved control word detected */
uint64_t drwnng : 1; /**< Spi4 receive FIFO drowning/overflow */
uint64_t clserr : 1; /**< Spi4 packet closed on non-16B alignment without EOP */
uint64_t spiovr : 1; /**< Spi async FIFO overflow (Spi3 or Spi4) */
uint64_t reserved_2_3 : 2;
uint64_t abnorm : 1; /**< Abnormal packet termination (ERR bit) */
uint64_t prtnxa : 1; /**< Port out of range */
#else
uint64_t prtnxa : 1;
uint64_t abnorm : 1;
uint64_t reserved_2_3 : 2;
uint64_t spiovr : 1;
uint64_t clserr : 1;
uint64_t drwnng : 1;
uint64_t rsverr : 1;
uint64_t tpaovr : 1;
uint64_t diperr : 1;
uint64_t syncerr : 1;
uint64_t calerr : 1;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_spxx_int_msk_s cn38xx;
struct cvmx_spxx_int_msk_s cn38xxp2;
struct cvmx_spxx_int_msk_s cn58xx;
struct cvmx_spxx_int_msk_s cn58xxp1;
} cvmx_spxx_int_msk_t;
/**
* cvmx_spx#_int_reg
*
* SPX_INT_REG - Interrupt Register
*
*
* Notes:
* * PRTNXA
* This error indicates that the port on the Spi bus was not a valid port
* for the system. Spi4 accesses occur on payload control bit-times. The
* SRX can be configured with the exact number of ports available (by
* SRX_COM_CTL[PRTS] register). Any Spi access to anthing outside the range
* of 0 .. (SRX_COM_CTL[PRTS] - 1) is considered an error. The offending
* port is logged in SPX_INT_DAT[PRT] if there are no pending interrupts in
* SPX_INT_REG that require SPX_INT_DAT[PRT].
*
* SRX will not drop the packet with the bogus port address. Instead, the
* port will be mapped into the supported port range. The remapped address
* in simply...
*
* Address = [ interfaceId, ADR[3:0] ]
*
* If the SPX detects that a PRTNXA error has occured, the packet will
* have its ERR bit set (or'ed in with the ERR bit from the transmitter)
* if the SPX_ERR_CTL[PRTNXA] bit is clear.
*
* In Spi4 mode, SPX will generate an interrupt for every 8B data burst
* associated with the invalid address. The SPX_INT_DAT[MUL] bit will never
* be set.
*
* * ABNORM
* This bit simply indicates that a given packet had abnormal terminiation.
* In Spi4 mode, this means that packet completed with an EOPS[1:0] code of
* 2'b01. This error can also be thought of as the application specific
* error (as mentioned in the Spi4 spec). The offending port is logged in
* SPX_INT_DAT[PRT] if there are no pending interrupts in SPX_INT_REG that
* require SPX_INT_DAT[PRT].
*
* The ABNORM error is only raised when the ERR bit that comes from the
* Spi interface is set. It will never assert if any internal condition
* causes the ERR bit to assert (e.g. PRTNXA or DPERR).
*
* * SPIOVR
* This error indicates that the FIFOs that manage the async crossing from
* the Spi clocks to the core clock domains have overflowed. This is a
* fatal error and can cause much data/control corruption since ticks will
* be dropped and reordered. This is purely a function of clock ratios and
* correct system ratios should make this an impossible condition.
*
* * CLSERR
* This is a Spi4 error that indicates that a given data transfer burst
* that did not terminate with an EOP, did not end with the 16B alignment
* as per the Spi4 spec. The offending port cannot be logged since the
* block does not know the streamm terminated until the port switches.
* At that time, that packet has already been pushed down the pipe.
*
* The CLSERR bit does not actually check the Spi4 burst - just how data
* is accumulated for the downstream logic. Bursts that are separted by
* idles or training will still be merged into accumulated transfers and
* will not fire the CLSERR condition. The checker is really checking
* non-8B aligned, non-EOP data ticks that are sent downstream. These
* ticks are what will really mess up the core.
*
* This is an expensive fix, so we'll probably let it ride. We never
* claim to check Spi4 protocol anyway.
*
* * DRWNNG
* This error indicates that the Spi4 FIFO that services the GMX has
* overflowed. Like the SPIOVR error condition, correct system ratios
* should make this an impossible condition.
*
* * RSVERR
* This Spi4 error indicates that the Spi4 receiver has seen a reserve
* control packet. A reserve control packet is an invalid combiniation
* of bits on DAT[15:12]. Basically this is DAT[15] == 1'b0 and DAT[12]
* == 1'b1 (an SOP without a payload command). The RSVERR indicates an
* error has occured and SPX_INT_DAT[RSVOP] holds the first reserved
* opcode and will be set if there are no pending interrupts in
* SPX_INT_REG that require SPX_INT_DAT[RSVOP].
*
* * TPAOVR
* This bit indicates that the TPA Watcher has flagged an event. See the
* TPA Watcher for a more detailed discussion.
*
* * DIPERR
* This bit indicates that the Spi4 receiver has encountered a DIP4
* miscompare on the datapath. A DIPERR can occur in an IDLE or a
* control word that frames a data burst. If the DIPERR occurs on a
* framing word there are three cases.
*
* 1) DIPERR occurs at the end of a data burst. The previous packet is
* marked with the ERR bit to be processed later if
* SPX_ERR_CTL[DIPCLS] is clear.
* 2) DIPERR occurs on a payload word. The subsequent packet is marked
* with the ERR bit to be processed later if SPX_ERR_CTL[DIPPAY] is
* clear.
* 3) DIPERR occurs on a control word that closes on packet and is a
* payload for another packet. In this case, both packets will have
* their ERR bit marked depending on the respective values of
* SPX_ERR_CTL[DIPCLS] and SPX_ERR_CTL[DIPPAY] as discussed above.
*
* * SYNCERR
* This bit indicates that the Spi4 receiver has encountered
* SPX_ERR_CTL[ERRCNT] consecutive Spi4 DIP4 errors and the interface
* should be synched.
*
* * CALERR
* This bit indicates that the Spi4 calendar table encountered a parity
* error. This error bit is associated with the calendar table on the RX
* interface - the interface that receives the Spi databus. Parity errors
* can occur during normal operation when the calendar table is constantly
* being read for the port information, or during initialization time, when
* the user has access. Since the calendar table is split into two banks,
* SPX_INT_DAT[CALBNK] indicates which banks have taken a parity error.
* CALBNK[1] indicates the error occured in the upper bank, while CALBNK[0]
* indicates that the error occured in the lower bank. SPX_INT_DAT[CALBNK]
* will be set if there are no pending interrupts in SPX_INT_REG that
* require SPX_INT_DAT[CALBNK].
*
* * SPF
* This bit indicates that a Spi fatal error has occurred. A fatal error
* is defined as any error condition for which the corresponding
* SPX_INT_SYNC bit is set. Therefore, conservative systems can halt the
* interface on any error condition although this is not strictly
* necessary. Some error are much more fatal in nature than others.
*
* PRTNXA, SPIOVR, CLSERR, DRWNNG, DIPERR, CALERR, and SYNCERR are examples
* of fatal error for different reasons - usually because multiple port
* streams could be effected. ABNORM, RSVERR, and TPAOVR are conditions
* that are contained to a single packet which allows the interface to drop
* a single packet and remain up and stable.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t spf : 1; /**< Spi interface down */
uint64_t reserved_12_30 : 19;
uint64_t calerr : 1; /**< Spi4 Calendar table parity error */
uint64_t syncerr : 1; /**< Consecutive Spi4 DIP4 errors have exceeded
SPX_ERR_CTL[ERRCNT] */
uint64_t diperr : 1; /**< Spi4 DIP4 error */
uint64_t tpaovr : 1; /**< Selected port has hit TPA overflow */
uint64_t rsverr : 1; /**< Spi4 reserved control word detected */
uint64_t drwnng : 1; /**< Spi4 receive FIFO drowning/overflow */
uint64_t clserr : 1; /**< Spi4 packet closed on non-16B alignment without EOP */
uint64_t spiovr : 1; /**< Spi async FIFO overflow */
uint64_t reserved_2_3 : 2;
uint64_t abnorm : 1; /**< Abnormal packet termination (ERR bit) */
uint64_t prtnxa : 1; /**< Port out of range */
#else
uint64_t prtnxa : 1;
uint64_t abnorm : 1;
uint64_t reserved_2_3 : 2;
uint64_t spiovr : 1;
uint64_t clserr : 1;
uint64_t drwnng : 1;
uint64_t rsverr : 1;
uint64_t tpaovr : 1;
uint64_t diperr : 1;
uint64_t syncerr : 1;
uint64_t calerr : 1;
uint64_t reserved_12_30 : 19;
uint64_t spf : 1;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_spxx_int_reg_s cn38xx;
struct cvmx_spxx_int_reg_s cn38xxp2;
struct cvmx_spxx_int_reg_s cn58xx;
struct cvmx_spxx_int_reg_s cn58xxp1;
} cvmx_spxx_int_reg_t;
/**
* cvmx_spx#_int_sync
*
* SPX_INT_SYNC - Interrupt Sync Register
*
*
* Notes:
* This mask set indicates which exception condition should cause the
* SPX_INT_REG[SPF] bit to assert
*
* It is recommended that software set the PRTNXA, SPIOVR, CLSERR, DRWNNG,
* DIPERR, CALERR, and SYNCERR errors as synchronization events. Software is
* free to synchronize the bus on other conditions, but this is the minimum
* recommended set.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_int_sync_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_12_63 : 52;
uint64_t calerr : 1; /**< Spi4 Calendar table parity error */
uint64_t syncerr : 1; /**< Consecutive Spi4 DIP4 errors have exceeded
SPX_ERR_CTL[ERRCNT] */
uint64_t diperr : 1; /**< Spi4 DIP4 error */
uint64_t tpaovr : 1; /**< Selected port has hit TPA overflow */
uint64_t rsverr : 1; /**< Spi4 reserved control word detected */
uint64_t drwnng : 1; /**< Spi4 receive FIFO drowning/overflow */
uint64_t clserr : 1; /**< Spi4 packet closed on non-16B alignment without EOP */
uint64_t spiovr : 1; /**< Spi async FIFO overflow (Spi3 or Spi4) */
uint64_t reserved_2_3 : 2;
uint64_t abnorm : 1; /**< Abnormal packet termination (ERR bit) */
uint64_t prtnxa : 1; /**< Port out of range */
#else
uint64_t prtnxa : 1;
uint64_t abnorm : 1;
uint64_t reserved_2_3 : 2;
uint64_t spiovr : 1;
uint64_t clserr : 1;
uint64_t drwnng : 1;
uint64_t rsverr : 1;
uint64_t tpaovr : 1;
uint64_t diperr : 1;
uint64_t syncerr : 1;
uint64_t calerr : 1;
uint64_t reserved_12_63 : 52;
#endif
} s;
struct cvmx_spxx_int_sync_s cn38xx;
struct cvmx_spxx_int_sync_s cn38xxp2;
struct cvmx_spxx_int_sync_s cn58xx;
struct cvmx_spxx_int_sync_s cn58xxp1;
} cvmx_spxx_int_sync_t;
/**
* cvmx_spx#_tpa_acc
*
* SPX_TPA_ACC - TPA watcher byte accumulator
*
*
* Notes:
* This field allows the user to access the TPA watcher accumulator counter.
* This register reflects the number of bytes sent to IMX once the port
* specified by SPX_TPA_SEL[PRTSEL] has lost its TPA. The SPX_INT_REG[TPAOVR]
* bit is asserted when CNT >= SPX_TPA_MAX[MAX]. The CNT will continue to
* increment until the TPA for the port is asserted. At that point the CNT
* value is frozen until software clears the interrupt bit.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_tpa_acc_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< TPA watcher accumulate count */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_spxx_tpa_acc_s cn38xx;
struct cvmx_spxx_tpa_acc_s cn38xxp2;
struct cvmx_spxx_tpa_acc_s cn58xx;
struct cvmx_spxx_tpa_acc_s cn58xxp1;
} cvmx_spxx_tpa_acc_t;
/**
* cvmx_spx#_tpa_max
*
* SPX_TPA_MAX - TPA watcher assertion threshold
*
*
* Notes:
* The TPA watcher has the ability to notify the system with an interrupt when
* too much data has been received on loss of TPA. The user sets the
* SPX_TPA_MAX[MAX] register and when the watcher has accumulated that many
* ticks, then the interrupt is conditionally raised (based on interrupt mask
* bits). This feature will be disabled if the programmed count is zero.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_tpa_max_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t max : 32; /**< TPA watcher TPA threshold */
#else
uint64_t max : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_spxx_tpa_max_s cn38xx;
struct cvmx_spxx_tpa_max_s cn38xxp2;
struct cvmx_spxx_tpa_max_s cn58xx;
struct cvmx_spxx_tpa_max_s cn58xxp1;
} cvmx_spxx_tpa_max_t;
/**
* cvmx_spx#_tpa_sel
*
* SPX_TPA_SEL - TPA watcher port selector
*
*
* Notes:
* The TPA Watcher is primarily a debug vehicle used to help initial bringup
* of a system. The TPA watcher counts bytes that roll in from the Spi
* interface. The user programs the Spi port to watch using
* SPX_TPA_SEL[PRTSEL]. Once the TPA is deasserted for that port, the watcher
* begins to count the data ticks that have been delivered to the inbound
* datapath (and eventually to the IOB). The result is that we can derive
* turn-around times of the other device by watching how much data was sent
* after a loss of TPA through the SPX_TPA_ACC[CNT] register. An optional
* interrupt may be raised as well. See SPX_TPA_MAX for further information.
*
* TPA's can be deasserted for a number of reasons...
*
* 1) IPD indicates backpressure
* 2) The GMX inbound FIFO is filling up and should BP
* 3) User has out an override on the TPA wires
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_tpa_sel_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t prtsel : 4; /**< TPA watcher port select */
#else
uint64_t prtsel : 4;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_spxx_tpa_sel_s cn38xx;
struct cvmx_spxx_tpa_sel_s cn38xxp2;
struct cvmx_spxx_tpa_sel_s cn58xx;
struct cvmx_spxx_tpa_sel_s cn58xxp1;
} cvmx_spxx_tpa_sel_t;
/**
* cvmx_spx#_trn4_ctl
*
* Notes:
* These bits are controls for the Spi4 RX bit deskew logic. See that Spec
* for further details.
*
* * BOOT_BIT
* On the initial training synchronization sequence, the hardware has the
* BOOT_BIT set which means that it will continueously perform macro
* operations. Once the BOOT_BIT is cleared, the macro machine will finish
* the macro operation is working on and then return to the idle state.
* Subsequent training sequences will only go through a single macro
* operation in order to do slight deskews.
*
* * JITTER
* Minimum value is 1. This parameter must be set for Spi4 mode using
* auto-bit deskew. Regardless of the original intent, this field must be
* set non-zero for deskew to function correctly.
*
* The thought is the JITTER range is no longer required since the macro
* machine was enhanced to understand about edge direction. Originally
* these bits were intended to compensate for clock jitter.
*
* dly: this is the intrinsic delay of each delay element
* tap currently, it is 70ps-110ps.
* jitter: amount of jitter we expect in the system (~200ps)
* j: number of taps to account for jitter
*
* j = ((jitter / dly) + 1)
*
* * TRNTEST
* This mode is used to test systems to make sure that the bit deskew
* parameters have been correctly setup. After configuration, software can
* set the TRNTEST mode bit. This should be done before SRX_COM_CTL[ST_EN]
* is set such that we can be sure that the TX device is simply sending
* continuous training patterns.
*
* The test mode samples every incoming bit-time and makes sure that it is
* either a training control or a training data packet. If any other data
* is observed, then SPX_DBG_DESKEW_STATE[TESTRES] will assert signaling a
* test failure.
*
* Software must clear TRNTEST before training is terminated.
*
* * Example Spi4 RX init flow...
*
* 1) set the CLKDLY lines (SPXX_CLK_CTL[CLKDLY])
* - these bits must be set before the DLL can successfully lock
*
* 2) set the SRXDLCK (SPXX_CLK_CTL[SRXDLCK])
* - this is the DLL lock bit which also acts as a block reset
*
* 3) wait for the DLLs lock
*
* 4) set any desired fields in SPXX_DBG_DESKEW_CTL
* - This register has only one field that most users will care about.
* When set, DLLDIS will disable sending update pulses to the Spi4 RX
* DLLs. This pulse allows the DLL to adjust to clock variations over
* time. In general, it is desired behavior.
*
* 5) set fields in SPXX_TRN4_CTL
* - These fields deal with the MUX training sequence
* * MUX_EN
* This is the enable bit for the mux select. The MUX select will
* run in the training sequence between the DLL and the Macro
* sequence when enabled. Once the MUX selects are selected, the
* entire macro sequence must be rerun. The expectation is that
* this is only run at boot time and this is bit cleared at/around
* step \#8.
* - These fields deal with the Macro training sequence
* * MACRO_EN
* This is the enable bit for the macro sequence. Macro sequences
* will run after the DLL and MUX training sequences. Each macro
* sequence can move the offset by one value.
* * MAXDIST
* This is how far we will search for an edge. Example...
*
* dly: this is the intrinsic delay of each delay element
* tap currently, it is 70ps-110ps.
* U: bit time period in time units.
*
* MAXDIST = MIN(16, ((bit_time / 2) / dly)
*
* Each MAXDIST iteration consists of an edge detect in the early
* and late (+/-) directions in an attempt to center the data. This
* requires two training transistions, the control/data and
* data/control transistions which comprise a training sequence.
* Therefore, the number of training sequences required for a single
* macro operation is simply MAXDIST.
*
* 6) set the RCVTRN go bit (SPXX_CLK_CTL[RCVTRN])
* - this bit synchs on the first valid complete training cycle and
* starts to process the training packets
*
* 6b) This is where software could manually set the controls as opposed to
* letting the hardware do it. See the SPXX_DBG_DESKEW_CTL register
* description for more detail.
*
* 7) the TX device must continue to send training packets for the initial
* time period.
* - this can be determined by...
*
* DLL: one training sequence for the DLL adjustment (regardless of enable/disable)
* MUX: one training sequence for the Flop MUX taps (regardless of enable/disable)
* INIT_SEQUENCES: max number of taps that we must move
*
* INIT_SEQUENCES = MIN(16, ((bit_time / 2) / dly))
*
* INIT_TRN = DLL + MUX + ROUNDUP((INIT_SEQUENCES * (MAXDIST + 2)))
*
*
* - software can either wait a fixed amount of time based on the clock
* frequencies or poll the SPXX_CLK_STAT[SRXTRN] register. Each
* assertion of SRXTRN means that at least one training sequence has
* been received. Software can poll, clear, and repeat on this bit to
* eventually count all required transistions.
*
* int cnt = 0;
* while (cnt < INIT_TRN) [
* if (SPXX_CLK_STAT[SRXTRN]) [
* cnt++;
* SPXX_CLK_STAT[SRXTRN] = 0;
* ]
* ]
*
* - subsequent training sequences will normally move the taps only
* one position, so the ALPHA equation becomes...
*
* MAC = (MAXDIST == 0) ? 1 : ROUNDUP((1 * (MAXDIST + 2))) + 1
*
* ALPHA = DLL + MUX + MAC
*
* ergo, MAXDIST simplifies to...
*
* ALPHA = (MAXDIST == 0) ? 3 : MAXDIST + 5
*
* DLL and MUX and MAC will always require at least a training sequence
* each - even if disabled. If the macro sequence is enabled, an
* additional training sequenece at the end is necessary. The extra
* sequence allows for all training state to be cleared before resuming
* normal operation.
*
* 8) after the recevier gets enough training sequences in order to achieve
* deskew lock, set SPXX_TRN4_CTL[CLR_BOOT]
* - this disables the continuous macro sequences and puts into into one
* macro sequnence per training operation
* - optionally, the machine can choose to fall out of training if
* enough NOPs follow the training operation (require at least 32 NOPs
* to follow the training sequence).
*
* There must be at least MAXDIST + 3 training sequences after the
* SPXX_TRN4_CTL[CLR_BOOT] is set or sufficient NOPs from the TX device.
*
* 9) the TX device continues to send training sequences until the RX
* device sends a calendar transistion. This is controlled by
* SRXX_COM_CTL[ST_EN]. Other restrictions require other Spi parameters
* (e.g. the calendar table) to be setup before this bit can be enabled.
* Once the entire interface is properly programmed, software writes
* SRXX_COM_CTL[INF_EN]. At this point, the Spi4 packets will begin to
* be sent into the N2K core and processed by the chip.
*/
typedef union
{
uint64_t u64;
struct cvmx_spxx_trn4_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_13_63 : 51;
uint64_t trntest : 1; /**< Training Test Mode
This bit is only for initial bringup
(spx_csr__spi4_trn_test_mode) */
uint64_t jitter : 3; /**< Accounts for jitter when the macro sequence is
locking. The value is how many consecutive
transititions before declaring en edge. Minimum
value is 1. This parameter must be set for Spi4
mode using auto-bit deskew.
(spx_csr__spi4_mac_jitter) */
uint64_t clr_boot : 1; /**< Clear the macro boot sequence mode bit
(spx_csr__spi4_mac_clr_boot) */
uint64_t set_boot : 1; /**< Enable the macro boot sequence mode bit
(spx_csr__spi4_mac_set_boot) */
uint64_t maxdist : 5; /**< This field defines how far from center the
deskew logic will search in a single macro
sequence (spx_csr__spi4_mac_iters) */
uint64_t macro_en : 1; /**< Allow the macro sequence to center the sample
point in the data window through hardware
(spx_csr__spi4_mac_trn_en) */
uint64_t mux_en : 1; /**< Enable the hardware machine that selects the
proper coarse FLOP selects
(spx_csr__spi4_mux_trn_en) */
#else
uint64_t mux_en : 1;
uint64_t macro_en : 1;
uint64_t maxdist : 5;
uint64_t set_boot : 1;
uint64_t clr_boot : 1;
uint64_t jitter : 3;
uint64_t trntest : 1;
uint64_t reserved_13_63 : 51;
#endif
} s;
struct cvmx_spxx_trn4_ctl_s cn38xx;
struct cvmx_spxx_trn4_ctl_s cn38xxp2;
struct cvmx_spxx_trn4_ctl_s cn58xx;
struct cvmx_spxx_trn4_ctl_s cn58xxp1;
} cvmx_spxx_trn4_ctl_t;
/**
* cvmx_spx0_pll_bw_ctl
*/
typedef union
{
uint64_t u64;
struct cvmx_spx0_pll_bw_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t bw_ctl : 5; /**< Core PLL bandwidth control */
#else
uint64_t bw_ctl : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_spx0_pll_bw_ctl_s cn38xx;
struct cvmx_spx0_pll_bw_ctl_s cn38xxp2;
} cvmx_spx0_pll_bw_ctl_t;
/**
* cvmx_spx0_pll_setting
*/
typedef union
{
uint64_t u64;
struct cvmx_spx0_pll_setting_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t setting : 17; /**< Core PLL setting */
#else
uint64_t setting : 17;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_spx0_pll_setting_s cn38xx;
struct cvmx_spx0_pll_setting_s cn38xxp2;
} cvmx_spx0_pll_setting_t;
/**
* cvmx_srx#_com_ctl
*
* SRX_COM_CTL - Spi receive common control
*
*
* Notes:
* Restrictions:
* Both the calendar table and the LEN and M parameters must be completely
* setup before writing the Interface enable (INF_EN) and Status channel
* enabled (ST_EN) asserted.
*/
typedef union
{
uint64_t u64;
struct cvmx_srxx_com_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t prts : 4; /**< Number of ports in the receiver (write: ports - 1)
- 0: 1 port
- 1: 2 ports
- 2: 3 ports
- ...
- 15: 16 ports */
uint64_t st_en : 1; /**< Status channel enabled
This is to allow configs without a status channel.
This bit should not be modified once the
interface is enabled. */
uint64_t reserved_1_2 : 2;
uint64_t inf_en : 1; /**< Interface enable
The master switch that enables the entire
interface. SRX will not validiate any data until
this bit is set. This bit should not be modified
once the interface is enabled. */
#else
uint64_t inf_en : 1;
uint64_t reserved_1_2 : 2;
uint64_t st_en : 1;
uint64_t prts : 4;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_srxx_com_ctl_s cn38xx;
struct cvmx_srxx_com_ctl_s cn38xxp2;
struct cvmx_srxx_com_ctl_s cn58xx;
struct cvmx_srxx_com_ctl_s cn58xxp1;
} cvmx_srxx_com_ctl_t;
/**
* cvmx_srx#_ign_rx_full
*
* SRX_IGN_RX_FULL - Ignore RX FIFO backpressure
*
*
* Notes:
* * IGNORE
* If a device can not or should not assert backpressure, then setting DROP
* will force STARVING status on the status channel for all ports. This
* eliminates any back pressure from N2.
*
* This implies that it's ok drop packets when the FIFOS fill up.
*
* A side effect of this mode is that the TPA Watcher will effectively be
* disabled. Since the DROP mode forces all TPA lines asserted, the TPA
* Watcher will never find a cycle where the TPA for the selected port is
* deasserted in order to increment its count.
*/
typedef union
{
uint64_t u64;
struct cvmx_srxx_ign_rx_full_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t ignore : 16; /**< This port should ignore backpressure hints from
GMX when the RX FIFO fills up
- 0: Use GMX backpressure
- 1: Ignore GMX backpressure */
#else
uint64_t ignore : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_srxx_ign_rx_full_s cn38xx;
struct cvmx_srxx_ign_rx_full_s cn38xxp2;
struct cvmx_srxx_ign_rx_full_s cn58xx;
struct cvmx_srxx_ign_rx_full_s cn58xxp1;
} cvmx_srxx_ign_rx_full_t;
/**
* cvmx_srx#_spi4_cal#
*
* specify the RSL base addresses for the block
* SRX_SPI4_CAL - Spi4 Calender table
* direct_calendar_write / direct_calendar_read
*
* Notes:
* There are 32 calendar table CSR's, each containing 4 entries for a
* total of 128 entries. In the above definition...
*
* n = calendar table offset * 4
*
* Example, offset 0x00 contains the calendar table entries 0, 1, 2, 3
* (with n == 0). Offset 0x10 is the 16th entry in the calendar table
* and would contain entries (16*4) = 64, 65, 66, and 67.
*
* Restrictions:
* Calendar table entry accesses (read or write) can only occur
* if the interface is disabled. All other accesses will be
* unpredictable.
*
* Both the calendar table and the LEN and M parameters must be
* completely setup before writing the Interface enable (INF_EN) and
* Status channel enabled (ST_EN) asserted.
*/
typedef union
{
uint64_t u64;
struct cvmx_srxx_spi4_calx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t oddpar : 1; /**< Odd parity over SRX_SPI4_CAL[15:0]
(^SRX_SPI4_CAL[16:0] === 1'b1) | $NS NS */
uint64_t prt3 : 4; /**< Status for port n+3 */
uint64_t prt2 : 4; /**< Status for port n+2 */
uint64_t prt1 : 4; /**< Status for port n+1 */
uint64_t prt0 : 4; /**< Status for port n+0 */
#else
uint64_t prt0 : 4;
uint64_t prt1 : 4;
uint64_t prt2 : 4;
uint64_t prt3 : 4;
uint64_t oddpar : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_srxx_spi4_calx_s cn38xx;
struct cvmx_srxx_spi4_calx_s cn38xxp2;
struct cvmx_srxx_spi4_calx_s cn58xx;
struct cvmx_srxx_spi4_calx_s cn58xxp1;
} cvmx_srxx_spi4_calx_t;
/**
* cvmx_srx#_spi4_stat
*
* SRX_SPI4_STAT - Spi4 status channel control
*
*
* Notes:
* Restrictions:
* Both the calendar table and the LEN and M parameters must be
* completely setup before writing the Interface enable (INF_EN) and
* Status channel enabled (ST_EN) asserted.
*
* Current rev only supports LVTTL status IO
*/
typedef union
{
uint64_t u64;
struct cvmx_srxx_spi4_stat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t m : 8; /**< CALENDAR_M (from spi4.2 spec) */
uint64_t reserved_7_7 : 1;
uint64_t len : 7; /**< CALENDAR_LEN (from spi4.2 spec) */
#else
uint64_t len : 7;
uint64_t reserved_7_7 : 1;
uint64_t m : 8;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_srxx_spi4_stat_s cn38xx;
struct cvmx_srxx_spi4_stat_s cn38xxp2;
struct cvmx_srxx_spi4_stat_s cn58xx;
struct cvmx_srxx_spi4_stat_s cn58xxp1;
} cvmx_srxx_spi4_stat_t;
/**
* cvmx_srx#_sw_tick_ctl
*
* SRX_SW_TICK_CTL - Create a software tick of Spi4 data. A write to this register will create a data tick.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_srxx_sw_tick_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t eop : 1; /**< SW Tick EOP
(PASS3 only) */
uint64_t sop : 1; /**< SW Tick SOP
(PASS3 only) */
uint64_t mod : 4; /**< SW Tick MOD - valid byte count
(PASS3 only) */
uint64_t opc : 4; /**< SW Tick ERR - packet had an error
(PASS3 only) */
uint64_t adr : 4; /**< SW Tick port address
(PASS3 only) */
#else
uint64_t adr : 4;
uint64_t opc : 4;
uint64_t mod : 4;
uint64_t sop : 1;
uint64_t eop : 1;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_srxx_sw_tick_ctl_s cn38xx;
struct cvmx_srxx_sw_tick_ctl_s cn58xx;
struct cvmx_srxx_sw_tick_ctl_s cn58xxp1;
} cvmx_srxx_sw_tick_ctl_t;
/**
* cvmx_srx#_sw_tick_dat
*
* SRX_SW_TICK_DAT - Create a software tick of Spi4 data
*
*/
typedef union
{
uint64_t u64;
struct cvmx_srxx_sw_tick_dat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t dat : 64; /**< Data tick when SRX_SW_TICK_CTL is written
(PASS3 only) */
#else
uint64_t dat : 64;
#endif
} s;
struct cvmx_srxx_sw_tick_dat_s cn38xx;
struct cvmx_srxx_sw_tick_dat_s cn58xx;
struct cvmx_srxx_sw_tick_dat_s cn58xxp1;
} cvmx_srxx_sw_tick_dat_t;
/**
* cvmx_stx#_arb_ctl
*
* STX_ARB_CTL - Spi transmit arbitration control
*
*
* Notes:
* If STX_ARB_CTL[MINTRN] is set in Spi4 mode, then the data_max_t
* parameter will have to be adjusted. Please see the
* STX_SPI4_DAT[MAX_T] section for additional information. In
* addition, the min_burst can only be guaranteed on the initial data
* burst of a given packet (i.e. the first data burst which contains
* the SOP tick). All subsequent bursts could be truncated by training
* sequences at any point during transmission and could be arbitrarily
* small. This mode is only for use in Spi4 mode.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_arb_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t mintrn : 1; /**< Hold off training cycles until STX_MIN_BST[MINB]
is satisfied */
uint64_t reserved_4_4 : 1;
uint64_t igntpa : 1; /**< User switch to ignore any TPA information from the
Spi interface. This CSR forces all TPA terms to
be masked out. It is only intended as backdoor
or debug feature. */
uint64_t reserved_0_2 : 3;
#else
uint64_t reserved_0_2 : 3;
uint64_t igntpa : 1;
uint64_t reserved_4_4 : 1;
uint64_t mintrn : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_stxx_arb_ctl_s cn38xx;
struct cvmx_stxx_arb_ctl_s cn38xxp2;
struct cvmx_stxx_arb_ctl_s cn58xx;
struct cvmx_stxx_arb_ctl_s cn58xxp1;
} cvmx_stxx_arb_ctl_t;
/**
* cvmx_stx#_bckprs_cnt
*
* Notes:
* This register reports the total number of cycles (STX data clks -
* stx_clk) in which the port defined in STX_STAT_CTL[BCKPRS] has lost TPA
* or is otherwise receiving backpressure.
*
* In Spi4 mode, this is defined as a loss of TPA which is indicated when
* the receiving device reports SATISFIED for the given port. The calendar
* status is brought into N2 on the spi4_tx*_sclk and synchronized into the
* N2 Spi TX clock domain which is 1/2 the frequency of the spi4_tx*_dclk
* clock (internally, this the stx_clk). The counter will update on the
* rising edge in which backpressure is reported.
*
* This register will be cleared when software writes all '1's to
* the STX_BCKPRS_CNT.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_bckprs_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Number of cycles when back-pressure is received
for port defined in STX_STAT_CTL[BCKPRS] */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_stxx_bckprs_cnt_s cn38xx;
struct cvmx_stxx_bckprs_cnt_s cn38xxp2;
struct cvmx_stxx_bckprs_cnt_s cn58xx;
struct cvmx_stxx_bckprs_cnt_s cn58xxp1;
} cvmx_stxx_bckprs_cnt_t;
/**
* cvmx_stx#_com_ctl
*
* STX_COM_CTL - TX Common Control Register
*
*
* Notes:
* Restrictions:
* Both the calendar table and the LEN and M parameters must be
* completely setup before writing the Interface enable (INF_EN) and
* Status channel enabled (ST_EN) asserted.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_com_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t st_en : 1; /**< Status channel enabled */
uint64_t reserved_1_2 : 2;
uint64_t inf_en : 1; /**< Interface enable */
#else
uint64_t inf_en : 1;
uint64_t reserved_1_2 : 2;
uint64_t st_en : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_stxx_com_ctl_s cn38xx;
struct cvmx_stxx_com_ctl_s cn38xxp2;
struct cvmx_stxx_com_ctl_s cn58xx;
struct cvmx_stxx_com_ctl_s cn58xxp1;
} cvmx_stxx_com_ctl_t;
/**
* cvmx_stx#_dip_cnt
*
* Notes:
* * DIPMAX
* This counts the number of consecutive DIP2 states in which the the
* received DIP2 is bad. The expected range is 1-15 cycles with the
* value of 0 meaning disabled.
*
* * FRMMAX
* This counts the number of consecutive unexpected framing patterns (11)
* states. The expected range is 1-15 cycles with the value of 0 meaning
* disabled.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_dip_cnt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t frmmax : 4; /**< Number of consecutive unexpected framing patterns
before loss of sync */
uint64_t dipmax : 4; /**< Number of consecutive DIP2 error before loss
of sync */
#else
uint64_t dipmax : 4;
uint64_t frmmax : 4;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_stxx_dip_cnt_s cn38xx;
struct cvmx_stxx_dip_cnt_s cn38xxp2;
struct cvmx_stxx_dip_cnt_s cn58xx;
struct cvmx_stxx_dip_cnt_s cn58xxp1;
} cvmx_stxx_dip_cnt_t;
/**
* cvmx_stx#_ign_cal
*
* STX_IGN_CAL - Ignore Calendar Status from Spi4 Status Channel
*
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_ign_cal_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t igntpa : 16; /**< Ignore Calendar Status from Spi4 Status Channel
per Spi4 port
- 0: Use the status channel info
- 1: Grant the given port MAX_BURST1 credits */
#else
uint64_t igntpa : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_stxx_ign_cal_s cn38xx;
struct cvmx_stxx_ign_cal_s cn38xxp2;
struct cvmx_stxx_ign_cal_s cn58xx;
struct cvmx_stxx_ign_cal_s cn58xxp1;
} cvmx_stxx_ign_cal_t;
/**
* cvmx_stx#_int_msk
*
* Notes:
* If the bit is enabled, then the coresponding exception condition will
* result in an interrupt to the system.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_int_msk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t frmerr : 1; /**< FRMCNT has exceeded STX_DIP_CNT[MAXFRM] */
uint64_t unxfrm : 1; /**< Unexpected framing sequence */
uint64_t nosync : 1; /**< ERRCNT has exceeded STX_DIP_CNT[MAXDIP] */
uint64_t diperr : 1; /**< DIP2 error on the Spi4 Status channel */
uint64_t datovr : 1; /**< Spi4 FIFO overflow error */
uint64_t ovrbst : 1; /**< Transmit packet burst too big */
uint64_t calpar1 : 1; /**< STX Calendar Table Parity Error Bank1 */
uint64_t calpar0 : 1; /**< STX Calendar Table Parity Error Bank0 */
#else
uint64_t calpar0 : 1;
uint64_t calpar1 : 1;
uint64_t ovrbst : 1;
uint64_t datovr : 1;
uint64_t diperr : 1;
uint64_t nosync : 1;
uint64_t unxfrm : 1;
uint64_t frmerr : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_stxx_int_msk_s cn38xx;
struct cvmx_stxx_int_msk_s cn38xxp2;
struct cvmx_stxx_int_msk_s cn58xx;
struct cvmx_stxx_int_msk_s cn58xxp1;
} cvmx_stxx_int_msk_t;
/**
* cvmx_stx#_int_reg
*
* Notes:
* * CALPAR0
* This bit indicates that the Spi4 calendar table encountered a parity
* error on bank0 of the calendar table memory. This error bit is
* associated with the calendar table on the TX interface - the interface
* that drives the Spi databus. The calendar table is used in Spi4 mode
* when using the status channel. Parity errors can occur during normal
* operation when the calendar table is constantly being read for the port
* information, or during initialization time, when the user has access.
* This errors will force the the status channel to the reset state and
* begin driving training sequences. The status channel will also reset.
* Software must follow the init sequence to resynch the interface. This
* includes toggling INF_EN which will cancel all outstanding accumulated
* credits.
*
* * CALPAR1
* Identical to CALPAR0 except that it indicates that the error occured
* on bank1 (instead of bank0).
*
* * OVRBST
* STX can track upto a 512KB data burst. Any packet larger than that is
* illegal and will cause confusion in the STX state machine. BMI is
* responsible for throwing away these out of control packets from the
* input and the Execs should never generate them on the output. This is
* a fatal error and should have STX_INT_SYNC[OVRBST] set.
*
* * DATOVR
* FIFO where the Spi4 data ramps upto its transmit frequency has
* overflowed. This is a fatal error and should have
* STX_INT_SYNC[DATOVR] set.
*
* * DIPERR
* This bit will fire if any DIP2 error is caught by the Spi4 status
* channel.
*
* * NOSYNC
* This bit indicates that the number of consecutive DIP2 errors exceeds
* STX_DIP_CNT[MAXDIP] and that the interface should be taken down. The
* datapath will be notified and send continuous training sequences until
* software resynchronizes the interface. This error condition should
* have STX_INT_SYNC[NOSYNC] set.
*
* * UNXFRM
* Unexpected framing data was seen on the status channel.
*
* * FRMERR
* This bit indicates that the number of consecutive unexpected framing
* sequences STX_DIP_CNT[MAXFRM] and that the interface should be taken
* down. The datapath will be notified and send continuous training
* sequences until software resynchronizes the interface. This error
* condition should have STX_INT_SYNC[FRMERR] set.
*
* * SYNCERR
* Indicates that an exception marked in STX_INT_SYNC has occured and the
* TX datapath is disabled. It is recommended that the OVRBST, DATOVR,
* NOSYNC, and FRMERR error conditions all have their bits set in the
* STX_INT_SYNC register.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_int_reg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t syncerr : 1; /**< Interface encountered a fatal error */
uint64_t frmerr : 1; /**< FRMCNT has exceeded STX_DIP_CNT[MAXFRM] */
uint64_t unxfrm : 1; /**< Unexpected framing sequence */
uint64_t nosync : 1; /**< ERRCNT has exceeded STX_DIP_CNT[MAXDIP] */
uint64_t diperr : 1; /**< DIP2 error on the Spi4 Status channel */
uint64_t datovr : 1; /**< Spi4 FIFO overflow error */
uint64_t ovrbst : 1; /**< Transmit packet burst too big */
uint64_t calpar1 : 1; /**< STX Calendar Table Parity Error Bank1 */
uint64_t calpar0 : 1; /**< STX Calendar Table Parity Error Bank0 */
#else
uint64_t calpar0 : 1;
uint64_t calpar1 : 1;
uint64_t ovrbst : 1;
uint64_t datovr : 1;
uint64_t diperr : 1;
uint64_t nosync : 1;
uint64_t unxfrm : 1;
uint64_t frmerr : 1;
uint64_t syncerr : 1;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_stxx_int_reg_s cn38xx;
struct cvmx_stxx_int_reg_s cn38xxp2;
struct cvmx_stxx_int_reg_s cn58xx;
struct cvmx_stxx_int_reg_s cn58xxp1;
} cvmx_stxx_int_reg_t;
/**
* cvmx_stx#_int_sync
*
* Notes:
* If the bit is enabled, then the coresponding exception condition is flagged
* to be fatal. In Spi4 mode, the exception condition will result in a loss
* of sync condition on the Spi4 interface and the datapath will send
* continuous traing sequences.
*
* It is recommended that software set the OVRBST, DATOVR, NOSYNC, and
* FRMERR errors as synchronization events. Software is free to
* synchronize the bus on other conditions, but this is the minimum
* recommended set.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_int_sync_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_8_63 : 56;
uint64_t frmerr : 1; /**< FRMCNT has exceeded STX_DIP_CNT[MAXFRM] */
uint64_t unxfrm : 1; /**< Unexpected framing sequence */
uint64_t nosync : 1; /**< ERRCNT has exceeded STX_DIP_CNT[MAXDIP] */
uint64_t diperr : 1; /**< DIP2 error on the Spi4 Status channel */
uint64_t datovr : 1; /**< Spi4 FIFO overflow error */
uint64_t ovrbst : 1; /**< Transmit packet burst too big */
uint64_t calpar1 : 1; /**< STX Calendar Table Parity Error Bank1 */
uint64_t calpar0 : 1; /**< STX Calendar Table Parity Error Bank0 */
#else
uint64_t calpar0 : 1;
uint64_t calpar1 : 1;
uint64_t ovrbst : 1;
uint64_t datovr : 1;
uint64_t diperr : 1;
uint64_t nosync : 1;
uint64_t unxfrm : 1;
uint64_t frmerr : 1;
uint64_t reserved_8_63 : 56;
#endif
} s;
struct cvmx_stxx_int_sync_s cn38xx;
struct cvmx_stxx_int_sync_s cn38xxp2;
struct cvmx_stxx_int_sync_s cn58xx;
struct cvmx_stxx_int_sync_s cn58xxp1;
} cvmx_stxx_int_sync_t;
/**
* cvmx_stx#_min_bst
*
* STX_MIN_BST - Min Burst to enforce when inserting training sequence
*
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_min_bst_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_9_63 : 55;
uint64_t minb : 9; /**< When STX_ARB_CTL[MINTRN] is set, MINB indicates
the number of 8B blocks to send before inserting
a training sequence. Normally MINB will be set
to GMX_TX_SPI_THRESH[THRESH]. MINB should always
be set to an even number (ie. multiple of 16B) */
#else
uint64_t minb : 9;
uint64_t reserved_9_63 : 55;
#endif
} s;
struct cvmx_stxx_min_bst_s cn38xx;
struct cvmx_stxx_min_bst_s cn38xxp2;
struct cvmx_stxx_min_bst_s cn58xx;
struct cvmx_stxx_min_bst_s cn58xxp1;
} cvmx_stxx_min_bst_t;
/**
* cvmx_stx#_spi4_cal#
*
* specify the RSL base addresses for the block
* STX_SPI4_CAL - Spi4 Calender table
* direct_calendar_write / direct_calendar_read
*
* Notes:
* There are 32 calendar table CSR's, each containing 4 entries for a
* total of 128 entries. In the above definition...
*
* n = calendar table offset * 4
*
* Example, offset 0x00 contains the calendar table entries 0, 1, 2, 3
* (with n == 0). Offset 0x10 is the 16th entry in the calendar table
* and would contain entries (16*4) = 64, 65, 66, and 67.
*
* Restrictions:
* Calendar table entry accesses (read or write) can only occur
* if the interface is disabled. All other accesses will be
* unpredictable.
*
* Both the calendar table and the LEN and M parameters must be
* completely setup before writing the Interface enable (INF_EN) and
* Status channel enabled (ST_EN) asserted.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_spi4_calx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t oddpar : 1; /**< Odd parity over STX_SPI4_CAL[15:0]
(^STX_SPI4_CAL[16:0] === 1'b1) | $NS NS */
uint64_t prt3 : 4; /**< Status for port n+3 */
uint64_t prt2 : 4; /**< Status for port n+2 */
uint64_t prt1 : 4; /**< Status for port n+1 */
uint64_t prt0 : 4; /**< Status for port n+0 */
#else
uint64_t prt0 : 4;
uint64_t prt1 : 4;
uint64_t prt2 : 4;
uint64_t prt3 : 4;
uint64_t oddpar : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_stxx_spi4_calx_s cn38xx;
struct cvmx_stxx_spi4_calx_s cn38xxp2;
struct cvmx_stxx_spi4_calx_s cn58xx;
struct cvmx_stxx_spi4_calx_s cn58xxp1;
} cvmx_stxx_spi4_calx_t;
/**
* cvmx_stx#_spi4_dat
*
* STX_SPI4_DAT - Spi4 datapath channel control register
*
*
* Notes:
* Restrictions:
* * DATA_MAX_T must be in MOD 4 cycles
*
* * DATA_MAX_T must at least 0x20
*
* * DATA_MAX_T == 0 or ALPHA == 0 will disable the training sequnce
*
* * If STX_ARB_CTL[MINTRN] is set, then training cycles will stall
* waiting for min bursts to complete. In the worst case, this will
* add the entire min burst transmission time to the interval between
* trainging sequence. The observed MAX_T on the Spi4 bus will be...
*
* STX_SPI4_DAT[MAX_T] + (STX_MIN_BST[MINB] * 4)
*
* If STX_ARB_CTL[MINTRN] is set in Spi4 mode, then the data_max_t
* parameter will have to be adjusted. Please see the
* STX_SPI4_DAT[MAX_T] section for additional information. In
* addition, the min_burst can only be guaranteed on the initial data
* burst of a given packet (i.e. the first data burst which contains
* the SOP tick). All subsequent bursts could be truncated by training
* sequences at any point during transmission and could be arbitrarily
* small. This mode is only for use in Spi4 mode.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_spi4_dat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t alpha : 16; /**< alpha (from spi4.2 spec) */
uint64_t max_t : 16; /**< DATA_MAX_T (from spi4.2 spec) */
#else
uint64_t max_t : 16;
uint64_t alpha : 16;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_stxx_spi4_dat_s cn38xx;
struct cvmx_stxx_spi4_dat_s cn38xxp2;
struct cvmx_stxx_spi4_dat_s cn58xx;
struct cvmx_stxx_spi4_dat_s cn58xxp1;
} cvmx_stxx_spi4_dat_t;
/**
* cvmx_stx#_spi4_stat
*
* STX_SPI4_STAT - Spi4 status channel control register
*
*
* Notes:
* Restrictions:
* Both the calendar table and the LEN and M parameters must be
* completely setup before writing the Interface enable (INF_EN) and
* Status channel enabled (ST_EN) asserted.
*
* The calendar table will only be enabled when LEN > 0.
*
* Current rev will only support LVTTL status IO.
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_spi4_stat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t m : 8; /**< CALENDAR_M (from spi4.2 spec) */
uint64_t reserved_7_7 : 1;
uint64_t len : 7; /**< CALENDAR_LEN (from spi4.2 spec) */
#else
uint64_t len : 7;
uint64_t reserved_7_7 : 1;
uint64_t m : 8;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_stxx_spi4_stat_s cn38xx;
struct cvmx_stxx_spi4_stat_s cn38xxp2;
struct cvmx_stxx_spi4_stat_s cn58xx;
struct cvmx_stxx_spi4_stat_s cn58xxp1;
} cvmx_stxx_spi4_stat_t;
/**
* cvmx_stx#_stat_bytes_hi
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_stat_bytes_hi_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Number of bytes sent (CNT[63:32]) */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_stxx_stat_bytes_hi_s cn38xx;
struct cvmx_stxx_stat_bytes_hi_s cn38xxp2;
struct cvmx_stxx_stat_bytes_hi_s cn58xx;
struct cvmx_stxx_stat_bytes_hi_s cn58xxp1;
} cvmx_stxx_stat_bytes_hi_t;
/**
* cvmx_stx#_stat_bytes_lo
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_stat_bytes_lo_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Number of bytes sent (CNT[31:0]) */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_stxx_stat_bytes_lo_s cn38xx;
struct cvmx_stxx_stat_bytes_lo_s cn38xxp2;
struct cvmx_stxx_stat_bytes_lo_s cn58xx;
struct cvmx_stxx_stat_bytes_lo_s cn58xxp1;
} cvmx_stxx_stat_bytes_lo_t;
/**
* cvmx_stx#_stat_ctl
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_stat_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_5_63 : 59;
uint64_t clr : 1; /**< Clear all statistics counters
- STX_STAT_PKT_XMT
- STX_STAT_BYTES_HI
- STX_STAT_BYTES_LO */
uint64_t bckprs : 4; /**< The selected port for STX_BCKPRS_CNT */
#else
uint64_t bckprs : 4;
uint64_t clr : 1;
uint64_t reserved_5_63 : 59;
#endif
} s;
struct cvmx_stxx_stat_ctl_s cn38xx;
struct cvmx_stxx_stat_ctl_s cn38xxp2;
struct cvmx_stxx_stat_ctl_s cn58xx;
struct cvmx_stxx_stat_ctl_s cn58xxp1;
} cvmx_stxx_stat_ctl_t;
/**
* cvmx_stx#_stat_pkt_xmt
*/
typedef union
{
uint64_t u64;
struct cvmx_stxx_stat_pkt_xmt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t cnt : 32; /**< Number of packets sent */
#else
uint64_t cnt : 32;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_stxx_stat_pkt_xmt_s cn38xx;
struct cvmx_stxx_stat_pkt_xmt_s cn38xxp2;
struct cvmx_stxx_stat_pkt_xmt_s cn58xx;
struct cvmx_stxx_stat_pkt_xmt_s cn58xxp1;
} cvmx_stxx_stat_pkt_xmt_t;
/**
* cvmx_tim_mem_debug0
*
* Notes:
* Internal per-ring state intended for debug use only - tim.ctl[47:0]
* This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_mem_debug0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t ena : 1; /**< Ring timer enable */
uint64_t reserved_46_46 : 1;
uint64_t count : 22; /**< Time offset for the ring
Set to INTERVAL and counts down by 1 every 1024
cycles when ENA==1. The HW forces a bucket
traversal (and resets COUNT to INTERVAL) whenever
the decrement would cause COUNT to go negative.
COUNT is unpredictable whenever ENA==0.
COUNT is reset to INTERVAL whenever TIM_MEM_RING1
is written for the ring. */
uint64_t reserved_22_23 : 2;
uint64_t interval : 22; /**< Timer interval - 1 */
#else
uint64_t interval : 22;
uint64_t reserved_22_23 : 2;
uint64_t count : 22;
uint64_t reserved_46_46 : 1;
uint64_t ena : 1;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_tim_mem_debug0_s cn30xx;
struct cvmx_tim_mem_debug0_s cn31xx;
struct cvmx_tim_mem_debug0_s cn38xx;
struct cvmx_tim_mem_debug0_s cn38xxp2;
struct cvmx_tim_mem_debug0_s cn50xx;
struct cvmx_tim_mem_debug0_s cn52xx;
struct cvmx_tim_mem_debug0_s cn52xxp1;
struct cvmx_tim_mem_debug0_s cn56xx;
struct cvmx_tim_mem_debug0_s cn56xxp1;
struct cvmx_tim_mem_debug0_s cn58xx;
struct cvmx_tim_mem_debug0_s cn58xxp1;
} cvmx_tim_mem_debug0_t;
/**
* cvmx_tim_mem_debug1
*
* Notes:
* Internal per-ring state intended for debug use only - tim.sta[63:0]
* This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_mem_debug1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t bucket : 13; /**< Current bucket[12:0]
Reset to 0 whenever TIM_MEM_RING0 is written for
the ring. Incremented (modulo BSIZE) once per
bucket traversal.
See TIM_MEM_DEBUG2[BUCKET]. */
uint64_t base : 31; /**< Pointer[35:5] to bucket[0] */
uint64_t bsize : 20; /**< Number of buckets - 1 */
#else
uint64_t bsize : 20;
uint64_t base : 31;
uint64_t bucket : 13;
#endif
} s;
struct cvmx_tim_mem_debug1_s cn30xx;
struct cvmx_tim_mem_debug1_s cn31xx;
struct cvmx_tim_mem_debug1_s cn38xx;
struct cvmx_tim_mem_debug1_s cn38xxp2;
struct cvmx_tim_mem_debug1_s cn50xx;
struct cvmx_tim_mem_debug1_s cn52xx;
struct cvmx_tim_mem_debug1_s cn52xxp1;
struct cvmx_tim_mem_debug1_s cn56xx;
struct cvmx_tim_mem_debug1_s cn56xxp1;
struct cvmx_tim_mem_debug1_s cn58xx;
struct cvmx_tim_mem_debug1_s cn58xxp1;
} cvmx_tim_mem_debug1_t;
/**
* cvmx_tim_mem_debug2
*
* Notes:
* Internal per-ring state intended for debug use only - tim.sta[95:64]
* This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_mem_debug2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_24_63 : 40;
uint64_t cpool : 3; /**< Free list used to free chunks */
uint64_t csize : 13; /**< Number of words per chunk */
uint64_t reserved_7_7 : 1;
uint64_t bucket : 7; /**< Current bucket[19:13]
See TIM_MEM_DEBUG1[BUCKET]. */
#else
uint64_t bucket : 7;
uint64_t reserved_7_7 : 1;
uint64_t csize : 13;
uint64_t cpool : 3;
uint64_t reserved_24_63 : 40;
#endif
} s;
struct cvmx_tim_mem_debug2_s cn30xx;
struct cvmx_tim_mem_debug2_s cn31xx;
struct cvmx_tim_mem_debug2_s cn38xx;
struct cvmx_tim_mem_debug2_s cn38xxp2;
struct cvmx_tim_mem_debug2_s cn50xx;
struct cvmx_tim_mem_debug2_s cn52xx;
struct cvmx_tim_mem_debug2_s cn52xxp1;
struct cvmx_tim_mem_debug2_s cn56xx;
struct cvmx_tim_mem_debug2_s cn56xxp1;
struct cvmx_tim_mem_debug2_s cn58xx;
struct cvmx_tim_mem_debug2_s cn58xxp1;
} cvmx_tim_mem_debug2_t;
/**
* cvmx_tim_mem_ring0
*
* Notes:
* TIM_MEM_RING0 must not be written for a ring when TIM_MEM_RING1[ENA] is set for the ring.
* Every write to TIM_MEM_RING0 clears the current bucket for the ring. (The current bucket is
* readable via TIM_MEM_DEBUG2[BUCKET],TIM_MEM_DEBUG1[BUCKET].)
* BASE is a 32-byte aligned pointer[35:0]. Only pointer[35:5] are stored because pointer[4:0] = 0.
* This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_mem_ring0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_55_63 : 9;
uint64_t first_bucket : 31; /**< Pointer[35:5] to bucket[0] */
uint64_t num_buckets : 20; /**< Number of buckets - 1 */
uint64_t ring : 4; /**< Ring ID */
#else
uint64_t ring : 4;
uint64_t num_buckets : 20;
uint64_t first_bucket : 31;
uint64_t reserved_55_63 : 9;
#endif
} s;
struct cvmx_tim_mem_ring0_s cn30xx;
struct cvmx_tim_mem_ring0_s cn31xx;
struct cvmx_tim_mem_ring0_s cn38xx;
struct cvmx_tim_mem_ring0_s cn38xxp2;
struct cvmx_tim_mem_ring0_s cn50xx;
struct cvmx_tim_mem_ring0_s cn52xx;
struct cvmx_tim_mem_ring0_s cn52xxp1;
struct cvmx_tim_mem_ring0_s cn56xx;
struct cvmx_tim_mem_ring0_s cn56xxp1;
struct cvmx_tim_mem_ring0_s cn58xx;
struct cvmx_tim_mem_ring0_s cn58xxp1;
} cvmx_tim_mem_ring0_t;
/**
* cvmx_tim_mem_ring1
*
* Notes:
* After a 1->0 transition on ENA, the HW will still complete a bucket traversal for the ring
* if it was pending or active prior to the transition. (SW must delay to ensure the completion
* of the traversal before reprogramming the ring.)
* Every write to TIM_MEM_RING1 resets the current time offset for the ring to the INTERVAL value.
* (The current time offset for the ring is readable via TIM_MEM_DEBUG0[COUNT].)
* CSIZE must be at least 16. It is illegal to program CSIZE to a value that is less than 16.
* This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any
* CSR read operations to this address can be performed.
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_mem_ring1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_43_63 : 21;
uint64_t enable : 1; /**< Ring timer enable
When clear, the ring is disabled and TIM
will not traverse any new buckets for the ring. */
uint64_t pool : 3; /**< Free list used to free chunks */
uint64_t words_per_chunk : 13; /**< Number of words per chunk */
uint64_t interval : 22; /**< Timer interval - 1, measured in 1024 cycle ticks */
uint64_t ring : 4; /**< Ring ID */
#else
uint64_t ring : 4;
uint64_t interval : 22;
uint64_t words_per_chunk : 13;
uint64_t pool : 3;
uint64_t enable : 1;
uint64_t reserved_43_63 : 21;
#endif
} s;
struct cvmx_tim_mem_ring1_s cn30xx;
struct cvmx_tim_mem_ring1_s cn31xx;
struct cvmx_tim_mem_ring1_s cn38xx;
struct cvmx_tim_mem_ring1_s cn38xxp2;
struct cvmx_tim_mem_ring1_s cn50xx;
struct cvmx_tim_mem_ring1_s cn52xx;
struct cvmx_tim_mem_ring1_s cn52xxp1;
struct cvmx_tim_mem_ring1_s cn56xx;
struct cvmx_tim_mem_ring1_s cn56xxp1;
struct cvmx_tim_mem_ring1_s cn58xx;
struct cvmx_tim_mem_ring1_s cn58xxp1;
} cvmx_tim_mem_ring1_t;
/**
* cvmx_tim_reg_bist_result
*
* Notes:
* Access to the internal BiST results
* Each bit is the BiST result of an individual memory (per bit, 0=pass and 1=fail).
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_reg_bist_result_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t sta : 2; /**< BiST result of the STA memories (0=pass, !0=fail) */
uint64_t ncb : 1; /**< BiST result of the NCB memories (0=pass, !0=fail) */
uint64_t ctl : 1; /**< BiST result of the CTL memories (0=pass, !0=fail) */
#else
uint64_t ctl : 1;
uint64_t ncb : 1;
uint64_t sta : 2;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_tim_reg_bist_result_s cn30xx;
struct cvmx_tim_reg_bist_result_s cn31xx;
struct cvmx_tim_reg_bist_result_s cn38xx;
struct cvmx_tim_reg_bist_result_s cn38xxp2;
struct cvmx_tim_reg_bist_result_s cn50xx;
struct cvmx_tim_reg_bist_result_s cn52xx;
struct cvmx_tim_reg_bist_result_s cn52xxp1;
struct cvmx_tim_reg_bist_result_s cn56xx;
struct cvmx_tim_reg_bist_result_s cn56xxp1;
struct cvmx_tim_reg_bist_result_s cn58xx;
struct cvmx_tim_reg_bist_result_s cn58xxp1;
} cvmx_tim_reg_bist_result_t;
/**
* cvmx_tim_reg_error
*
* Notes:
* A ring is in error if its interval has elapsed more than once without having been serviced.
* During a CSR write to this register, the write data is used as a mask to clear the selected mask
* bits (mask'[15:0] = mask[15:0] & ~write_data[15:0]).
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_reg_error_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t mask : 16; /**< Bit mask indicating the rings in error */
#else
uint64_t mask : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_tim_reg_error_s cn30xx;
struct cvmx_tim_reg_error_s cn31xx;
struct cvmx_tim_reg_error_s cn38xx;
struct cvmx_tim_reg_error_s cn38xxp2;
struct cvmx_tim_reg_error_s cn50xx;
struct cvmx_tim_reg_error_s cn52xx;
struct cvmx_tim_reg_error_s cn52xxp1;
struct cvmx_tim_reg_error_s cn56xx;
struct cvmx_tim_reg_error_s cn56xxp1;
struct cvmx_tim_reg_error_s cn58xx;
struct cvmx_tim_reg_error_s cn58xxp1;
} cvmx_tim_reg_error_t;
/**
* cvmx_tim_reg_flags
*
* Notes:
* TIM has a counter that causes a periodic tick every 1024 cycles. This counter is shared by all
* rings. (Each tick causes the HW to decrement the time offset (i.e. COUNT) for all enabled rings.)
* When ENA_TIM==0, the HW stops this shared periodic counter, so there are no more ticks, and there
* are no more new bucket traversals (for any ring).
*
* If ENA_TIM transitions 1->0, TIM will no longer create new bucket traversals, but there may
* have been previous ones. If there are ring bucket traversals that were already pending but
* not currently active (i.e. bucket traversals that need to be done by the HW, but haven't been yet)
* during this ENA_TIM 1->0 transition, then these bucket traversals will remain pending until
* ENA_TIM is later set to one. Bucket traversals that were already in progress will complete
* after the 1->0 ENA_TIM transition, though.
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_reg_flags_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t reset : 1; /**< Reset oneshot pulse for free-running structures */
uint64_t enable_dwb : 1; /**< Enables non-zero DonwWriteBacks when set
When set, enables the use of
DontWriteBacks during the buffer freeing
operations. */
uint64_t enable_timers : 1; /**< Enables the TIM section when set
When set, TIM is in normal operation.
When clear, time is effectively stopped for all
rings in TIM. */
#else
uint64_t enable_timers : 1;
uint64_t enable_dwb : 1;
uint64_t reset : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_tim_reg_flags_s cn30xx;
struct cvmx_tim_reg_flags_s cn31xx;
struct cvmx_tim_reg_flags_s cn38xx;
struct cvmx_tim_reg_flags_s cn38xxp2;
struct cvmx_tim_reg_flags_s cn50xx;
struct cvmx_tim_reg_flags_s cn52xx;
struct cvmx_tim_reg_flags_s cn52xxp1;
struct cvmx_tim_reg_flags_s cn56xx;
struct cvmx_tim_reg_flags_s cn56xxp1;
struct cvmx_tim_reg_flags_s cn58xx;
struct cvmx_tim_reg_flags_s cn58xxp1;
} cvmx_tim_reg_flags_t;
/**
* cvmx_tim_reg_int_mask
*
* Notes:
* Note that this CSR is present only in chip revisions beginning with pass2.
* When mask bit is set, the interrupt is enabled.
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_reg_int_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t mask : 16; /**< Bit mask corresponding to TIM_REG_ERROR.MASK above */
#else
uint64_t mask : 16;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_tim_reg_int_mask_s cn30xx;
struct cvmx_tim_reg_int_mask_s cn31xx;
struct cvmx_tim_reg_int_mask_s cn38xx;
struct cvmx_tim_reg_int_mask_s cn38xxp2;
struct cvmx_tim_reg_int_mask_s cn50xx;
struct cvmx_tim_reg_int_mask_s cn52xx;
struct cvmx_tim_reg_int_mask_s cn52xxp1;
struct cvmx_tim_reg_int_mask_s cn56xx;
struct cvmx_tim_reg_int_mask_s cn56xxp1;
struct cvmx_tim_reg_int_mask_s cn58xx;
struct cvmx_tim_reg_int_mask_s cn58xxp1;
} cvmx_tim_reg_int_mask_t;
/**
* cvmx_tim_reg_read_idx
*
* Notes:
* Provides the read index during a CSR read operation to any of the CSRs that are physically stored
* as memories. The names of these CSRs begin with the prefix "TIM_MEM_".
* IDX[7:0] is the read index. INC[7:0] is an increment that is added to IDX[7:0] after any CSR read.
* The intended use is to initially write this CSR such that IDX=0 and INC=1. Then, the entire
* contents of a CSR memory can be read with consecutive CSR read commands.
*/
typedef union
{
uint64_t u64;
struct cvmx_tim_reg_read_idx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t inc : 8; /**< Increment to add to current index for next index */
uint64_t index : 8; /**< Index to use for next memory CSR read */
#else
uint64_t index : 8;
uint64_t inc : 8;
uint64_t reserved_16_63 : 48;
#endif
} s;
struct cvmx_tim_reg_read_idx_s cn30xx;
struct cvmx_tim_reg_read_idx_s cn31xx;
struct cvmx_tim_reg_read_idx_s cn38xx;
struct cvmx_tim_reg_read_idx_s cn38xxp2;
struct cvmx_tim_reg_read_idx_s cn50xx;
struct cvmx_tim_reg_read_idx_s cn52xx;
struct cvmx_tim_reg_read_idx_s cn52xxp1;
struct cvmx_tim_reg_read_idx_s cn56xx;
struct cvmx_tim_reg_read_idx_s cn56xxp1;
struct cvmx_tim_reg_read_idx_s cn58xx;
struct cvmx_tim_reg_read_idx_s cn58xxp1;
} cvmx_tim_reg_read_idx_t;
/**
* cvmx_tra_bist_status
*
* TRA_BIST_STATUS = Trace Buffer BiST Status
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t tcf : 1; /**< Bist Results for TCF memory
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t tdf1 : 1; /**< Bist Results for TDF memory 1
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
uint64_t tdf0 : 1; /**< Bist Results for TCF memory 0
- 0: GOOD (or bist in progress/never run)
- 1: BAD */
#else
uint64_t tdf0 : 1;
uint64_t tdf1 : 1;
uint64_t tcf : 1;
uint64_t reserved_3_63 : 61;
#endif
} s;
struct cvmx_tra_bist_status_s cn31xx;
struct cvmx_tra_bist_status_s cn38xx;
struct cvmx_tra_bist_status_s cn38xxp2;
struct cvmx_tra_bist_status_s cn52xx;
struct cvmx_tra_bist_status_s cn52xxp1;
struct cvmx_tra_bist_status_s cn56xx;
struct cvmx_tra_bist_status_s cn56xxp1;
struct cvmx_tra_bist_status_s cn58xx;
struct cvmx_tra_bist_status_s cn58xxp1;
} cvmx_tra_bist_status_t;
/**
* cvmx_tra_ctl
*
* TRA_CTL = Trace Buffer Control
*
* Description:
*
* Notes:
* It is illegal to change the values of WRAP, TRIG_CTL, IGNORE_O while tracing (i.e. when ENA=1).
* Note that the following fields are present only in chip revisions beginning with pass2: IGNORE_O
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_15_63 : 49;
uint64_t ignore_o : 1; /**< Ignore overflow during wrap mode
If set and wrapping mode is enabled, then tracing
will not stop at the overflow condition. Each
write during an overflow will overwrite the
oldest, unread entry and the read pointer is
incremented by one entry. This bit has no effect
if WRAP=0. */
uint64_t mcd0_ena : 1; /**< MCD0 enable
If set and any PP sends the MCD0 signal, the
tracing is disabled. */
uint64_t mcd0_thr : 1; /**< MCD0_threshold
At a fill threshold event, sends an MCD0
wire pulse that can cause cores to enter debug
mode, if enabled. This MCD0 wire pulse will not
occur while (TRA_INT_STATUS.MCD0_THR == 1). */
uint64_t mcd0_trg : 1; /**< MCD0_trigger
At an end trigger event, sends an MCD0
wire pulse that can cause cores to enter debug
mode, if enabled. This MCD0 wire pulse will not
occur while (TRA_INT_STATUS.MCD0_TRG == 1). */
uint64_t ciu_thr : 1; /**< CIU_threshold
When set during a fill threshold event,
TRA_INT_STATUS[CIU_THR] is set, which can cause
core interrupts, if enabled. */
uint64_t ciu_trg : 1; /**< CIU_trigger
When set during an end trigger event,
TRA_INT_STATUS[CIU_TRG] is set, which can cause
core interrupts, if enabled. */
uint64_t full_thr : 2; /**< Full Threshhold
0=none
1=1/2 full
2=3/4 full
3=4/4 full */
uint64_t time_grn : 3; /**< Timestamp granularity
granularity=8^n cycles, n=0,1,2,3,4,5,6,7 */
uint64_t trig_ctl : 2; /**< Trigger Control
Note: trigger events are written to the trace
0=no triggers
1=trigger0=start trigger, trigger1=stop trigger
2=(trigger0 || trigger1)=start trigger
3=(trigger0 || trigger1)=stop trigger */
uint64_t wrap : 1; /**< Wrap mode
When WRAP=0, the trace buffer will disable itself
after having logged 1024 entries. When WRAP=1,
the trace buffer will never disable itself.
In this case, tracing may or may not be
temporarily suspended during the overflow
condition (see IGNORE_O above).
0=do not wrap
1=wrap */
uint64_t ena : 1; /**< Enable Trace
Master enable. Tracing only happens when ENA=1.
When ENA changes from 0 to 1, the read and write
pointers are reset to 0x00 to begin a new trace.
The MCD0 event may set ENA=0 (see MCD0_ENA
above). When using triggers, tracing occurs only
between start and stop triggers (including the
triggers themselves).
0=disable
1=enable */
#else
uint64_t ena : 1;
uint64_t wrap : 1;
uint64_t trig_ctl : 2;
uint64_t time_grn : 3;
uint64_t full_thr : 2;
uint64_t ciu_trg : 1;
uint64_t ciu_thr : 1;
uint64_t mcd0_trg : 1;
uint64_t mcd0_thr : 1;
uint64_t mcd0_ena : 1;
uint64_t ignore_o : 1;
uint64_t reserved_15_63 : 49;
#endif
} s;
struct cvmx_tra_ctl_s cn31xx;
struct cvmx_tra_ctl_s cn38xx;
struct cvmx_tra_ctl_s cn38xxp2;
struct cvmx_tra_ctl_s cn52xx;
struct cvmx_tra_ctl_s cn52xxp1;
struct cvmx_tra_ctl_s cn56xx;
struct cvmx_tra_ctl_s cn56xxp1;
struct cvmx_tra_ctl_s cn58xx;
struct cvmx_tra_ctl_s cn58xxp1;
} cvmx_tra_ctl_t;
/**
* cvmx_tra_cycles_since
*
* TRA_CYCLES_SINCE = Trace Buffer Cycles Since Last Write, Read/Write pointers
*
* Description:
*
* Notes:
* This CSR is obsolete. Use TRA_CYCLES_SINCE1 instead.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_cycles_since_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t cycles : 48; /**< Cycles since the last entry was written */
uint64_t rptr : 8; /**< Read pointer */
uint64_t wptr : 8; /**< Write pointer */
#else
uint64_t wptr : 8;
uint64_t rptr : 8;
uint64_t cycles : 48;
#endif
} s;
struct cvmx_tra_cycles_since_s cn31xx;
struct cvmx_tra_cycles_since_s cn38xx;
struct cvmx_tra_cycles_since_s cn38xxp2;
struct cvmx_tra_cycles_since_s cn52xx;
struct cvmx_tra_cycles_since_s cn52xxp1;
struct cvmx_tra_cycles_since_s cn56xx;
struct cvmx_tra_cycles_since_s cn56xxp1;
struct cvmx_tra_cycles_since_s cn58xx;
struct cvmx_tra_cycles_since_s cn58xxp1;
} cvmx_tra_cycles_since_t;
/**
* cvmx_tra_cycles_since1
*
* TRA_CYCLES_SINCE1 = Trace Buffer Cycles Since Last Write, Read/Write pointers
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_cycles_since1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t cycles : 40; /**< Cycles since the last entry was written */
uint64_t reserved_22_23 : 2;
uint64_t rptr : 10; /**< Read pointer */
uint64_t reserved_10_11 : 2;
uint64_t wptr : 10; /**< Write pointer */
#else
uint64_t wptr : 10;
uint64_t reserved_10_11 : 2;
uint64_t rptr : 10;
uint64_t reserved_22_23 : 2;
uint64_t cycles : 40;
#endif
} s;
struct cvmx_tra_cycles_since1_s cn52xx;
struct cvmx_tra_cycles_since1_s cn52xxp1;
struct cvmx_tra_cycles_since1_s cn56xx;
struct cvmx_tra_cycles_since1_s cn56xxp1;
struct cvmx_tra_cycles_since1_s cn58xx;
struct cvmx_tra_cycles_since1_s cn58xxp1;
} cvmx_tra_cycles_since1_t;
/**
* cvmx_tra_filt_adr_adr
*
* TRA_FILT_ADR_ADR = Trace Buffer Filter Address Address
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_filt_adr_adr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t adr : 36; /**< Unmasked Address
The combination of TRA_FILT_ADR_ADR and
TRA_FILT_ADR_MSK is a masked address to
enable tracing of only those commands whose
masked address matches */
#else
uint64_t adr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_tra_filt_adr_adr_s cn31xx;
struct cvmx_tra_filt_adr_adr_s cn38xx;
struct cvmx_tra_filt_adr_adr_s cn38xxp2;
struct cvmx_tra_filt_adr_adr_s cn52xx;
struct cvmx_tra_filt_adr_adr_s cn52xxp1;
struct cvmx_tra_filt_adr_adr_s cn56xx;
struct cvmx_tra_filt_adr_adr_s cn56xxp1;
struct cvmx_tra_filt_adr_adr_s cn58xx;
struct cvmx_tra_filt_adr_adr_s cn58xxp1;
} cvmx_tra_filt_adr_adr_t;
/**
* cvmx_tra_filt_adr_msk
*
* TRA_FILT_ADR_MSK = Trace Buffer Filter Address Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_filt_adr_msk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t adr : 36; /**< Address Mask
The combination of TRA_FILT_ADR_ADR and
TRA_FILT_ADR_MSK is a masked address to
enable tracing of only those commands whose
masked address matches. When a mask bit is not
set, the corresponding address bits are assumed
to match. Also, note that IOBDMAs do not have
proper addresses, so when TRA_FILT_CMD[IOBDMA]
is set, TRA_FILT_ADR_MSK must be zero to
guarantee that any IOBDMAs enter the trace. */
#else
uint64_t adr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_tra_filt_adr_msk_s cn31xx;
struct cvmx_tra_filt_adr_msk_s cn38xx;
struct cvmx_tra_filt_adr_msk_s cn38xxp2;
struct cvmx_tra_filt_adr_msk_s cn52xx;
struct cvmx_tra_filt_adr_msk_s cn52xxp1;
struct cvmx_tra_filt_adr_msk_s cn56xx;
struct cvmx_tra_filt_adr_msk_s cn56xxp1;
struct cvmx_tra_filt_adr_msk_s cn58xx;
struct cvmx_tra_filt_adr_msk_s cn58xxp1;
} cvmx_tra_filt_adr_msk_t;
/**
* cvmx_tra_filt_cmd
*
* TRA_FILT_CMD = Trace Buffer Filter Command Mask
*
* Description:
*
* Notes:
* Note that the trace buffer does not do proper IOBDMA address compares. Thus, if IOBDMA is set, then
* the address compare must be disabled (i.e. TRA_FILT_ADR_MSK set to zero) to guarantee that IOBDMAs
* enter the trace.
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_filt_cmd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t saa : 1; /**< Enable SAA tracing
0=disable, 1=enable */
uint64_t iobdma : 1; /**< Enable IOBDMA tracing
0=disable, 1=enable */
uint64_t iobst : 1; /**< Enable IOBST tracing
0=disable, 1=enable */
uint64_t iobld64 : 1; /**< Enable IOBLD64 tracing
0=disable, 1=enable */
uint64_t iobld32 : 1; /**< Enable IOBLD32 tracing
0=disable, 1=enable */
uint64_t iobld16 : 1; /**< Enable IOBLD16 tracing
0=disable, 1=enable */
uint64_t iobld8 : 1; /**< Enable IOBLD8 tracing
0=disable, 1=enable */
uint64_t stt : 1; /**< Enable STT tracing
0=disable, 1=enable */
uint64_t stp : 1; /**< Enable STP tracing
0=disable, 1=enable */
uint64_t stc : 1; /**< Enable STC tracing
0=disable, 1=enable */
uint64_t stf : 1; /**< Enable STF tracing
0=disable, 1=enable */
uint64_t ldt : 1; /**< Enable LDT tracing
0=disable, 1=enable */
uint64_t ldi : 1; /**< Enable LDI tracing
0=disable, 1=enable */
uint64_t ldd : 1; /**< Enable LDD tracing
0=disable, 1=enable */
uint64_t psl1 : 1; /**< Enable PSL1 tracing
0=disable, 1=enable */
uint64_t pl2 : 1; /**< Enable PL2 tracing
0=disable, 1=enable */
uint64_t dwb : 1; /**< Enable DWB tracing
0=disable, 1=enable */
#else
uint64_t dwb : 1;
uint64_t pl2 : 1;
uint64_t psl1 : 1;
uint64_t ldd : 1;
uint64_t ldi : 1;
uint64_t ldt : 1;
uint64_t stf : 1;
uint64_t stc : 1;
uint64_t stp : 1;
uint64_t stt : 1;
uint64_t iobld8 : 1;
uint64_t iobld16 : 1;
uint64_t iobld32 : 1;
uint64_t iobld64 : 1;
uint64_t iobst : 1;
uint64_t iobdma : 1;
uint64_t saa : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_tra_filt_cmd_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t iobdma : 1; /**< Enable IOBDMA tracing
0=disable, 1=enable */
uint64_t iobst : 1; /**< Enable IOBST tracing
0=disable, 1=enable */
uint64_t iobld64 : 1; /**< Enable IOBLD64 tracing
0=disable, 1=enable */
uint64_t iobld32 : 1; /**< Enable IOBLD32 tracing
0=disable, 1=enable */
uint64_t iobld16 : 1; /**< Enable IOBLD16 tracing
0=disable, 1=enable */
uint64_t iobld8 : 1; /**< Enable IOBLD8 tracing
0=disable, 1=enable */
uint64_t stt : 1; /**< Enable STT tracing
0=disable, 1=enable */
uint64_t stp : 1; /**< Enable STP tracing
0=disable, 1=enable */
uint64_t stc : 1; /**< Enable STC tracing
0=disable, 1=enable */
uint64_t stf : 1; /**< Enable STF tracing
0=disable, 1=enable */
uint64_t ldt : 1; /**< Enable LDT tracing
0=disable, 1=enable */
uint64_t ldi : 1; /**< Enable LDI tracing
0=disable, 1=enable */
uint64_t ldd : 1; /**< Enable LDD tracing
0=disable, 1=enable */
uint64_t psl1 : 1; /**< Enable PSL1 tracing
0=disable, 1=enable */
uint64_t pl2 : 1; /**< Enable PL2 tracing
0=disable, 1=enable */
uint64_t dwb : 1; /**< Enable DWB tracing
0=disable, 1=enable */
#else
uint64_t dwb : 1;
uint64_t pl2 : 1;
uint64_t psl1 : 1;
uint64_t ldd : 1;
uint64_t ldi : 1;
uint64_t ldt : 1;
uint64_t stf : 1;
uint64_t stc : 1;
uint64_t stp : 1;
uint64_t stt : 1;
uint64_t iobld8 : 1;
uint64_t iobld16 : 1;
uint64_t iobld32 : 1;
uint64_t iobld64 : 1;
uint64_t iobst : 1;
uint64_t iobdma : 1;
uint64_t reserved_16_63 : 48;
#endif
} cn31xx;
struct cvmx_tra_filt_cmd_cn31xx cn38xx;
struct cvmx_tra_filt_cmd_cn31xx cn38xxp2;
struct cvmx_tra_filt_cmd_s cn52xx;
struct cvmx_tra_filt_cmd_s cn52xxp1;
struct cvmx_tra_filt_cmd_s cn56xx;
struct cvmx_tra_filt_cmd_s cn56xxp1;
struct cvmx_tra_filt_cmd_s cn58xx;
struct cvmx_tra_filt_cmd_s cn58xxp1;
} cvmx_tra_filt_cmd_t;
/**
* cvmx_tra_filt_did
*
* TRA_FILT_DID = Trace Buffer Filter DestinationId Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_filt_did_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t illegal : 19; /**< Illegal destinations */
uint64_t pow : 1; /**< Enable tracing of requests to POW
(get work, add work, status/memory/index
loads, NULLRd loads, CSR's) */
uint64_t illegal2 : 3; /**< Illegal destinations */
uint64_t rng : 1; /**< Enable tracing of requests to RNG
(loads/IOBDMA's are legal) */
uint64_t zip : 1; /**< Enable tracing of requests to ZIP
(doorbell stores are legal) */
uint64_t dfa : 1; /**< Enable tracing of requests to DFA
(CSR's and operations are legal) */
uint64_t fpa : 1; /**< Enable tracing of requests to FPA
(alloc's (loads/IOBDMA's), frees (stores) are legal) */
uint64_t key : 1; /**< Enable tracing of requests to KEY memory
(loads/IOBDMA's/stores are legal) */
uint64_t pci : 1; /**< Enable tracing of requests to PCI and RSL-type
CSR's (RSL CSR's, PCI bus operations, PCI
CSR's) */
uint64_t illegal3 : 2; /**< Illegal destinations */
uint64_t mio : 1; /**< Enable tracing of CIU and GPIO CSR's */
#else
uint64_t mio : 1;
uint64_t illegal3 : 2;
uint64_t pci : 1;
uint64_t key : 1;
uint64_t fpa : 1;
uint64_t dfa : 1;
uint64_t zip : 1;
uint64_t rng : 1;
uint64_t illegal2 : 3;
uint64_t pow : 1;
uint64_t illegal : 19;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_tra_filt_did_s cn31xx;
struct cvmx_tra_filt_did_s cn38xx;
struct cvmx_tra_filt_did_s cn38xxp2;
struct cvmx_tra_filt_did_s cn52xx;
struct cvmx_tra_filt_did_s cn52xxp1;
struct cvmx_tra_filt_did_s cn56xx;
struct cvmx_tra_filt_did_s cn56xxp1;
struct cvmx_tra_filt_did_s cn58xx;
struct cvmx_tra_filt_did_s cn58xxp1;
} cvmx_tra_filt_did_t;
/**
* cvmx_tra_filt_sid
*
* TRA_FILT_SID = Trace Buffer Filter SourceId Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_filt_sid_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t dwb : 1; /**< Enable tracing of requests from the IOB DWB engine */
uint64_t iobreq : 1; /**< Enable tracing of requests from FPA,TIM,DFA,
PCI,ZIP,POW, and PKO (writes) */
uint64_t pko : 1; /**< Enable tracing of read requests from PKO */
uint64_t pki : 1; /**< Enable tracing of write requests from PIP/IPD */
uint64_t pp : 16; /**< Enable tracing from PP[N] with matching SourceID
0=disable, 1=enableper bit N where 0<=N<=15 */
#else
uint64_t pp : 16;
uint64_t pki : 1;
uint64_t pko : 1;
uint64_t iobreq : 1;
uint64_t dwb : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_tra_filt_sid_s cn31xx;
struct cvmx_tra_filt_sid_s cn38xx;
struct cvmx_tra_filt_sid_s cn38xxp2;
struct cvmx_tra_filt_sid_s cn52xx;
struct cvmx_tra_filt_sid_s cn52xxp1;
struct cvmx_tra_filt_sid_s cn56xx;
struct cvmx_tra_filt_sid_s cn56xxp1;
struct cvmx_tra_filt_sid_s cn58xx;
struct cvmx_tra_filt_sid_s cn58xxp1;
} cvmx_tra_filt_sid_t;
/**
* cvmx_tra_int_status
*
* TRA_INT_STATUS = Trace Buffer Interrupt Status
*
* Description:
*
* Notes:
* During a CSR write to this register, the write data is used as a mask to clear the selected status
* bits (status'[3:0] = status[3:0] & ~write_data[3:0]).
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_int_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_4_63 : 60;
uint64_t mcd0_thr : 1; /**< MCD0 full threshold interrupt status
0=trace buffer did not generate MCD0 wire pulse
1=trace buffer did generate MCD0 wire pulse
and prevents additional MCD0_THR MCD0 wire pulses */
uint64_t mcd0_trg : 1; /**< MCD0 end trigger interrupt status
0=trace buffer did not generate interrupt
1=trace buffer did generate interrupt
and prevents additional MCD0_TRG MCD0 wire pulses */
uint64_t ciu_thr : 1; /**< CIU full threshold interrupt status
0=trace buffer did not generate interrupt
1=trace buffer did generate interrupt */
uint64_t ciu_trg : 1; /**< CIU end trigger interrupt status
0=trace buffer did not generate interrupt
1=trace buffer did generate interrupt */
#else
uint64_t ciu_trg : 1;
uint64_t ciu_thr : 1;
uint64_t mcd0_trg : 1;
uint64_t mcd0_thr : 1;
uint64_t reserved_4_63 : 60;
#endif
} s;
struct cvmx_tra_int_status_s cn31xx;
struct cvmx_tra_int_status_s cn38xx;
struct cvmx_tra_int_status_s cn38xxp2;
struct cvmx_tra_int_status_s cn52xx;
struct cvmx_tra_int_status_s cn52xxp1;
struct cvmx_tra_int_status_s cn56xx;
struct cvmx_tra_int_status_s cn56xxp1;
struct cvmx_tra_int_status_s cn58xx;
struct cvmx_tra_int_status_s cn58xxp1;
} cvmx_tra_int_status_t;
/**
* cvmx_tra_read_dat
*
* TRA_READ_DAT = Trace Buffer Read Data
*
* Description:
*
* Notes:
* This CSR is a memory of 1024 entries. When the trace was enabled, the read pointer was set to entry
* 0 by hardware. Each read to this address increments the read pointer.
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_read_dat_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t data : 64; /**< Trace buffer data for current entry */
#else
uint64_t data : 64;
#endif
} s;
struct cvmx_tra_read_dat_s cn31xx;
struct cvmx_tra_read_dat_s cn38xx;
struct cvmx_tra_read_dat_s cn38xxp2;
struct cvmx_tra_read_dat_s cn52xx;
struct cvmx_tra_read_dat_s cn52xxp1;
struct cvmx_tra_read_dat_s cn56xx;
struct cvmx_tra_read_dat_s cn56xxp1;
struct cvmx_tra_read_dat_s cn58xx;
struct cvmx_tra_read_dat_s cn58xxp1;
} cvmx_tra_read_dat_t;
/**
* cvmx_tra_trig0_adr_adr
*
* TRA_TRIG0_ADR_ADR = Trace Buffer Filter Address Address
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig0_adr_adr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t adr : 36; /**< Unmasked Address
The combination of TRA_TRIG0_ADR_ADR and
TRA_TRIG0_ADR_MSK is a masked address to
enable tracing of only those commands whose
masked address matches */
#else
uint64_t adr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_tra_trig0_adr_adr_s cn31xx;
struct cvmx_tra_trig0_adr_adr_s cn38xx;
struct cvmx_tra_trig0_adr_adr_s cn38xxp2;
struct cvmx_tra_trig0_adr_adr_s cn52xx;
struct cvmx_tra_trig0_adr_adr_s cn52xxp1;
struct cvmx_tra_trig0_adr_adr_s cn56xx;
struct cvmx_tra_trig0_adr_adr_s cn56xxp1;
struct cvmx_tra_trig0_adr_adr_s cn58xx;
struct cvmx_tra_trig0_adr_adr_s cn58xxp1;
} cvmx_tra_trig0_adr_adr_t;
/**
* cvmx_tra_trig0_adr_msk
*
* TRA_TRIG0_ADR_MSK = Trace Buffer Filter Address Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig0_adr_msk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t adr : 36; /**< Address Mask
The combination of TRA_TRIG0_ADR_ADR and
TRA_TRIG0_ADR_MSK is a masked address to
enable tracing of only those commands whose
masked address matches. When a mask bit is not
set, the corresponding address bits are assumed
to match. Also, note that IOBDMAs do not have
proper addresses, so when TRA_TRIG0_CMD[IOBDMA]
is set, TRA_FILT_TRIG0_MSK must be zero to
guarantee that any IOBDMAs are recognized as
triggers. */
#else
uint64_t adr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_tra_trig0_adr_msk_s cn31xx;
struct cvmx_tra_trig0_adr_msk_s cn38xx;
struct cvmx_tra_trig0_adr_msk_s cn38xxp2;
struct cvmx_tra_trig0_adr_msk_s cn52xx;
struct cvmx_tra_trig0_adr_msk_s cn52xxp1;
struct cvmx_tra_trig0_adr_msk_s cn56xx;
struct cvmx_tra_trig0_adr_msk_s cn56xxp1;
struct cvmx_tra_trig0_adr_msk_s cn58xx;
struct cvmx_tra_trig0_adr_msk_s cn58xxp1;
} cvmx_tra_trig0_adr_msk_t;
/**
* cvmx_tra_trig0_cmd
*
* TRA_TRIG0_CMD = Trace Buffer Filter Command Mask
*
* Description:
*
* Notes:
* Note that the trace buffer does not do proper IOBDMA address compares. Thus, if IOBDMA is set, then
* the address compare must be disabled (i.e. TRA_TRIG0_ADR_MSK set to zero) to guarantee that IOBDMAs
* are recognized as triggers.
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig0_cmd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t saa : 1; /**< Enable SAA tracing
0=disable, 1=enable */
uint64_t iobdma : 1; /**< Enable IOBDMA tracing
0=disable, 1=enable */
uint64_t iobst : 1; /**< Enable IOBST tracing
0=disable, 1=enable */
uint64_t iobld64 : 1; /**< Enable IOBLD64 tracing
0=disable, 1=enable */
uint64_t iobld32 : 1; /**< Enable IOBLD32 tracing
0=disable, 1=enable */
uint64_t iobld16 : 1; /**< Enable IOBLD16 tracing
0=disable, 1=enable */
uint64_t iobld8 : 1; /**< Enable IOBLD8 tracing
0=disable, 1=enable */
uint64_t stt : 1; /**< Enable STT tracing
0=disable, 1=enable */
uint64_t stp : 1; /**< Enable STP tracing
0=disable, 1=enable */
uint64_t stc : 1; /**< Enable STC tracing
0=disable, 1=enable */
uint64_t stf : 1; /**< Enable STF tracing
0=disable, 1=enable */
uint64_t ldt : 1; /**< Enable LDT tracing
0=disable, 1=enable */
uint64_t ldi : 1; /**< Enable LDI tracing
0=disable, 1=enable */
uint64_t ldd : 1; /**< Enable LDD tracing
0=disable, 1=enable */
uint64_t psl1 : 1; /**< Enable PSL1 tracing
0=disable, 1=enable */
uint64_t pl2 : 1; /**< Enable PL2 tracing
0=disable, 1=enable */
uint64_t dwb : 1; /**< Enable DWB tracing
0=disable, 1=enable */
#else
uint64_t dwb : 1;
uint64_t pl2 : 1;
uint64_t psl1 : 1;
uint64_t ldd : 1;
uint64_t ldi : 1;
uint64_t ldt : 1;
uint64_t stf : 1;
uint64_t stc : 1;
uint64_t stp : 1;
uint64_t stt : 1;
uint64_t iobld8 : 1;
uint64_t iobld16 : 1;
uint64_t iobld32 : 1;
uint64_t iobld64 : 1;
uint64_t iobst : 1;
uint64_t iobdma : 1;
uint64_t saa : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_tra_trig0_cmd_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t iobdma : 1; /**< Enable IOBDMA tracing
0=disable, 1=enable */
uint64_t iobst : 1; /**< Enable IOBST tracing
0=disable, 1=enable */
uint64_t iobld64 : 1; /**< Enable IOBLD64 tracing
0=disable, 1=enable */
uint64_t iobld32 : 1; /**< Enable IOBLD32 tracing
0=disable, 1=enable */
uint64_t iobld16 : 1; /**< Enable IOBLD16 tracing
0=disable, 1=enable */
uint64_t iobld8 : 1; /**< Enable IOBLD8 tracing
0=disable, 1=enable */
uint64_t stt : 1; /**< Enable STT tracing
0=disable, 1=enable */
uint64_t stp : 1; /**< Enable STP tracing
0=disable, 1=enable */
uint64_t stc : 1; /**< Enable STC tracing
0=disable, 1=enable */
uint64_t stf : 1; /**< Enable STF tracing
0=disable, 1=enable */
uint64_t ldt : 1; /**< Enable LDT tracing
0=disable, 1=enable */
uint64_t ldi : 1; /**< Enable LDI tracing
0=disable, 1=enable */
uint64_t ldd : 1; /**< Enable LDD tracing
0=disable, 1=enable */
uint64_t psl1 : 1; /**< Enable PSL1 tracing
0=disable, 1=enable */
uint64_t pl2 : 1; /**< Enable PL2 tracing
0=disable, 1=enable */
uint64_t dwb : 1; /**< Enable DWB tracing
0=disable, 1=enable */
#else
uint64_t dwb : 1;
uint64_t pl2 : 1;
uint64_t psl1 : 1;
uint64_t ldd : 1;
uint64_t ldi : 1;
uint64_t ldt : 1;
uint64_t stf : 1;
uint64_t stc : 1;
uint64_t stp : 1;
uint64_t stt : 1;
uint64_t iobld8 : 1;
uint64_t iobld16 : 1;
uint64_t iobld32 : 1;
uint64_t iobld64 : 1;
uint64_t iobst : 1;
uint64_t iobdma : 1;
uint64_t reserved_16_63 : 48;
#endif
} cn31xx;
struct cvmx_tra_trig0_cmd_cn31xx cn38xx;
struct cvmx_tra_trig0_cmd_cn31xx cn38xxp2;
struct cvmx_tra_trig0_cmd_s cn52xx;
struct cvmx_tra_trig0_cmd_s cn52xxp1;
struct cvmx_tra_trig0_cmd_s cn56xx;
struct cvmx_tra_trig0_cmd_s cn56xxp1;
struct cvmx_tra_trig0_cmd_s cn58xx;
struct cvmx_tra_trig0_cmd_s cn58xxp1;
} cvmx_tra_trig0_cmd_t;
/**
* cvmx_tra_trig0_did
*
* TRA_TRIG0_DID = Trace Buffer Filter DestinationId Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig0_did_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t illegal : 19; /**< Illegal destinations */
uint64_t pow : 1; /**< Enable triggering on requests to POW
(get work, add work, status/memory/index
loads, NULLRd loads, CSR's) */
uint64_t illegal2 : 3; /**< Illegal destinations */
uint64_t rng : 1; /**< Enable triggering on requests to RNG
(loads/IOBDMA's are legal) */
uint64_t zip : 1; /**< Enable triggering on requests to ZIP
(doorbell stores are legal) */
uint64_t dfa : 1; /**< Enable triggering on requests to DFA
(CSR's and operations are legal) */
uint64_t fpa : 1; /**< Enable triggering on requests to FPA
(alloc's (loads/IOBDMA's), frees (stores) are legal) */
uint64_t key : 1; /**< Enable triggering on requests to KEY memory
(loads/IOBDMA's/stores are legal) */
uint64_t pci : 1; /**< Enable triggering on requests to PCI and RSL-type
CSR's (RSL CSR's, PCI bus operations, PCI
CSR's) */
uint64_t illegal3 : 2; /**< Illegal destinations */
uint64_t mio : 1; /**< Enable triggering on CIU and GPIO CSR's */
#else
uint64_t mio : 1;
uint64_t illegal3 : 2;
uint64_t pci : 1;
uint64_t key : 1;
uint64_t fpa : 1;
uint64_t dfa : 1;
uint64_t zip : 1;
uint64_t rng : 1;
uint64_t illegal2 : 3;
uint64_t pow : 1;
uint64_t illegal : 19;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_tra_trig0_did_s cn31xx;
struct cvmx_tra_trig0_did_s cn38xx;
struct cvmx_tra_trig0_did_s cn38xxp2;
struct cvmx_tra_trig0_did_s cn52xx;
struct cvmx_tra_trig0_did_s cn52xxp1;
struct cvmx_tra_trig0_did_s cn56xx;
struct cvmx_tra_trig0_did_s cn56xxp1;
struct cvmx_tra_trig0_did_s cn58xx;
struct cvmx_tra_trig0_did_s cn58xxp1;
} cvmx_tra_trig0_did_t;
/**
* cvmx_tra_trig0_sid
*
* TRA_TRIG0_SID = Trace Buffer Filter SourceId Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig0_sid_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t dwb : 1; /**< Enable triggering on requests from the IOB DWB engine */
uint64_t iobreq : 1; /**< Enable triggering on requests from FPA,TIM,DFA,
PCI,ZIP,POW, and PKO (writes) */
uint64_t pko : 1; /**< Enable triggering on read requests from PKO */
uint64_t pki : 1; /**< Enable triggering on write requests from PIP/IPD */
uint64_t pp : 16; /**< Enable triggering from PP[N] with matching SourceID
0=disable, 1=enableper bit N where 0<=N<=15 */
#else
uint64_t pp : 16;
uint64_t pki : 1;
uint64_t pko : 1;
uint64_t iobreq : 1;
uint64_t dwb : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_tra_trig0_sid_s cn31xx;
struct cvmx_tra_trig0_sid_s cn38xx;
struct cvmx_tra_trig0_sid_s cn38xxp2;
struct cvmx_tra_trig0_sid_s cn52xx;
struct cvmx_tra_trig0_sid_s cn52xxp1;
struct cvmx_tra_trig0_sid_s cn56xx;
struct cvmx_tra_trig0_sid_s cn56xxp1;
struct cvmx_tra_trig0_sid_s cn58xx;
struct cvmx_tra_trig0_sid_s cn58xxp1;
} cvmx_tra_trig0_sid_t;
/**
* cvmx_tra_trig1_adr_adr
*
* TRA_TRIG1_ADR_ADR = Trace Buffer Filter Address Address
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig1_adr_adr_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t adr : 36; /**< Unmasked Address
The combination of TRA_TRIG1_ADR_ADR and
TRA_TRIG1_ADR_MSK is a masked address to
enable tracing of only those commands whose
masked address matches */
#else
uint64_t adr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_tra_trig1_adr_adr_s cn31xx;
struct cvmx_tra_trig1_adr_adr_s cn38xx;
struct cvmx_tra_trig1_adr_adr_s cn38xxp2;
struct cvmx_tra_trig1_adr_adr_s cn52xx;
struct cvmx_tra_trig1_adr_adr_s cn52xxp1;
struct cvmx_tra_trig1_adr_adr_s cn56xx;
struct cvmx_tra_trig1_adr_adr_s cn56xxp1;
struct cvmx_tra_trig1_adr_adr_s cn58xx;
struct cvmx_tra_trig1_adr_adr_s cn58xxp1;
} cvmx_tra_trig1_adr_adr_t;
/**
* cvmx_tra_trig1_adr_msk
*
* TRA_TRIG1_ADR_MSK = Trace Buffer Filter Address Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig1_adr_msk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t adr : 36; /**< Address Mask
The combination of TRA_TRIG1_ADR_ADR and
TRA_TRIG1_ADR_MSK is a masked address to
enable tracing of only those commands whose
masked address matches. When a mask bit is not
set, the corresponding address bits are assumed
to match. Also, note that IOBDMAs do not have
proper addresses, so when TRA_TRIG1_CMD[IOBDMA]
is set, TRA_FILT_TRIG1_MSK must be zero to
guarantee that any IOBDMAs are recognized as
triggers. */
#else
uint64_t adr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_tra_trig1_adr_msk_s cn31xx;
struct cvmx_tra_trig1_adr_msk_s cn38xx;
struct cvmx_tra_trig1_adr_msk_s cn38xxp2;
struct cvmx_tra_trig1_adr_msk_s cn52xx;
struct cvmx_tra_trig1_adr_msk_s cn52xxp1;
struct cvmx_tra_trig1_adr_msk_s cn56xx;
struct cvmx_tra_trig1_adr_msk_s cn56xxp1;
struct cvmx_tra_trig1_adr_msk_s cn58xx;
struct cvmx_tra_trig1_adr_msk_s cn58xxp1;
} cvmx_tra_trig1_adr_msk_t;
/**
* cvmx_tra_trig1_cmd
*
* TRA_TRIG1_CMD = Trace Buffer Filter Command Mask
*
* Description:
*
* Notes:
* Note that the trace buffer does not do proper IOBDMA address compares. Thus, if IOBDMA is set, then
* the address compare must be disabled (i.e. TRA_TRIG1_ADR_MSK set to zero) to guarantee that IOBDMAs
* are recognized as triggers.
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig1_cmd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_17_63 : 47;
uint64_t saa : 1; /**< Enable SAA tracing
0=disable, 1=enable */
uint64_t iobdma : 1; /**< Enable IOBDMA tracing
0=disable, 1=enable */
uint64_t iobst : 1; /**< Enable IOBST tracing
0=disable, 1=enable */
uint64_t iobld64 : 1; /**< Enable IOBLD64 tracing
0=disable, 1=enable */
uint64_t iobld32 : 1; /**< Enable IOBLD32 tracing
0=disable, 1=enable */
uint64_t iobld16 : 1; /**< Enable IOBLD16 tracing
0=disable, 1=enable */
uint64_t iobld8 : 1; /**< Enable IOBLD8 tracing
0=disable, 1=enable */
uint64_t stt : 1; /**< Enable STT tracing
0=disable, 1=enable */
uint64_t stp : 1; /**< Enable STP tracing
0=disable, 1=enable */
uint64_t stc : 1; /**< Enable STC tracing
0=disable, 1=enable */
uint64_t stf : 1; /**< Enable STF tracing
0=disable, 1=enable */
uint64_t ldt : 1; /**< Enable LDT tracing
0=disable, 1=enable */
uint64_t ldi : 1; /**< Enable LDI tracing
0=disable, 1=enable */
uint64_t ldd : 1; /**< Enable LDD tracing
0=disable, 1=enable */
uint64_t psl1 : 1; /**< Enable PSL1 tracing
0=disable, 1=enable */
uint64_t pl2 : 1; /**< Enable PL2 tracing
0=disable, 1=enable */
uint64_t dwb : 1; /**< Enable DWB tracing
0=disable, 1=enable */
#else
uint64_t dwb : 1;
uint64_t pl2 : 1;
uint64_t psl1 : 1;
uint64_t ldd : 1;
uint64_t ldi : 1;
uint64_t ldt : 1;
uint64_t stf : 1;
uint64_t stc : 1;
uint64_t stp : 1;
uint64_t stt : 1;
uint64_t iobld8 : 1;
uint64_t iobld16 : 1;
uint64_t iobld32 : 1;
uint64_t iobld64 : 1;
uint64_t iobst : 1;
uint64_t iobdma : 1;
uint64_t saa : 1;
uint64_t reserved_17_63 : 47;
#endif
} s;
struct cvmx_tra_trig1_cmd_cn31xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_16_63 : 48;
uint64_t iobdma : 1; /**< Enable IOBDMA tracing
0=disable, 1=enable */
uint64_t iobst : 1; /**< Enable IOBST tracing
0=disable, 1=enable */
uint64_t iobld64 : 1; /**< Enable IOBLD64 tracing
0=disable, 1=enable */
uint64_t iobld32 : 1; /**< Enable IOBLD32 tracing
0=disable, 1=enable */
uint64_t iobld16 : 1; /**< Enable IOBLD16 tracing
0=disable, 1=enable */
uint64_t iobld8 : 1; /**< Enable IOBLD8 tracing
0=disable, 1=enable */
uint64_t stt : 1; /**< Enable STT tracing
0=disable, 1=enable */
uint64_t stp : 1; /**< Enable STP tracing
0=disable, 1=enable */
uint64_t stc : 1; /**< Enable STC tracing
0=disable, 1=enable */
uint64_t stf : 1; /**< Enable STF tracing
0=disable, 1=enable */
uint64_t ldt : 1; /**< Enable LDT tracing
0=disable, 1=enable */
uint64_t ldi : 1; /**< Enable LDI tracing
0=disable, 1=enable */
uint64_t ldd : 1; /**< Enable LDD tracing
0=disable, 1=enable */
uint64_t psl1 : 1; /**< Enable PSL1 tracing
0=disable, 1=enable */
uint64_t pl2 : 1; /**< Enable PL2 tracing
0=disable, 1=enable */
uint64_t dwb : 1; /**< Enable DWB tracing
0=disable, 1=enable */
#else
uint64_t dwb : 1;
uint64_t pl2 : 1;
uint64_t psl1 : 1;
uint64_t ldd : 1;
uint64_t ldi : 1;
uint64_t ldt : 1;
uint64_t stf : 1;
uint64_t stc : 1;
uint64_t stp : 1;
uint64_t stt : 1;
uint64_t iobld8 : 1;
uint64_t iobld16 : 1;
uint64_t iobld32 : 1;
uint64_t iobld64 : 1;
uint64_t iobst : 1;
uint64_t iobdma : 1;
uint64_t reserved_16_63 : 48;
#endif
} cn31xx;
struct cvmx_tra_trig1_cmd_cn31xx cn38xx;
struct cvmx_tra_trig1_cmd_cn31xx cn38xxp2;
struct cvmx_tra_trig1_cmd_s cn52xx;
struct cvmx_tra_trig1_cmd_s cn52xxp1;
struct cvmx_tra_trig1_cmd_s cn56xx;
struct cvmx_tra_trig1_cmd_s cn56xxp1;
struct cvmx_tra_trig1_cmd_s cn58xx;
struct cvmx_tra_trig1_cmd_s cn58xxp1;
} cvmx_tra_trig1_cmd_t;
/**
* cvmx_tra_trig1_did
*
* TRA_TRIG1_DID = Trace Buffer Filter DestinationId Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig1_did_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_32_63 : 32;
uint64_t illegal : 19; /**< Illegal destinations */
uint64_t pow : 1; /**< Enable triggering on requests to POW
(get work, add work, status/memory/index
loads, NULLRd loads, CSR's) */
uint64_t illegal2 : 3; /**< Illegal destinations */
uint64_t rng : 1; /**< Enable triggering on requests to RNG
(loads/IOBDMA's are legal) */
uint64_t zip : 1; /**< Enable triggering on requests to ZIP
(doorbell stores are legal) */
uint64_t dfa : 1; /**< Enable triggering on requests to DFA
(CSR's and operations are legal) */
uint64_t fpa : 1; /**< Enable triggering on requests to FPA
(alloc's (loads/IOBDMA's), frees (stores) are legal) */
uint64_t key : 1; /**< Enable triggering on requests to KEY memory
(loads/IOBDMA's/stores are legal) */
uint64_t pci : 1; /**< Enable triggering on requests to PCI and RSL-type
CSR's (RSL CSR's, PCI bus operations, PCI
CSR's) */
uint64_t illegal3 : 2; /**< Illegal destinations */
uint64_t mio : 1; /**< Enable triggering on CIU and GPIO CSR's */
#else
uint64_t mio : 1;
uint64_t illegal3 : 2;
uint64_t pci : 1;
uint64_t key : 1;
uint64_t fpa : 1;
uint64_t dfa : 1;
uint64_t zip : 1;
uint64_t rng : 1;
uint64_t illegal2 : 3;
uint64_t pow : 1;
uint64_t illegal : 19;
uint64_t reserved_32_63 : 32;
#endif
} s;
struct cvmx_tra_trig1_did_s cn31xx;
struct cvmx_tra_trig1_did_s cn38xx;
struct cvmx_tra_trig1_did_s cn38xxp2;
struct cvmx_tra_trig1_did_s cn52xx;
struct cvmx_tra_trig1_did_s cn52xxp1;
struct cvmx_tra_trig1_did_s cn56xx;
struct cvmx_tra_trig1_did_s cn56xxp1;
struct cvmx_tra_trig1_did_s cn58xx;
struct cvmx_tra_trig1_did_s cn58xxp1;
} cvmx_tra_trig1_did_t;
/**
* cvmx_tra_trig1_sid
*
* TRA_TRIG1_SID = Trace Buffer Filter SourceId Mask
*
* Description:
*/
typedef union
{
uint64_t u64;
struct cvmx_tra_trig1_sid_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t dwb : 1; /**< Enable triggering on requests from the IOB DWB engine */
uint64_t iobreq : 1; /**< Enable triggering on requests from FPA,TIM,DFA,
PCI,ZIP,POW, and PKO (writes) */
uint64_t pko : 1; /**< Enable triggering on read requests from PKO */
uint64_t pki : 1; /**< Enable triggering on write requests from PIP/IPD */
uint64_t pp : 16; /**< Enable trigering from PP[N] with matching SourceID
0=disable, 1=enableper bit N where 0<=N<=15 */
#else
uint64_t pp : 16;
uint64_t pki : 1;
uint64_t pko : 1;
uint64_t iobreq : 1;
uint64_t dwb : 1;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_tra_trig1_sid_s cn31xx;
struct cvmx_tra_trig1_sid_s cn38xx;
struct cvmx_tra_trig1_sid_s cn38xxp2;
struct cvmx_tra_trig1_sid_s cn52xx;
struct cvmx_tra_trig1_sid_s cn52xxp1;
struct cvmx_tra_trig1_sid_s cn56xx;
struct cvmx_tra_trig1_sid_s cn56xxp1;
struct cvmx_tra_trig1_sid_s cn58xx;
struct cvmx_tra_trig1_sid_s cn58xxp1;
} cvmx_tra_trig1_sid_t;
/**
* cvmx_usbc#_daint
*
* Device All Endpoints Interrupt Register (DAINT)
*
* When a significant event occurs on an endpoint, a Device All Endpoints Interrupt register
* interrupts the application using the Device OUT Endpoints Interrupt bit or Device IN Endpoints
* Interrupt bit of the Core Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively).
* There is one interrupt bit per endpoint, up to a maximum of 16 bits for OUT endpoints and 16
* bits for IN endpoints. For a bidirectional endpoint, the corresponding IN and OUT interrupt
* bits are used. Bits in this register are set and cleared when the application sets and clears
* bits in the corresponding Device Endpoint-n Interrupt register (DIEPINTn/DOEPINTn).
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_daint_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t outepint : 16; /**< OUT Endpoint Interrupt Bits (OutEPInt)
One bit per OUT endpoint:
Bit 16 for OUT endpoint 0, bit 31 for OUT endpoint 15 */
uint32_t inepint : 16; /**< IN Endpoint Interrupt Bits (InEpInt)
One bit per IN Endpoint:
Bit 0 for IN endpoint 0, bit 15 for endpoint 15 */
#else
uint32_t inepint : 16;
uint32_t outepint : 16;
#endif
} s;
struct cvmx_usbcx_daint_s cn30xx;
struct cvmx_usbcx_daint_s cn31xx;
struct cvmx_usbcx_daint_s cn50xx;
struct cvmx_usbcx_daint_s cn52xx;
struct cvmx_usbcx_daint_s cn52xxp1;
struct cvmx_usbcx_daint_s cn56xx;
struct cvmx_usbcx_daint_s cn56xxp1;
} cvmx_usbcx_daint_t;
/**
* cvmx_usbc#_daintmsk
*
* Device All Endpoints Interrupt Mask Register (DAINTMSK)
*
* The Device Endpoint Interrupt Mask register works with the Device Endpoint Interrupt register
* to interrupt the application when an event occurs on a device endpoint. However, the Device
* All Endpoints Interrupt (DAINT) register bit corresponding to that interrupt will still be set.
* Mask Interrupt: 1'b0 Unmask Interrupt: 1'b1
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_daintmsk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t outepmsk : 16; /**< OUT EP Interrupt Mask Bits (OutEpMsk)
One per OUT Endpoint:
Bit 16 for OUT EP 0, bit 31 for OUT EP 15 */
uint32_t inepmsk : 16; /**< IN EP Interrupt Mask Bits (InEpMsk)
One bit per IN Endpoint:
Bit 0 for IN EP 0, bit 15 for IN EP 15 */
#else
uint32_t inepmsk : 16;
uint32_t outepmsk : 16;
#endif
} s;
struct cvmx_usbcx_daintmsk_s cn30xx;
struct cvmx_usbcx_daintmsk_s cn31xx;
struct cvmx_usbcx_daintmsk_s cn50xx;
struct cvmx_usbcx_daintmsk_s cn52xx;
struct cvmx_usbcx_daintmsk_s cn52xxp1;
struct cvmx_usbcx_daintmsk_s cn56xx;
struct cvmx_usbcx_daintmsk_s cn56xxp1;
} cvmx_usbcx_daintmsk_t;
/**
* cvmx_usbc#_dcfg
*
* Device Configuration Register (DCFG)
*
* This register configures the core in Device mode after power-on or after certain control
* commands or enumeration. Do not make changes to this register after initial programming.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dcfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_23_31 : 9;
uint32_t epmiscnt : 5; /**< IN Endpoint Mismatch Count (EPMisCnt)
The application programs this filed with a count that determines
when the core generates an Endpoint Mismatch interrupt
(GINTSTS.EPMis). The core loads this value into an internal
counter and decrements it. The counter is reloaded whenever
there is a match or when the counter expires. The width of this
counter depends on the depth of the Token Queue. */
uint32_t reserved_13_17 : 5;
uint32_t perfrint : 2; /**< Periodic Frame Interval (PerFrInt)
Indicates the time within a (micro)frame at which the application
must be notified using the End Of Periodic Frame Interrupt. This
can be used to determine if all the isochronous traffic for that
(micro)frame is complete.
* 2'b00: 80% of the (micro)frame interval
* 2'b01: 85%
* 2'b10: 90%
* 2'b11: 95% */
uint32_t devaddr : 7; /**< Device Address (DevAddr)
The application must program this field after every SetAddress
control command. */
uint32_t reserved_3_3 : 1;
uint32_t nzstsouthshk : 1; /**< Non-Zero-Length Status OUT Handshake (NZStsOUTHShk)
The application can use this field to select the handshake the
core sends on receiving a nonzero-length data packet during
the OUT transaction of a control transfer's Status stage.
* 1'b1: Send a STALL handshake on a nonzero-length status
OUT transaction and do not send the received OUT packet to
the application.
* 1'b0: Send the received OUT packet to the application (zero-
length or nonzero-length) and send a handshake based on
the NAK and STALL bits for the endpoint in the Device
Endpoint Control register. */
uint32_t devspd : 2; /**< Device Speed (DevSpd)
Indicates the speed at which the application requires the core to
enumerate, or the maximum speed the application can support.
However, the actual bus speed is determined only after the
chirp sequence is completed, and is based on the speed of the
USB host to which the core is connected. See "Device
Initialization" on page 249 for details.
* 2'b00: High speed (USB 2.0 PHY clock is 30 MHz or 60 MHz)
* 2'b01: Full speed (USB 2.0 PHY clock is 30 MHz or 60 MHz)
* 2'b10: Low speed (USB 1.1 transceiver clock is 6 MHz). If
you select 6 MHz LS mode, you must do a soft reset.
* 2'b11: Full speed (USB 1.1 transceiver clock is 48 MHz) */
#else
uint32_t devspd : 2;
uint32_t nzstsouthshk : 1;
uint32_t reserved_3_3 : 1;
uint32_t devaddr : 7;
uint32_t perfrint : 2;
uint32_t reserved_13_17 : 5;
uint32_t epmiscnt : 5;
uint32_t reserved_23_31 : 9;
#endif
} s;
struct cvmx_usbcx_dcfg_s cn30xx;
struct cvmx_usbcx_dcfg_s cn31xx;
struct cvmx_usbcx_dcfg_s cn50xx;
struct cvmx_usbcx_dcfg_s cn52xx;
struct cvmx_usbcx_dcfg_s cn52xxp1;
struct cvmx_usbcx_dcfg_s cn56xx;
struct cvmx_usbcx_dcfg_s cn56xxp1;
} cvmx_usbcx_dcfg_t;
/**
* cvmx_usbc#_dctl
*
* Device Control Register (DCTL)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_12_31 : 20;
uint32_t pwronprgdone : 1; /**< Power-On Programming Done (PWROnPrgDone)
The application uses this bit to indicate that register
programming is completed after a wake-up from Power Down
mode. For more information, see "Device Mode Suspend and
Resume With Partial Power-Down" on page 357. */
uint32_t cgoutnak : 1; /**< Clear Global OUT NAK (CGOUTNak)
A write to this field clears the Global OUT NAK. */
uint32_t sgoutnak : 1; /**< Set Global OUT NAK (SGOUTNak)
A write to this field sets the Global OUT NAK.
The application uses this bit to send a NAK handshake on all
OUT endpoints.
The application should set the this bit only after making sure
that the Global OUT NAK Effective bit in the Core Interrupt
Register (GINTSTS.GOUTNakEff) is cleared. */
uint32_t cgnpinnak : 1; /**< Clear Global Non-Periodic IN NAK (CGNPInNak)
A write to this field clears the Global Non-Periodic IN NAK. */
uint32_t sgnpinnak : 1; /**< Set Global Non-Periodic IN NAK (SGNPInNak)
A write to this field sets the Global Non-Periodic IN NAK.The
application uses this bit to send a NAK handshake on all non-
periodic IN endpoints. The core can also set this bit when a
timeout condition is detected on a non-periodic endpoint.
The application should set this bit only after making sure that
the Global IN NAK Effective bit in the Core Interrupt Register
(GINTSTS.GINNakEff) is cleared. */
uint32_t tstctl : 3; /**< Test Control (TstCtl)
* 3'b000: Test mode disabled
* 3'b001: Test_J mode
* 3'b010: Test_K mode
* 3'b011: Test_SE0_NAK mode
* 3'b100: Test_Packet mode
* 3'b101: Test_Force_Enable
* Others: Reserved */
uint32_t goutnaksts : 1; /**< Global OUT NAK Status (GOUTNakSts)
* 1'b0: A handshake is sent based on the FIFO Status and the
NAK and STALL bit settings.
* 1'b1: No data is written to the RxFIFO, irrespective of space
availability. Sends a NAK handshake on all packets, except
on SETUP transactions. All isochronous OUT packets are
dropped. */
uint32_t gnpinnaksts : 1; /**< Global Non-Periodic IN NAK Status (GNPINNakSts)
* 1'b0: A handshake is sent out based on the data availability
in the transmit FIFO.
* 1'b1: A NAK handshake is sent out on all non-periodic IN
endpoints, irrespective of the data availability in the transmit
FIFO. */
uint32_t sftdiscon : 1; /**< Soft Disconnect (SftDiscon)
The application uses this bit to signal the O2P USB core to do a
soft disconnect. As long as this bit is set, the host will not see
that the device is connected, and the device will not receive
signals on the USB. The core stays in the disconnected state
until the application clears this bit.
The minimum duration for which the core must keep this bit set
is specified in Minimum Duration for Soft Disconnect .
* 1'b0: Normal operation. When this bit is cleared after a soft
disconnect, the core drives the phy_opmode_o signal on the
UTMI+ to 2'b00, which generates a device connect event to
the USB host. When the device is reconnected, the USB host
restarts device enumeration.
* 1'b1: The core drives the phy_opmode_o signal on the
UTMI+ to 2'b01, which generates a device disconnect event
to the USB host. */
uint32_t rmtwkupsig : 1; /**< Remote Wakeup Signaling (RmtWkUpSig)
When the application sets this bit, the core initiates remote
signaling to wake up the USB host.The application must set this
bit to get the core out of Suspended state and must clear this bit
after the core comes out of Suspended state. */
#else
uint32_t rmtwkupsig : 1;
uint32_t sftdiscon : 1;
uint32_t gnpinnaksts : 1;
uint32_t goutnaksts : 1;
uint32_t tstctl : 3;
uint32_t sgnpinnak : 1;
uint32_t cgnpinnak : 1;
uint32_t sgoutnak : 1;
uint32_t cgoutnak : 1;
uint32_t pwronprgdone : 1;
uint32_t reserved_12_31 : 20;
#endif
} s;
struct cvmx_usbcx_dctl_s cn30xx;
struct cvmx_usbcx_dctl_s cn31xx;
struct cvmx_usbcx_dctl_s cn50xx;
struct cvmx_usbcx_dctl_s cn52xx;
struct cvmx_usbcx_dctl_s cn52xxp1;
struct cvmx_usbcx_dctl_s cn56xx;
struct cvmx_usbcx_dctl_s cn56xxp1;
} cvmx_usbcx_dctl_t;
/**
* cvmx_usbc#_diepctl#
*
* Device IN Endpoint-n Control Register (DIEPCTLn)
*
* The application uses the register to control the behaviour of each logical endpoint other than endpoint 0.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_diepctlx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t epena : 1; /**< Endpoint Enable (EPEna)
Indicates that data is ready to be transmitted on the endpoint.
The core clears this bit before setting any of the following
interrupts on this endpoint:
* Endpoint Disabled
* Transfer Completed */
uint32_t epdis : 1; /**< Endpoint Disable (EPDis)
The application sets this bit to stop transmitting data on an
endpoint, even before the transfer for that endpoint is complete.
The application must wait for the Endpoint Disabled interrupt
before treating the endpoint as disabled. The core clears this bit
before setting the Endpoint Disabled Interrupt. The application
should set this bit only if Endpoint Enable is already set for this
endpoint. */
uint32_t setd1pid : 1; /**< For Interrupt/BULK enpoints:
Set DATA1 PID (SetD1PID)
Writing to this field sets the Endpoint Data Pid (DPID) field in
this register to DATA1.
For Isochronous endpoints:
Set Odd (micro)frame (SetOddFr)
Writing to this field sets the Even/Odd (micro)frame (EO_FrNum)
field to odd (micro)frame. */
uint32_t setd0pid : 1; /**< For Interrupt/BULK enpoints:
Writing to this field sets the Endpoint Data Pid (DPID) field in
this register to DATA0.
For Isochronous endpoints:
Set Odd (micro)frame (SetEvenFr)
Writing to this field sets the Even/Odd (micro)frame (EO_FrNum)
field to even (micro)frame. */
uint32_t snak : 1; /**< Set NAK (SNAK)
A write to this bit sets the NAK bit for the endpoint.
Using this bit, the application can control the transmission of
NAK handshakes on an endpoint. The core can also set this bit
for an endpoint after a SETUP packet is received on the
endpoint. */
uint32_t cnak : 1; /**< Clear NAK (CNAK)
A write to this bit clears the NAK bit for the endpoint. */
uint32_t txfnum : 4; /**< TxFIFO Number (TxFNum)
Non-periodic endpoints must set this bit to zero. Periodic
endpoints must map this to the corresponding Periodic TxFIFO
number.
* 4'h0: Non-Periodic TxFIFO
* Others: Specified Periodic TxFIFO number */
uint32_t stall : 1; /**< STALL Handshake (Stall)
For non-control, non-isochronous endpoints:
The application sets this bit to stall all tokens from the USB host
to this endpoint. If a NAK bit, Global Non-Periodic IN NAK, or
Global OUT NAK is set along with this bit, the STALL bit takes
priority. Only the application can clear this bit, never the core.
For control endpoints:
The application can only set this bit, and the core clears it, when
a SETUP token i received for this endpoint. If a NAK bit, Global
Non-Periodic IN NAK, or Global OUT NAK is set along with this
bit, the STALL bit takes priority. Irrespective of this bit's setting,
the core always responds to SETUP data packets with an ACK handshake. */
uint32_t reserved_20_20 : 1;
uint32_t eptype : 2; /**< Endpoint Type (EPType)
This is the transfer type supported by this logical endpoint.
* 2'b00: Control
* 2'b01: Isochronous
* 2'b10: Bulk
* 2'b11: Interrupt */
uint32_t naksts : 1; /**< NAK Status (NAKSts)
Indicates the following:
* 1'b0: The core is transmitting non-NAK handshakes based
on the FIFO status
* 1'b1: The core is transmitting NAK handshakes on this
endpoint.
When either the application or the core sets this bit:
* For non-isochronous IN endpoints: The core stops
transmitting any data on an IN endpoint, even if data is
available in the TxFIFO.
* For isochronous IN endpoints: The core sends out a zero-
length data packet, even if data is available in the TxFIFO.
Irrespective of this bit's setting, the core always responds to
SETUP data packets with an ACK handshake. */
uint32_t dpid : 1; /**< For interrupt/bulk IN and OUT endpoints:
Endpoint Data PID (DPID)
Contains the PID of the packet to be received or transmitted on
this endpoint. The application should program the PID of the first
packet to be received or transmitted on this endpoint, after the
endpoint is activated. Applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or
DATA1 PID.
* 1'b0: DATA0
* 1'b1: DATA1
For isochronous IN and OUT endpoints:
Even/Odd (Micro)Frame (EO_FrNum)
Indicates the (micro)frame number in which the core transmits/
receives isochronous data for this endpoint. The application
should program the even/odd (micro) frame number in which it
intends to transmit/receive isochronous data for this endpoint
using the SetEvnFr and SetOddFr fields in this register.
* 1'b0: Even (micro)frame
* 1'b1: Odd (micro)frame */
uint32_t usbactep : 1; /**< USB Active Endpoint (USBActEP)
Indicates whether this endpoint is active in the current
configuration and interface. The core clears this bit for all
endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the
application must program endpoint registers accordingly and set
this bit. */
uint32_t nextep : 4; /**< Next Endpoint (NextEp)
Applies to non-periodic IN endpoints only.
Indicates the endpoint number to be fetched after the data for
the current endpoint is fetched. The core can access this field,
even when the Endpoint Enable (EPEna) bit is not set. This
field is not valid in Slave mode. */
uint32_t mps : 11; /**< Maximum Packet Size (MPS)
Applies to IN and OUT endpoints.
The application must program this field with the maximum
packet size for the current logical endpoint. This value is in
bytes. */
#else
uint32_t mps : 11;
uint32_t nextep : 4;
uint32_t usbactep : 1;
uint32_t dpid : 1;
uint32_t naksts : 1;
uint32_t eptype : 2;
uint32_t reserved_20_20 : 1;
uint32_t stall : 1;
uint32_t txfnum : 4;
uint32_t cnak : 1;
uint32_t snak : 1;
uint32_t setd0pid : 1;
uint32_t setd1pid : 1;
uint32_t epdis : 1;
uint32_t epena : 1;
#endif
} s;
struct cvmx_usbcx_diepctlx_s cn30xx;
struct cvmx_usbcx_diepctlx_s cn31xx;
struct cvmx_usbcx_diepctlx_s cn50xx;
struct cvmx_usbcx_diepctlx_s cn52xx;
struct cvmx_usbcx_diepctlx_s cn52xxp1;
struct cvmx_usbcx_diepctlx_s cn56xx;
struct cvmx_usbcx_diepctlx_s cn56xxp1;
} cvmx_usbcx_diepctlx_t;
/**
* cvmx_usbc#_diepint#
*
* Device Endpoint-n Interrupt Register (DIEPINTn)
*
* This register indicates the status of an endpoint with respect to
* USB- and AHB-related events. The application must read this register
* when the OUT Endpoints Interrupt bit or IN Endpoints Interrupt bit of
* the Core Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt,
* respectively) is set. Before the application can read this register,
* it must first read the Device All Endpoints Interrupt (DAINT) register
* to get the exact endpoint number for the Device Endpoint-n Interrupt
* register. The application must clear the appropriate bit in this register
* to clear the corresponding bits in the DAINT and GINTSTS registers.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_diepintx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_7_31 : 25;
uint32_t inepnakeff : 1; /**< IN Endpoint NAK Effective (INEPNakEff)
Applies to periodic IN endpoints only.
Indicates that the IN endpoint NAK bit set by the application has
taken effect in the core. This bit can be cleared when the
application clears the IN endpoint NAK by writing to
DIEPCTLn.CNAK.
This interrupt indicates that the core has sampled the NAK bit
set (either by the application or by the core).
This interrupt does not necessarily mean that a NAK handshake
is sent on the USB. A STALL bit takes priority over a NAK bit. */
uint32_t intknepmis : 1; /**< IN Token Received with EP Mismatch (INTknEPMis)
Applies to non-periodic IN endpoints only.
Indicates that the data in the top of the non-periodic TxFIFO
belongs to an endpoint other than the one for which the IN
token was received. This interrupt is asserted on the endpoint
for which the IN token was received. */
uint32_t intkntxfemp : 1; /**< IN Token Received When TxFIFO is Empty (INTknTXFEmp)
Applies only to non-periodic IN endpoints.
Indicates that an IN token was received when the associated
TxFIFO (periodic/non-periodic) was empty. This interrupt is
asserted on the endpoint for which the IN token was received. */
uint32_t timeout : 1; /**< Timeout Condition (TimeOUT)
Applies to non-isochronous IN endpoints only.
Indicates that the core has detected a timeout condition on the
USB for the last IN token on this endpoint. */
uint32_t ahberr : 1; /**< AHB Error (AHBErr)
This is generated only in Internal DMA mode when there is an
AHB error during an AHB read/write. The application can read
the corresponding endpoint DMA address register to get the
error address. */
uint32_t epdisbld : 1; /**< Endpoint Disabled Interrupt (EPDisbld)
This bit indicates that the endpoint is disabled per the
application's request. */
uint32_t xfercompl : 1; /**< Transfer Completed Interrupt (XferCompl)
Indicates that the programmed transfer is complete on the AHB
as well as on the USB, for this endpoint. */
#else
uint32_t xfercompl : 1;
uint32_t epdisbld : 1;
uint32_t ahberr : 1;
uint32_t timeout : 1;
uint32_t intkntxfemp : 1;
uint32_t intknepmis : 1;
uint32_t inepnakeff : 1;
uint32_t reserved_7_31 : 25;
#endif
} s;
struct cvmx_usbcx_diepintx_s cn30xx;
struct cvmx_usbcx_diepintx_s cn31xx;
struct cvmx_usbcx_diepintx_s cn50xx;
struct cvmx_usbcx_diepintx_s cn52xx;
struct cvmx_usbcx_diepintx_s cn52xxp1;
struct cvmx_usbcx_diepintx_s cn56xx;
struct cvmx_usbcx_diepintx_s cn56xxp1;
} cvmx_usbcx_diepintx_t;
/**
* cvmx_usbc#_diepmsk
*
* Device IN Endpoint Common Interrupt Mask Register (DIEPMSK)
*
* This register works with each of the Device IN Endpoint Interrupt (DIEPINTn) registers
* for all endpoints to generate an interrupt per IN endpoint. The IN endpoint interrupt
* for a specific status in the DIEPINTn register can be masked by writing to the corresponding
* bit in this register. Status bits are masked by default.
* Mask interrupt: 1'b0 Unmask interrupt: 1'b1
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_diepmsk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_7_31 : 25;
uint32_t inepnakeffmsk : 1; /**< IN Endpoint NAK Effective Mask (INEPNakEffMsk) */
uint32_t intknepmismsk : 1; /**< IN Token received with EP Mismatch Mask (INTknEPMisMsk) */
uint32_t intkntxfempmsk : 1; /**< IN Token Received When TxFIFO Empty Mask
(INTknTXFEmpMsk) */
uint32_t timeoutmsk : 1; /**< Timeout Condition Mask (TimeOUTMsk)
(Non-isochronous endpoints) */
uint32_t ahberrmsk : 1; /**< AHB Error Mask (AHBErrMsk) */
uint32_t epdisbldmsk : 1; /**< Endpoint Disabled Interrupt Mask (EPDisbldMsk) */
uint32_t xfercomplmsk : 1; /**< Transfer Completed Interrupt Mask (XferComplMsk) */
#else
uint32_t xfercomplmsk : 1;
uint32_t epdisbldmsk : 1;
uint32_t ahberrmsk : 1;
uint32_t timeoutmsk : 1;
uint32_t intkntxfempmsk : 1;
uint32_t intknepmismsk : 1;
uint32_t inepnakeffmsk : 1;
uint32_t reserved_7_31 : 25;
#endif
} s;
struct cvmx_usbcx_diepmsk_s cn30xx;
struct cvmx_usbcx_diepmsk_s cn31xx;
struct cvmx_usbcx_diepmsk_s cn50xx;
struct cvmx_usbcx_diepmsk_s cn52xx;
struct cvmx_usbcx_diepmsk_s cn52xxp1;
struct cvmx_usbcx_diepmsk_s cn56xx;
struct cvmx_usbcx_diepmsk_s cn56xxp1;
} cvmx_usbcx_diepmsk_t;
/**
* cvmx_usbc#_dieptsiz#
*
* Device Endpoint-n Transfer Size Register (DIEPTSIZn)
*
* The application must modify this register before enabling the endpoint.
* Once the endpoint is enabled using Endpoint Enable bit of the Device Endpoint-n Control registers (DIEPCTLn.EPEna/DOEPCTLn.EPEna),
* the core modifies this register. The application can only read this register once the core has cleared the Endpoint Enable bit.
* This register is used only for endpoints other than Endpoint 0.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dieptsizx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_31_31 : 1;
uint32_t mc : 2; /**< Multi Count (MC)
Applies to IN endpoints only.
For periodic IN endpoints, this field indicates the number of
packets that must be transmitted per microframe on the USB.
The core uses this field to calculate the data PID for
isochronous IN endpoints.
* 2'b01: 1 packet
* 2'b10: 2 packets
* 2'b11: 3 packets
For non-periodic IN endpoints, this field is valid only in Internal
DMA mode. It specifies the number of packets the core should
fetch for an IN endpoint before it switches to the endpoint
pointed to by the Next Endpoint field of the Device Endpoint-n
Control register (DIEPCTLn.NextEp) */
uint32_t pktcnt : 10; /**< Packet Count (PktCnt)
Indicates the total number of USB packets that constitute the
Transfer Size amount of data for this endpoint.
IN Endpoints: This field is decremented every time a packet
(maximum size or short packet) is read from the TxFIFO. */
uint32_t xfersize : 19; /**< Transfer Size (XferSize)
This field contains the transfer size in bytes for the current
endpoint.
The core only interrupts the application after it has exhausted
the transfer size amount of data. The transfer size can be set to
the maximum packet size of the endpoint, to be interrupted at
the end of each packet.
IN Endpoints: The core decrements this field every time a
packet from the external memory is written to the TxFIFO. */
#else
uint32_t xfersize : 19;
uint32_t pktcnt : 10;
uint32_t mc : 2;
uint32_t reserved_31_31 : 1;
#endif
} s;
struct cvmx_usbcx_dieptsizx_s cn30xx;
struct cvmx_usbcx_dieptsizx_s cn31xx;
struct cvmx_usbcx_dieptsizx_s cn50xx;
struct cvmx_usbcx_dieptsizx_s cn52xx;
struct cvmx_usbcx_dieptsizx_s cn52xxp1;
struct cvmx_usbcx_dieptsizx_s cn56xx;
struct cvmx_usbcx_dieptsizx_s cn56xxp1;
} cvmx_usbcx_dieptsizx_t;
/**
* cvmx_usbc#_doepctl#
*
* Device OUT Endpoint-n Control Register (DOEPCTLn)
*
* The application uses the register to control the behaviour of each logical endpoint other than endpoint 0.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_doepctlx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t epena : 1; /**< Endpoint Enable (EPEna)
Indicates that the application has allocated the memory tp start
receiving data from the USB.
The core clears this bit before setting any of the following
interrupts on this endpoint:
* SETUP Phase Done
* Endpoint Disabled
* Transfer Completed
For control OUT endpoints in DMA mode, this bit must be set
to be able to transfer SETUP data packets in memory. */
uint32_t epdis : 1; /**< Endpoint Disable (EPDis)
The application sets this bit to stop transmitting data on an
endpoint, even before the transfer for that endpoint is complete.
The application must wait for the Endpoint Disabled interrupt
before treating the endpoint as disabled. The core clears this bit
before setting the Endpoint Disabled Interrupt. The application
should set this bit only if Endpoint Enable is already set for this
endpoint. */
uint32_t setd1pid : 1; /**< For Interrupt/BULK enpoints:
Set DATA1 PID (SetD1PID)
Writing to this field sets the Endpoint Data Pid (DPID) field in
this register to DATA1.
For Isochronous endpoints:
Set Odd (micro)frame (SetOddFr)
Writing to this field sets the Even/Odd (micro)frame (EO_FrNum)
field to odd (micro)frame. */
uint32_t setd0pid : 1; /**< For Interrupt/BULK enpoints:
Writing to this field sets the Endpoint Data Pid (DPID) field in
this register to DATA0.
For Isochronous endpoints:
Set Odd (micro)frame (SetEvenFr)
Writing to this field sets the Even/Odd (micro)frame (EO_FrNum)
field to even (micro)frame. */
uint32_t snak : 1; /**< Set NAK (SNAK)
A write to this bit sets the NAK bit for the endpoint.
Using this bit, the application can control the transmission of
NAK handshakes on an endpoint. The core can also set this bit
for an endpoint after a SETUP packet is received on the
endpoint. */
uint32_t cnak : 1; /**< Clear NAK (CNAK)
A write to this bit clears the NAK bit for the endpoint. */
uint32_t reserved_22_25 : 4;
uint32_t stall : 1; /**< STALL Handshake (Stall)
For non-control, non-isochronous endpoints:
The application sets this bit to stall all tokens from the USB host
to this endpoint. If a NAK bit, Global Non-Periodic IN NAK, or
Global OUT NAK is set along with this bit, the STALL bit takes
priority. Only the application can clear this bit, never the core.
For control endpoints:
The application can only set this bit, and the core clears it, when
a SETUP token i received for this endpoint. If a NAK bit, Global
Non-Periodic IN NAK, or Global OUT NAK is set along with this
bit, the STALL bit takes priority. Irrespective of this bit's setting,
the core always responds to SETUP data packets with an ACK handshake. */
uint32_t snp : 1; /**< Snoop Mode (Snp)
This bit configures the endpoint to Snoop mode. In Snoop mode,
the core does not check the correctness of OUT packets before
transferring them to application memory. */
uint32_t eptype : 2; /**< Endpoint Type (EPType)
This is the transfer type supported by this logical endpoint.
* 2'b00: Control
* 2'b01: Isochronous
* 2'b10: Bulk
* 2'b11: Interrupt */
uint32_t naksts : 1; /**< NAK Status (NAKSts)
Indicates the following:
* 1'b0: The core is transmitting non-NAK handshakes based
on the FIFO status
* 1'b1: The core is transmitting NAK handshakes on this
endpoint.
When either the application or the core sets this bit:
* The core stops receiving any data on an OUT endpoint, even
if there is space in the RxFIFO to accomodate the incoming
packet. */
uint32_t dpid : 1; /**< For interrupt/bulk IN and OUT endpoints:
Endpoint Data PID (DPID)
Contains the PID of the packet to be received or transmitted on
this endpoint. The application should program the PID of the first
packet to be received or transmitted on this endpoint, after the
endpoint is activated. Applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or
DATA1 PID.
* 1'b0: DATA0
* 1'b1: DATA1
For isochronous IN and OUT endpoints:
Even/Odd (Micro)Frame (EO_FrNum)
Indicates the (micro)frame number in which the core transmits/
receives isochronous data for this endpoint. The application
should program the even/odd (micro) frame number in which it
intends to transmit/receive isochronous data for this endpoint
using the SetEvnFr and SetOddFr fields in this register.
* 1'b0: Even (micro)frame
* 1'b1: Odd (micro)frame */
uint32_t usbactep : 1; /**< USB Active Endpoint (USBActEP)
Indicates whether this endpoint is active in the current
configuration and interface. The core clears this bit for all
endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the
application must program endpoint registers accordingly and set
this bit. */
uint32_t reserved_11_14 : 4;
uint32_t mps : 11; /**< Maximum Packet Size (MPS)
Applies to IN and OUT endpoints.
The application must program this field with the maximum
packet size for the current logical endpoint. This value is in
bytes. */
#else
uint32_t mps : 11;
uint32_t reserved_11_14 : 4;
uint32_t usbactep : 1;
uint32_t dpid : 1;
uint32_t naksts : 1;
uint32_t eptype : 2;
uint32_t snp : 1;
uint32_t stall : 1;
uint32_t reserved_22_25 : 4;
uint32_t cnak : 1;
uint32_t snak : 1;
uint32_t setd0pid : 1;
uint32_t setd1pid : 1;
uint32_t epdis : 1;
uint32_t epena : 1;
#endif
} s;
struct cvmx_usbcx_doepctlx_s cn30xx;
struct cvmx_usbcx_doepctlx_s cn31xx;
struct cvmx_usbcx_doepctlx_s cn50xx;
struct cvmx_usbcx_doepctlx_s cn52xx;
struct cvmx_usbcx_doepctlx_s cn52xxp1;
struct cvmx_usbcx_doepctlx_s cn56xx;
struct cvmx_usbcx_doepctlx_s cn56xxp1;
} cvmx_usbcx_doepctlx_t;
/**
* cvmx_usbc#_doepint#
*
* Device Endpoint-n Interrupt Register (DOEPINTn)
*
* This register indicates the status of an endpoint with respect to USB- and AHB-related events.
* The application must read this register when the OUT Endpoints Interrupt bit or IN Endpoints
* Interrupt bit of the Core Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively)
* is set. Before the application can read this register, it must first read the Device All
* Endpoints Interrupt (DAINT) register to get the exact endpoint number for the Device Endpoint-n
* Interrupt register. The application must clear the appropriate bit in this register to clear the
* corresponding bits in the DAINT and GINTSTS registers.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_doepintx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_5_31 : 27;
uint32_t outtknepdis : 1; /**< OUT Token Received When Endpoint Disabled (OUTTknEPdis)
Applies only to control OUT endpoints.
Indicates that an OUT token was received when the endpoint
was not yet enabled. This interrupt is asserted on the endpoint
for which the OUT token was received. */
uint32_t setup : 1; /**< SETUP Phase Done (SetUp)
Applies to control OUT endpoints only.
Indicates that the SETUP phase for the control endpoint is
complete and no more back-to-back SETUP packets were
received for the current control transfer. On this interrupt, the
application can decode the received SETUP data packet. */
uint32_t ahberr : 1; /**< AHB Error (AHBErr)
This is generated only in Internal DMA mode when there is an
AHB error during an AHB read/write. The application can read
the corresponding endpoint DMA address register to get the
error address. */
uint32_t epdisbld : 1; /**< Endpoint Disabled Interrupt (EPDisbld)
This bit indicates that the endpoint is disabled per the
application's request. */
uint32_t xfercompl : 1; /**< Transfer Completed Interrupt (XferCompl)
Indicates that the programmed transfer is complete on the AHB
as well as on the USB, for this endpoint. */
#else
uint32_t xfercompl : 1;
uint32_t epdisbld : 1;
uint32_t ahberr : 1;
uint32_t setup : 1;
uint32_t outtknepdis : 1;
uint32_t reserved_5_31 : 27;
#endif
} s;
struct cvmx_usbcx_doepintx_s cn30xx;
struct cvmx_usbcx_doepintx_s cn31xx;
struct cvmx_usbcx_doepintx_s cn50xx;
struct cvmx_usbcx_doepintx_s cn52xx;
struct cvmx_usbcx_doepintx_s cn52xxp1;
struct cvmx_usbcx_doepintx_s cn56xx;
struct cvmx_usbcx_doepintx_s cn56xxp1;
} cvmx_usbcx_doepintx_t;
/**
* cvmx_usbc#_doepmsk
*
* Device OUT Endpoint Common Interrupt Mask Register (DOEPMSK)
*
* This register works with each of the Device OUT Endpoint Interrupt (DOEPINTn) registers
* for all endpoints to generate an interrupt per OUT endpoint. The OUT endpoint interrupt
* for a specific status in the DOEPINTn register can be masked by writing into the
* corresponding bit in this register. Status bits are masked by default.
* Mask interrupt: 1'b0 Unmask interrupt: 1'b1
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_doepmsk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_5_31 : 27;
uint32_t outtknepdismsk : 1; /**< OUT Token Received when Endpoint Disabled Mask
(OUTTknEPdisMsk)
Applies to control OUT endpoints only. */
uint32_t setupmsk : 1; /**< SETUP Phase Done Mask (SetUPMsk)
Applies to control endpoints only. */
uint32_t ahberrmsk : 1; /**< AHB Error (AHBErrMsk) */
uint32_t epdisbldmsk : 1; /**< Endpoint Disabled Interrupt Mask (EPDisbldMsk) */
uint32_t xfercomplmsk : 1; /**< Transfer Completed Interrupt Mask (XferComplMsk) */
#else
uint32_t xfercomplmsk : 1;
uint32_t epdisbldmsk : 1;
uint32_t ahberrmsk : 1;
uint32_t setupmsk : 1;
uint32_t outtknepdismsk : 1;
uint32_t reserved_5_31 : 27;
#endif
} s;
struct cvmx_usbcx_doepmsk_s cn30xx;
struct cvmx_usbcx_doepmsk_s cn31xx;
struct cvmx_usbcx_doepmsk_s cn50xx;
struct cvmx_usbcx_doepmsk_s cn52xx;
struct cvmx_usbcx_doepmsk_s cn52xxp1;
struct cvmx_usbcx_doepmsk_s cn56xx;
struct cvmx_usbcx_doepmsk_s cn56xxp1;
} cvmx_usbcx_doepmsk_t;
/**
* cvmx_usbc#_doeptsiz#
*
* Device Endpoint-n Transfer Size Register (DOEPTSIZn)
*
* The application must modify this register before enabling the endpoint.
* Once the endpoint is enabled using Endpoint Enable bit of the Device Endpoint-n Control
* registers (DOEPCTLn.EPEna/DOEPCTLn.EPEna), the core modifies this register. The application
* can only read this register once the core has cleared the Endpoint Enable bit.
* This register is used only for endpoints other than Endpoint 0.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_doeptsizx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_31_31 : 1;
uint32_t mc : 2; /**< Multi Count (MC)
Received Data PID (RxDPID)
Applies to isochronous OUT endpoints only.
This is the data PID received in the last packet for this endpoint.
2'b00: DATA0
2'b01: DATA1
2'b10: DATA2
2'b11: MDATA
SETUP Packet Count (SUPCnt)
Applies to control OUT Endpoints only.
This field specifies the number of back-to-back SETUP data
packets the endpoint can receive.
2'b01: 1 packet
2'b10: 2 packets
2'b11: 3 packets */
uint32_t pktcnt : 10; /**< Packet Count (PktCnt)
Indicates the total number of USB packets that constitute the
Transfer Size amount of data for this endpoint.
OUT Endpoints: This field is decremented every time a
packet (maximum size or short packet) is written to the
RxFIFO. */
uint32_t xfersize : 19; /**< Transfer Size (XferSize)
This field contains the transfer size in bytes for the current
endpoint.
The core only interrupts the application after it has exhausted
the transfer size amount of data. The transfer size can be set to
the maximum packet size of the endpoint, to be interrupted at
the end of each packet.
OUT Endpoints: The core decrements this field every time a
packet is read from the RxFIFO and written to the external
memory. */
#else
uint32_t xfersize : 19;
uint32_t pktcnt : 10;
uint32_t mc : 2;
uint32_t reserved_31_31 : 1;
#endif
} s;
struct cvmx_usbcx_doeptsizx_s cn30xx;
struct cvmx_usbcx_doeptsizx_s cn31xx;
struct cvmx_usbcx_doeptsizx_s cn50xx;
struct cvmx_usbcx_doeptsizx_s cn52xx;
struct cvmx_usbcx_doeptsizx_s cn52xxp1;
struct cvmx_usbcx_doeptsizx_s cn56xx;
struct cvmx_usbcx_doeptsizx_s cn56xxp1;
} cvmx_usbcx_doeptsizx_t;
/**
* cvmx_usbc#_dptxfsiz#
*
* Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ)
*
* This register holds the memory start address of each periodic TxFIFO to implemented
* in Device mode. Each periodic FIFO holds the data for one periodic IN endpoint.
* This register is repeated for each periodic FIFO instantiated.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dptxfsizx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dptxfsize : 16; /**< Device Periodic TxFIFO Size (DPTxFSize)
This value is in terms of 32-bit words.
* Minimum value is 4
* Maximum value is 768 */
uint32_t dptxfstaddr : 16; /**< Device Periodic TxFIFO RAM Start Address (DPTxFStAddr)
Holds the start address in the RAM for this periodic FIFO. */
#else
uint32_t dptxfstaddr : 16;
uint32_t dptxfsize : 16;
#endif
} s;
struct cvmx_usbcx_dptxfsizx_s cn30xx;
struct cvmx_usbcx_dptxfsizx_s cn31xx;
struct cvmx_usbcx_dptxfsizx_s cn50xx;
struct cvmx_usbcx_dptxfsizx_s cn52xx;
struct cvmx_usbcx_dptxfsizx_s cn52xxp1;
struct cvmx_usbcx_dptxfsizx_s cn56xx;
struct cvmx_usbcx_dptxfsizx_s cn56xxp1;
} cvmx_usbcx_dptxfsizx_t;
/**
* cvmx_usbc#_dsts
*
* Device Status Register (DSTS)
*
* This register indicates the status of the core with respect to USB-related events.
* It must be read on interrupts from Device All Interrupts (DAINT) register.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dsts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_22_31 : 10;
uint32_t soffn : 14; /**< Frame or Microframe Number of the Received SOF (SOFFN)
When the core is operating at high speed, this field contains a
microframe number. When the core is operating at full or low
speed, this field contains a frame number. */
uint32_t reserved_4_7 : 4;
uint32_t errticerr : 1; /**< Erratic Error (ErrticErr)
The core sets this bit to report any erratic errors
(phy_rxvalid_i/phy_rxvldh_i or phy_rxactive_i is asserted for at
least 2 ms, due to PHY error) seen on the UTMI+.
Due to erratic errors, the O2P USB core goes into Suspended
state and an interrupt is generated to the application with Early
Suspend bit of the Core Interrupt register (GINTSTS.ErlySusp).
If the early suspend is asserted due to an erratic error, the
application can only perform a soft disconnect recover. */
uint32_t enumspd : 2; /**< Enumerated Speed (EnumSpd)
Indicates the speed at which the O2P USB core has come up
after speed detection through a chirp sequence.
* 2'b00: High speed (PHY clock is running at 30 or 60 MHz)
* 2'b01: Full speed (PHY clock is running at 30 or 60 MHz)
* 2'b10: Low speed (PHY clock is running at 6 MHz)
* 2'b11: Full speed (PHY clock is running at 48 MHz)
Low speed is not supported for devices using a UTMI+ PHY. */
uint32_t suspsts : 1; /**< Suspend Status (SuspSts)
In Device mode, this bit is set as long as a Suspend condition is
detected on the USB. The core enters the Suspended state
when there is no activity on the phy_line_state_i signal for an
extended period of time. The core comes out of the suspend:
* When there is any activity on the phy_line_state_i signal
* When the application writes to the Remote Wakeup Signaling
bit in the Device Control register (DCTL.RmtWkUpSig). */
#else
uint32_t suspsts : 1;
uint32_t enumspd : 2;
uint32_t errticerr : 1;
uint32_t reserved_4_7 : 4;
uint32_t soffn : 14;
uint32_t reserved_22_31 : 10;
#endif
} s;
struct cvmx_usbcx_dsts_s cn30xx;
struct cvmx_usbcx_dsts_s cn31xx;
struct cvmx_usbcx_dsts_s cn50xx;
struct cvmx_usbcx_dsts_s cn52xx;
struct cvmx_usbcx_dsts_s cn52xxp1;
struct cvmx_usbcx_dsts_s cn56xx;
struct cvmx_usbcx_dsts_s cn56xxp1;
} cvmx_usbcx_dsts_t;
/**
* cvmx_usbc#_dtknqr1
*
* Device IN Token Sequence Learning Queue Read Register 1 (DTKNQR1)
*
* The depth of the IN Token Sequence Learning Queue is specified for Device Mode IN Token
* Sequence Learning Queue Depth. The queue is 4 bits wide to store the endpoint number.
* A read from this register returns the first 5 endpoint entries of the IN Token Sequence
* Learning Queue. When the queue is full, the new token is pushed into the queue and oldest
* token is discarded.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dtknqr1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t eptkn : 24; /**< Endpoint Token (EPTkn)
Four bits per token represent the endpoint number of the token:
* Bits [31:28]: Endpoint number of Token 5
* Bits [27:24]: Endpoint number of Token 4
- .......
* Bits [15:12]: Endpoint number of Token 1
* Bits [11:8]: Endpoint number of Token 0 */
uint32_t wrapbit : 1; /**< Wrap Bit (WrapBit)
This bit is set when the write pointer wraps. It is cleared when
the learning queue is cleared. */
uint32_t reserved_5_6 : 2;
uint32_t intknwptr : 5; /**< IN Token Queue Write Pointer (INTknWPtr) */
#else
uint32_t intknwptr : 5;
uint32_t reserved_5_6 : 2;
uint32_t wrapbit : 1;
uint32_t eptkn : 24;
#endif
} s;
struct cvmx_usbcx_dtknqr1_s cn30xx;
struct cvmx_usbcx_dtknqr1_s cn31xx;
struct cvmx_usbcx_dtknqr1_s cn50xx;
struct cvmx_usbcx_dtknqr1_s cn52xx;
struct cvmx_usbcx_dtknqr1_s cn52xxp1;
struct cvmx_usbcx_dtknqr1_s cn56xx;
struct cvmx_usbcx_dtknqr1_s cn56xxp1;
} cvmx_usbcx_dtknqr1_t;
/**
* cvmx_usbc#_dtknqr2
*
* Device IN Token Sequence Learning Queue Read Register 2 (DTKNQR2)
*
* A read from this register returns the next 8 endpoint entries of the learning queue.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dtknqr2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t eptkn : 32; /**< Endpoint Token (EPTkn)
Four bits per token represent the endpoint number of the token:
* Bits [31:28]: Endpoint number of Token 13
* Bits [27:24]: Endpoint number of Token 12
- .......
* Bits [7:4]: Endpoint number of Token 7
* Bits [3:0]: Endpoint number of Token 6 */
#else
uint32_t eptkn : 32;
#endif
} s;
struct cvmx_usbcx_dtknqr2_s cn30xx;
struct cvmx_usbcx_dtknqr2_s cn31xx;
struct cvmx_usbcx_dtknqr2_s cn50xx;
struct cvmx_usbcx_dtknqr2_s cn52xx;
struct cvmx_usbcx_dtknqr2_s cn52xxp1;
struct cvmx_usbcx_dtknqr2_s cn56xx;
struct cvmx_usbcx_dtknqr2_s cn56xxp1;
} cvmx_usbcx_dtknqr2_t;
/**
* cvmx_usbc#_dtknqr3
*
* Device IN Token Sequence Learning Queue Read Register 3 (DTKNQR3)
*
* A read from this register returns the next 8 endpoint entries of the learning queue.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dtknqr3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t eptkn : 32; /**< Endpoint Token (EPTkn)
Four bits per token represent the endpoint number of the token:
* Bits [31:28]: Endpoint number of Token 21
* Bits [27:24]: Endpoint number of Token 20
- .......
* Bits [7:4]: Endpoint number of Token 15
* Bits [3:0]: Endpoint number of Token 14 */
#else
uint32_t eptkn : 32;
#endif
} s;
struct cvmx_usbcx_dtknqr3_s cn30xx;
struct cvmx_usbcx_dtknqr3_s cn31xx;
struct cvmx_usbcx_dtknqr3_s cn50xx;
struct cvmx_usbcx_dtknqr3_s cn52xx;
struct cvmx_usbcx_dtknqr3_s cn52xxp1;
struct cvmx_usbcx_dtknqr3_s cn56xx;
struct cvmx_usbcx_dtknqr3_s cn56xxp1;
} cvmx_usbcx_dtknqr3_t;
/**
* cvmx_usbc#_dtknqr4
*
* Device IN Token Sequence Learning Queue Read Register 4 (DTKNQR4)
*
* A read from this register returns the last 8 endpoint entries of the learning queue.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_dtknqr4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t eptkn : 32; /**< Endpoint Token (EPTkn)
Four bits per token represent the endpoint number of the token:
* Bits [31:28]: Endpoint number of Token 29
* Bits [27:24]: Endpoint number of Token 28
- .......
* Bits [7:4]: Endpoint number of Token 23
* Bits [3:0]: Endpoint number of Token 22 */
#else
uint32_t eptkn : 32;
#endif
} s;
struct cvmx_usbcx_dtknqr4_s cn30xx;
struct cvmx_usbcx_dtknqr4_s cn31xx;
struct cvmx_usbcx_dtknqr4_s cn50xx;
struct cvmx_usbcx_dtknqr4_s cn52xx;
struct cvmx_usbcx_dtknqr4_s cn52xxp1;
struct cvmx_usbcx_dtknqr4_s cn56xx;
struct cvmx_usbcx_dtknqr4_s cn56xxp1;
} cvmx_usbcx_dtknqr4_t;
/**
* cvmx_usbc#_gahbcfg
*
* Core AHB Configuration Register (GAHBCFG)
*
* This register can be used to configure the core after power-on or a change in mode of operation.
* This register mainly contains AHB system-related configuration parameters. The AHB is the processor
* interface to the O2P USB core. In general, software need not know about this interface except to
* program the values as specified.
*
* The application must program this register as part of the O2P USB core initialization.
* Do not change this register after the initial programming.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gahbcfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_9_31 : 23;
uint32_t ptxfemplvl : 1; /**< Periodic TxFIFO Empty Level (PTxFEmpLvl)
Software should set this bit to 0x1.
Indicates when the Periodic TxFIFO Empty Interrupt bit in the
Core Interrupt register (GINTSTS.PTxFEmp) is triggered. This
bit is used only in Slave mode.
* 1'b0: GINTSTS.PTxFEmp interrupt indicates that the Periodic
TxFIFO is half empty
* 1'b1: GINTSTS.PTxFEmp interrupt indicates that the Periodic
TxFIFO is completely empty */
uint32_t nptxfemplvl : 1; /**< Non-Periodic TxFIFO Empty Level (NPTxFEmpLvl)
Software should set this bit to 0x1.
Indicates when the Non-Periodic TxFIFO Empty Interrupt bit in
the Core Interrupt register (GINTSTS.NPTxFEmp) is triggered.
This bit is used only in Slave mode.
* 1'b0: GINTSTS.NPTxFEmp interrupt indicates that the Non-
Periodic TxFIFO is half empty
* 1'b1: GINTSTS.NPTxFEmp interrupt indicates that the Non-
Periodic TxFIFO is completely empty */
uint32_t reserved_6_6 : 1;
uint32_t dmaen : 1; /**< DMA Enable (DMAEn)
* 1'b0: Core operates in Slave mode
* 1'b1: Core operates in a DMA mode */
uint32_t hbstlen : 4; /**< Burst Length/Type (HBstLen)
This field has not effect and should be left as 0x0. */
uint32_t glblintrmsk : 1; /**< Global Interrupt Mask (GlblIntrMsk)
Software should set this field to 0x1.
The application uses this bit to mask or unmask the interrupt
line assertion to itself. Irrespective of this bit's setting, the
interrupt status registers are updated by the core.
* 1'b0: Mask the interrupt assertion to the application.
* 1'b1: Unmask the interrupt assertion to the application. */
#else
uint32_t glblintrmsk : 1;
uint32_t hbstlen : 4;
uint32_t dmaen : 1;
uint32_t reserved_6_6 : 1;
uint32_t nptxfemplvl : 1;
uint32_t ptxfemplvl : 1;
uint32_t reserved_9_31 : 23;
#endif
} s;
struct cvmx_usbcx_gahbcfg_s cn30xx;
struct cvmx_usbcx_gahbcfg_s cn31xx;
struct cvmx_usbcx_gahbcfg_s cn50xx;
struct cvmx_usbcx_gahbcfg_s cn52xx;
struct cvmx_usbcx_gahbcfg_s cn52xxp1;
struct cvmx_usbcx_gahbcfg_s cn56xx;
struct cvmx_usbcx_gahbcfg_s cn56xxp1;
} cvmx_usbcx_gahbcfg_t;
/**
* cvmx_usbc#_ghwcfg1
*
* User HW Config1 Register (GHWCFG1)
*
* This register contains the logical endpoint direction(s) of the O2P USB core.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_ghwcfg1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t epdir : 32; /**< Endpoint Direction (epdir)
Two bits per endpoint represent the direction.
* 2'b00: BIDIR (IN and OUT) endpoint
* 2'b01: IN endpoint
* 2'b10: OUT endpoint
* 2'b11: Reserved
Bits [31:30]: Endpoint 15 direction
Bits [29:28]: Endpoint 14 direction
- ...
Bits [3:2]: Endpoint 1 direction
Bits[1:0]: Endpoint 0 direction (always BIDIR) */
#else
uint32_t epdir : 32;
#endif
} s;
struct cvmx_usbcx_ghwcfg1_s cn30xx;
struct cvmx_usbcx_ghwcfg1_s cn31xx;
struct cvmx_usbcx_ghwcfg1_s cn50xx;
struct cvmx_usbcx_ghwcfg1_s cn52xx;
struct cvmx_usbcx_ghwcfg1_s cn52xxp1;
struct cvmx_usbcx_ghwcfg1_s cn56xx;
struct cvmx_usbcx_ghwcfg1_s cn56xxp1;
} cvmx_usbcx_ghwcfg1_t;
/**
* cvmx_usbc#_ghwcfg2
*
* User HW Config2 Register (GHWCFG2)
*
* This register contains configuration options of the O2P USB core.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_ghwcfg2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_31_31 : 1;
uint32_t tknqdepth : 5; /**< Device Mode IN Token Sequence Learning Queue Depth
(TknQDepth)
Range: 0-30 */
uint32_t ptxqdepth : 2; /**< Host Mode Periodic Request Queue Depth (PTxQDepth)
* 2'b00: 2
* 2'b01: 4
* 2'b10: 8
* Others: Reserved */
uint32_t nptxqdepth : 2; /**< Non-Periodic Request Queue Depth (NPTxQDepth)
* 2'b00: 2
* 2'b01: 4
* 2'b10: 8
* Others: Reserved */
uint32_t reserved_20_21 : 2;
uint32_t dynfifosizing : 1; /**< Dynamic FIFO Sizing Enabled (DynFifoSizing)
* 1'b0: No
* 1'b1: Yes */
uint32_t periosupport : 1; /**< Periodic OUT Channels Supported in Host Mode
(PerioSupport)
* 1'b0: No
* 1'b1: Yes */
uint32_t numhstchnl : 4; /**< Number of Host Channels (NumHstChnl)
Indicates the number of host channels supported by the core in
Host mode. The range of this field is 0-15: 0 specifies 1
channel, 15 specifies 16 channels. */
uint32_t numdeveps : 4; /**< Number of Device Endpoints (NumDevEps)
Indicates the number of device endpoints supported by the core
in Device mode in addition to control endpoint 0. The range of
this field is 1-15. */
uint32_t fsphytype : 2; /**< Full-Speed PHY Interface Type (FSPhyType)
* 2'b00: Full-speed interface not supported
* 2'b01: Dedicated full-speed interface
* 2'b10: FS pins shared with UTMI+ pins
* 2'b11: FS pins shared with ULPI pins */
uint32_t hsphytype : 2; /**< High-Speed PHY Interface Type (HSPhyType)
* 2'b00: High-Speed interface not supported
* 2'b01: UTMI+
* 2'b10: ULPI
* 2'b11: UTMI+ and ULPI */
uint32_t singpnt : 1; /**< Point-to-Point (SingPnt)
* 1'b0: Multi-point application
* 1'b1: Single-point application */
uint32_t otgarch : 2; /**< Architecture (OtgArch)
* 2'b00: Slave-Only
* 2'b01: External DMA
* 2'b10: Internal DMA
* Others: Reserved */
uint32_t otgmode : 3; /**< Mode of Operation (OtgMode)
* 3'b000: HNP- and SRP-Capable OTG (Host & Device)
* 3'b001: SRP-Capable OTG (Host & Device)
* 3'b010: Non-HNP and Non-SRP Capable OTG (Host &
Device)
* 3'b011: SRP-Capable Device
* 3'b100: Non-OTG Device
* 3'b101: SRP-Capable Host
* 3'b110: Non-OTG Host
* Others: Reserved */
#else
uint32_t otgmode : 3;
uint32_t otgarch : 2;
uint32_t singpnt : 1;
uint32_t hsphytype : 2;
uint32_t fsphytype : 2;
uint32_t numdeveps : 4;
uint32_t numhstchnl : 4;
uint32_t periosupport : 1;
uint32_t dynfifosizing : 1;
uint32_t reserved_20_21 : 2;
uint32_t nptxqdepth : 2;
uint32_t ptxqdepth : 2;
uint32_t tknqdepth : 5;
uint32_t reserved_31_31 : 1;
#endif
} s;
struct cvmx_usbcx_ghwcfg2_s cn30xx;
struct cvmx_usbcx_ghwcfg2_s cn31xx;
struct cvmx_usbcx_ghwcfg2_s cn50xx;
struct cvmx_usbcx_ghwcfg2_s cn52xx;
struct cvmx_usbcx_ghwcfg2_s cn52xxp1;
struct cvmx_usbcx_ghwcfg2_s cn56xx;
struct cvmx_usbcx_ghwcfg2_s cn56xxp1;
} cvmx_usbcx_ghwcfg2_t;
/**
* cvmx_usbc#_ghwcfg3
*
* User HW Config3 Register (GHWCFG3)
*
* This register contains the configuration options of the O2P USB core.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_ghwcfg3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dfifodepth : 16; /**< DFIFO Depth (DfifoDepth)
This value is in terms of 32-bit words.
* Minimum value is 32
* Maximum value is 32768 */
uint32_t reserved_13_15 : 3;
uint32_t ahbphysync : 1; /**< AHB and PHY Synchronous (AhbPhySync)
Indicates whether AHB and PHY clocks are synchronous to
each other.
* 1'b0: No
* 1'b1: Yes
This bit is tied to 1. */
uint32_t rsttype : 1; /**< Reset Style for Clocked always Blocks in RTL (RstType)
* 1'b0: Asynchronous reset is used in the core
* 1'b1: Synchronous reset is used in the core */
uint32_t optfeature : 1; /**< Optional Features Removed (OptFeature)
Indicates whether the User ID register, GPIO interface ports,
and SOF toggle and counter ports were removed for gate count
optimization. */
uint32_t vendor_control_interface_support : 1;/**< Vendor Control Interface Support
* 1'b0: Vendor Control Interface is not available on the core.
* 1'b1: Vendor Control Interface is available. */
uint32_t i2c_selection : 1; /**< I2C Selection
* 1'b0: I2C Interface is not available on the core.
* 1'b1: I2C Interface is available on the core. */
uint32_t otgen : 1; /**< OTG Function Enabled (OtgEn)
The application uses this bit to indicate the O2P USB core's
OTG capabilities.
* 1'b0: Not OTG capable
* 1'b1: OTG Capable */
uint32_t pktsizewidth : 3; /**< Width of Packet Size Counters (PktSizeWidth)
* 3'b000: 4 bits
* 3'b001: 5 bits
* 3'b010: 6 bits
* 3'b011: 7 bits
* 3'b100: 8 bits
* 3'b101: 9 bits
* 3'b110: 10 bits
* Others: Reserved */
uint32_t xfersizewidth : 4; /**< Width of Transfer Size Counters (XferSizeWidth)
* 4'b0000: 11 bits
* 4'b0001: 12 bits
- ...
* 4'b1000: 19 bits
* Others: Reserved */
#else
uint32_t xfersizewidth : 4;
uint32_t pktsizewidth : 3;
uint32_t otgen : 1;
uint32_t i2c_selection : 1;
uint32_t vendor_control_interface_support : 1;
uint32_t optfeature : 1;
uint32_t rsttype : 1;
uint32_t ahbphysync : 1;
uint32_t reserved_13_15 : 3;
uint32_t dfifodepth : 16;
#endif
} s;
struct cvmx_usbcx_ghwcfg3_s cn30xx;
struct cvmx_usbcx_ghwcfg3_s cn31xx;
struct cvmx_usbcx_ghwcfg3_s cn50xx;
struct cvmx_usbcx_ghwcfg3_s cn52xx;
struct cvmx_usbcx_ghwcfg3_s cn52xxp1;
struct cvmx_usbcx_ghwcfg3_s cn56xx;
struct cvmx_usbcx_ghwcfg3_s cn56xxp1;
} cvmx_usbcx_ghwcfg3_t;
/**
* cvmx_usbc#_ghwcfg4
*
* User HW Config4 Register (GHWCFG4)
*
* This register contains the configuration options of the O2P USB core.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_ghwcfg4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_30_31 : 2;
uint32_t numdevmodinend : 4; /**< Enable dedicatd transmit FIFO for device IN endpoints. */
uint32_t endedtrfifo : 1; /**< Enable dedicatd transmit FIFO for device IN endpoints. */
uint32_t sessendfltr : 1; /**< "session_end" Filter Enabled (SessEndFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t bvalidfltr : 1; /**< "b_valid" Filter Enabled (BValidFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t avalidfltr : 1; /**< "a_valid" Filter Enabled (AValidFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t vbusvalidfltr : 1; /**< "vbus_valid" Filter Enabled (VBusValidFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t iddgfltr : 1; /**< "iddig" Filter Enable (IddgFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t numctleps : 4; /**< Number of Device Mode Control Endpoints in Addition to
Endpoint 0 (NumCtlEps)
Range: 1-15 */
uint32_t phydatawidth : 2; /**< UTMI+ PHY/ULPI-to-Internal UTMI+ Wrapper Data Width
(PhyDataWidth)
When a ULPI PHY is used, an internal wrapper converts ULPI
to UTMI+.
* 2'b00: 8 bits
* 2'b01: 16 bits
* 2'b10: 8/16 bits, software selectable
* Others: Reserved */
uint32_t reserved_6_13 : 8;
uint32_t ahbfreq : 1; /**< Minimum AHB Frequency Less Than 60 MHz (AhbFreq)
* 1'b0: No
* 1'b1: Yes */
uint32_t enablepwropt : 1; /**< Enable Power Optimization? (EnablePwrOpt)
* 1'b0: No
* 1'b1: Yes */
uint32_t numdevperioeps : 4; /**< Number of Device Mode Periodic IN Endpoints
(NumDevPerioEps)
Range: 0-15 */
#else
uint32_t numdevperioeps : 4;
uint32_t enablepwropt : 1;
uint32_t ahbfreq : 1;
uint32_t reserved_6_13 : 8;
uint32_t phydatawidth : 2;
uint32_t numctleps : 4;
uint32_t iddgfltr : 1;
uint32_t vbusvalidfltr : 1;
uint32_t avalidfltr : 1;
uint32_t bvalidfltr : 1;
uint32_t sessendfltr : 1;
uint32_t endedtrfifo : 1;
uint32_t numdevmodinend : 4;
uint32_t reserved_30_31 : 2;
#endif
} s;
struct cvmx_usbcx_ghwcfg4_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_25_31 : 7;
uint32_t sessendfltr : 1; /**< "session_end" Filter Enabled (SessEndFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t bvalidfltr : 1; /**< "b_valid" Filter Enabled (BValidFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t avalidfltr : 1; /**< "a_valid" Filter Enabled (AValidFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t vbusvalidfltr : 1; /**< "vbus_valid" Filter Enabled (VBusValidFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t iddgfltr : 1; /**< "iddig" Filter Enable (IddgFltr)
* 1'b0: No filter
* 1'b1: Filter */
uint32_t numctleps : 4; /**< Number of Device Mode Control Endpoints in Addition to
Endpoint 0 (NumCtlEps)
Range: 1-15 */
uint32_t phydatawidth : 2; /**< UTMI+ PHY/ULPI-to-Internal UTMI+ Wrapper Data Width
(PhyDataWidth)
When a ULPI PHY is used, an internal wrapper converts ULPI
to UTMI+.
* 2'b00: 8 bits
* 2'b01: 16 bits
* 2'b10: 8/16 bits, software selectable
* Others: Reserved */
uint32_t reserved_6_13 : 8;
uint32_t ahbfreq : 1; /**< Minimum AHB Frequency Less Than 60 MHz (AhbFreq)
* 1'b0: No
* 1'b1: Yes */
uint32_t enablepwropt : 1; /**< Enable Power Optimization? (EnablePwrOpt)
* 1'b0: No
* 1'b1: Yes */
uint32_t numdevperioeps : 4; /**< Number of Device Mode Periodic IN Endpoints
(NumDevPerioEps)
Range: 0-15 */
#else
uint32_t numdevperioeps : 4;
uint32_t enablepwropt : 1;
uint32_t ahbfreq : 1;
uint32_t reserved_6_13 : 8;
uint32_t phydatawidth : 2;
uint32_t numctleps : 4;
uint32_t iddgfltr : 1;
uint32_t vbusvalidfltr : 1;
uint32_t avalidfltr : 1;
uint32_t bvalidfltr : 1;
uint32_t sessendfltr : 1;
uint32_t reserved_25_31 : 7;
#endif
} cn30xx;
struct cvmx_usbcx_ghwcfg4_cn30xx cn31xx;
struct cvmx_usbcx_ghwcfg4_s cn50xx;
struct cvmx_usbcx_ghwcfg4_s cn52xx;
struct cvmx_usbcx_ghwcfg4_s cn52xxp1;
struct cvmx_usbcx_ghwcfg4_s cn56xx;
struct cvmx_usbcx_ghwcfg4_s cn56xxp1;
} cvmx_usbcx_ghwcfg4_t;
/**
* cvmx_usbc#_gintmsk
*
* Core Interrupt Mask Register (GINTMSK)
*
* This register works with the Core Interrupt register to interrupt the application.
* When an interrupt bit is masked, the interrupt associated with that bit will not be generated.
* However, the Core Interrupt (GINTSTS) register bit corresponding to that interrupt will still be set.
* Mask interrupt: 1'b0, Unmask interrupt: 1'b1
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gintmsk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t wkupintmsk : 1; /**< Resume/Remote Wakeup Detected Interrupt Mask
(WkUpIntMsk) */
uint32_t sessreqintmsk : 1; /**< Session Request/New Session Detected Interrupt Mask
(SessReqIntMsk) */
uint32_t disconnintmsk : 1; /**< Disconnect Detected Interrupt Mask (DisconnIntMsk) */
uint32_t conidstschngmsk : 1; /**< Connector ID Status Change Mask (ConIDStsChngMsk) */
uint32_t reserved_27_27 : 1;
uint32_t ptxfempmsk : 1; /**< Periodic TxFIFO Empty Mask (PTxFEmpMsk) */
uint32_t hchintmsk : 1; /**< Host Channels Interrupt Mask (HChIntMsk) */
uint32_t prtintmsk : 1; /**< Host Port Interrupt Mask (PrtIntMsk) */
uint32_t reserved_23_23 : 1;
uint32_t fetsuspmsk : 1; /**< Data Fetch Suspended Mask (FetSuspMsk) */
uint32_t incomplpmsk : 1; /**< Incomplete Periodic Transfer Mask (incomplPMsk)
Incomplete Isochronous OUT Transfer Mask
(incompISOOUTMsk) */
uint32_t incompisoinmsk : 1; /**< Incomplete Isochronous IN Transfer Mask (incompISOINMsk) */
uint32_t oepintmsk : 1; /**< OUT Endpoints Interrupt Mask (OEPIntMsk) */
uint32_t inepintmsk : 1; /**< IN Endpoints Interrupt Mask (INEPIntMsk) */
uint32_t epmismsk : 1; /**< Endpoint Mismatch Interrupt Mask (EPMisMsk) */
uint32_t reserved_16_16 : 1;
uint32_t eopfmsk : 1; /**< End of Periodic Frame Interrupt Mask (EOPFMsk) */
uint32_t isooutdropmsk : 1; /**< Isochronous OUT Packet Dropped Interrupt Mask
(ISOOutDropMsk) */
uint32_t enumdonemsk : 1; /**< Enumeration Done Mask (EnumDoneMsk) */
uint32_t usbrstmsk : 1; /**< USB Reset Mask (USBRstMsk) */
uint32_t usbsuspmsk : 1; /**< USB Suspend Mask (USBSuspMsk) */
uint32_t erlysuspmsk : 1; /**< Early Suspend Mask (ErlySuspMsk) */
uint32_t i2cint : 1; /**< I2C Interrupt Mask (I2CINT) */
uint32_t ulpickintmsk : 1; /**< ULPI Carkit Interrupt Mask (ULPICKINTMsk)
I2C Carkit Interrupt Mask (I2CCKINTMsk) */
uint32_t goutnakeffmsk : 1; /**< Global OUT NAK Effective Mask (GOUTNakEffMsk) */
uint32_t ginnakeffmsk : 1; /**< Global Non-Periodic IN NAK Effective Mask (GINNakEffMsk) */
uint32_t nptxfempmsk : 1; /**< Non-Periodic TxFIFO Empty Mask (NPTxFEmpMsk) */
uint32_t rxflvlmsk : 1; /**< Receive FIFO Non-Empty Mask (RxFLvlMsk) */
uint32_t sofmsk : 1; /**< Start of (micro)Frame Mask (SofMsk) */
uint32_t otgintmsk : 1; /**< OTG Interrupt Mask (OTGIntMsk) */
uint32_t modemismsk : 1; /**< Mode Mismatch Interrupt Mask (ModeMisMsk) */
uint32_t reserved_0_0 : 1;
#else
uint32_t reserved_0_0 : 1;
uint32_t modemismsk : 1;
uint32_t otgintmsk : 1;
uint32_t sofmsk : 1;
uint32_t rxflvlmsk : 1;
uint32_t nptxfempmsk : 1;
uint32_t ginnakeffmsk : 1;
uint32_t goutnakeffmsk : 1;
uint32_t ulpickintmsk : 1;
uint32_t i2cint : 1;
uint32_t erlysuspmsk : 1;
uint32_t usbsuspmsk : 1;
uint32_t usbrstmsk : 1;
uint32_t enumdonemsk : 1;
uint32_t isooutdropmsk : 1;
uint32_t eopfmsk : 1;
uint32_t reserved_16_16 : 1;
uint32_t epmismsk : 1;
uint32_t inepintmsk : 1;
uint32_t oepintmsk : 1;
uint32_t incompisoinmsk : 1;
uint32_t incomplpmsk : 1;
uint32_t fetsuspmsk : 1;
uint32_t reserved_23_23 : 1;
uint32_t prtintmsk : 1;
uint32_t hchintmsk : 1;
uint32_t ptxfempmsk : 1;
uint32_t reserved_27_27 : 1;
uint32_t conidstschngmsk : 1;
uint32_t disconnintmsk : 1;
uint32_t sessreqintmsk : 1;
uint32_t wkupintmsk : 1;
#endif
} s;
struct cvmx_usbcx_gintmsk_s cn30xx;
struct cvmx_usbcx_gintmsk_s cn31xx;
struct cvmx_usbcx_gintmsk_s cn50xx;
struct cvmx_usbcx_gintmsk_s cn52xx;
struct cvmx_usbcx_gintmsk_s cn52xxp1;
struct cvmx_usbcx_gintmsk_s cn56xx;
struct cvmx_usbcx_gintmsk_s cn56xxp1;
} cvmx_usbcx_gintmsk_t;
/**
* cvmx_usbc#_gintsts
*
* Core Interrupt Register (GINTSTS)
*
* This register interrupts the application for system-level events in the current mode of operation
* (Device mode or Host mode). It is shown in Interrupt. Some of the bits in this register are valid only in Host mode,
* while others are valid in Device mode only. This register also indicates the current mode of operation.
* In order to clear the interrupt status bits of type R_SS_WC, the application must write 1'b1 into the bit.
* The FIFO status interrupts are read only; once software reads from or writes to the FIFO while servicing these
* interrupts, FIFO interrupt conditions are cleared automatically.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gintsts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t wkupint : 1; /**< Resume/Remote Wakeup Detected Interrupt (WkUpInt)
In Device mode, this interrupt is asserted when a resume is
detected on the USB. In Host mode, this interrupt is asserted
when a remote wakeup is detected on the USB.
For more information on how to use this interrupt, see "Partial
Power-Down and Clock Gating Programming Model" on
page 353. */
uint32_t sessreqint : 1; /**< Session Request/New Session Detected Interrupt (SessReqInt)
In Host mode, this interrupt is asserted when a session request
is detected from the device. In Device mode, this interrupt is
asserted when the utmiotg_bvalid signal goes high.
For more information on how to use this interrupt, see "Partial
Power-Down and Clock Gating Programming Model" on
page 353. */
uint32_t disconnint : 1; /**< Disconnect Detected Interrupt (DisconnInt)
Asserted when a device disconnect is detected. */
uint32_t conidstschng : 1; /**< Connector ID Status Change (ConIDStsChng)
The core sets this bit when there is a change in connector ID
status. */
uint32_t reserved_27_27 : 1;
uint32_t ptxfemp : 1; /**< Periodic TxFIFO Empty (PTxFEmp)
Asserted when the Periodic Transmit FIFO is either half or
completely empty and there is space for at least one entry to be
written in the Periodic Request Queue. The half or completely
empty status is determined by the Periodic TxFIFO Empty Level
bit in the Core AHB Configuration register
(GAHBCFG.PTxFEmpLvl). */
uint32_t hchint : 1; /**< Host Channels Interrupt (HChInt)
The core sets this bit to indicate that an interrupt is pending on
one of the channels of the core (in Host mode). The application
must read the Host All Channels Interrupt (HAINT) register to
determine the exact number of the channel on which the
interrupt occurred, and then read the corresponding Host
Channel-n Interrupt (HCINTn) register to determine the exact
cause of the interrupt. The application must clear the
appropriate status bit in the HCINTn register to clear this bit. */
uint32_t prtint : 1; /**< Host Port Interrupt (PrtInt)
The core sets this bit to indicate a change in port status of one
of the O2P USB core ports in Host mode. The application must
read the Host Port Control and Status (HPRT) register to
determine the exact event that caused this interrupt. The
application must clear the appropriate status bit in the Host Port
Control and Status register to clear this bit. */
uint32_t reserved_23_23 : 1;
uint32_t fetsusp : 1; /**< Data Fetch Suspended (FetSusp)
This interrupt is valid only in DMA mode. This interrupt indicates
that the core has stopped fetching data for IN endpoints due to
the unavailability of TxFIFO space or Request Queue space.
This interrupt is used by the application for an endpoint
mismatch algorithm. */
uint32_t incomplp : 1; /**< Incomplete Periodic Transfer (incomplP)
In Host mode, the core sets this interrupt bit when there are
incomplete periodic transactions still pending which are
scheduled for the current microframe.
Incomplete Isochronous OUT Transfer (incompISOOUT)
The Device mode, the core sets this interrupt to indicate that
there is at least one isochronous OUT endpoint on which the
transfer is not completed in the current microframe. This
interrupt is asserted along with the End of Periodic Frame
Interrupt (EOPF) bit in this register. */
uint32_t incompisoin : 1; /**< Incomplete Isochronous IN Transfer (incompISOIN)
The core sets this interrupt to indicate that there is at least one
isochronous IN endpoint on which the transfer is not completed
in the current microframe. This interrupt is asserted along with
the End of Periodic Frame Interrupt (EOPF) bit in this register. */
uint32_t oepint : 1; /**< OUT Endpoints Interrupt (OEPInt)
The core sets this bit to indicate that an interrupt is pending on
one of the OUT endpoints of the core (in Device mode). The
application must read the Device All Endpoints Interrupt
(DAINT) register to determine the exact number of the OUT
endpoint on which the interrupt occurred, and then read the
corresponding Device OUT Endpoint-n Interrupt (DOEPINTn)
register to determine the exact cause of the interrupt. The
application must clear the appropriate status bit in the
corresponding DOEPINTn register to clear this bit. */
uint32_t iepint : 1; /**< IN Endpoints Interrupt (IEPInt)
The core sets this bit to indicate that an interrupt is pending on
one of the IN endpoints of the core (in Device mode). The
application must read the Device All Endpoints Interrupt
(DAINT) register to determine the exact number of the IN
endpoint on which the interrupt occurred, and then read the
corresponding Device IN Endpoint-n Interrupt (DIEPINTn)
register to determine the exact cause of the interrupt. The
application must clear the appropriate status bit in the
corresponding DIEPINTn register to clear this bit. */
uint32_t epmis : 1; /**< Endpoint Mismatch Interrupt (EPMis)
Indicates that an IN token has been received for a non-periodic
endpoint, but the data for another endpoint is present in the top
of the Non-Periodic Transmit FIFO and the IN endpoint
mismatch count programmed by the application has expired. */
uint32_t reserved_16_16 : 1;
uint32_t eopf : 1; /**< End of Periodic Frame Interrupt (EOPF)
Indicates that the period specified in the Periodic Frame Interval
field of the Device Configuration register (DCFG.PerFrInt) has
been reached in the current microframe. */
uint32_t isooutdrop : 1; /**< Isochronous OUT Packet Dropped Interrupt (ISOOutDrop)
The core sets this bit when it fails to write an isochronous OUT
packet into the RxFIFO because the RxFIFO doesn't have
enough space to accommodate a maximum packet size packet
for the isochronous OUT endpoint. */
uint32_t enumdone : 1; /**< Enumeration Done (EnumDone)
The core sets this bit to indicate that speed enumeration is
complete. The application must read the Device Status (DSTS)
register to obtain the enumerated speed. */
uint32_t usbrst : 1; /**< USB Reset (USBRst)
The core sets this bit to indicate that a reset is detected on the
USB. */
uint32_t usbsusp : 1; /**< USB Suspend (USBSusp)
The core sets this bit to indicate that a suspend was detected
on the USB. The core enters the Suspended state when there
is no activity on the phy_line_state_i signal for an extended
period of time. */
uint32_t erlysusp : 1; /**< Early Suspend (ErlySusp)
The core sets this bit to indicate that an Idle state has been
detected on the USB for 3 ms. */
uint32_t i2cint : 1; /**< I2C Interrupt (I2CINT)
This bit is always 0x0. */
uint32_t ulpickint : 1; /**< ULPI Carkit Interrupt (ULPICKINT)
This bit is always 0x0. */
uint32_t goutnakeff : 1; /**< Global OUT NAK Effective (GOUTNakEff)
Indicates that the Set Global OUT NAK bit in the Device Control
register (DCTL.SGOUTNak), set by the application, has taken
effect in the core. This bit can be cleared by writing the Clear
Global OUT NAK bit in the Device Control register
(DCTL.CGOUTNak). */
uint32_t ginnakeff : 1; /**< Global IN Non-Periodic NAK Effective (GINNakEff)
Indicates that the Set Global Non-Periodic IN NAK bit in the
Device Control register (DCTL.SGNPInNak), set by the
application, has taken effect in the core. That is, the core has
sampled the Global IN NAK bit set by the application. This bit
can be cleared by clearing the Clear Global Non-Periodic IN
NAK bit in the Device Control register (DCTL.CGNPInNak).
This interrupt does not necessarily mean that a NAK handshake
is sent out on the USB. The STALL bit takes precedence over
the NAK bit. */
uint32_t nptxfemp : 1; /**< Non-Periodic TxFIFO Empty (NPTxFEmp)
This interrupt is asserted when the Non-Periodic TxFIFO is
either half or completely empty, and there is space for at least
one entry to be written to the Non-Periodic Transmit Request
Queue. The half or completely empty status is determined by
the Non-Periodic TxFIFO Empty Level bit in the Core AHB
Configuration register (GAHBCFG.NPTxFEmpLvl). */
uint32_t rxflvl : 1; /**< RxFIFO Non-Empty (RxFLvl)
Indicates that there is at least one packet pending to be read
from the RxFIFO. */
uint32_t sof : 1; /**< Start of (micro)Frame (Sof)
In Host mode, the core sets this bit to indicate that an SOF
(FS), micro-SOF (HS), or Keep-Alive (LS) is transmitted on the
USB. The application must write a 1 to this bit to clear the
interrupt.
In Device mode, in the core sets this bit to indicate that an SOF
token has been received on the USB. The application can read
the Device Status register to get the current (micro)frame
number. This interrupt is seen only when the core is operating
at either HS or FS. */
uint32_t otgint : 1; /**< OTG Interrupt (OTGInt)
The core sets this bit to indicate an OTG protocol event. The
application must read the OTG Interrupt Status (GOTGINT)
register to determine the exact event that caused this interrupt.
The application must clear the appropriate status bit in the
GOTGINT register to clear this bit. */
uint32_t modemis : 1; /**< Mode Mismatch Interrupt (ModeMis)
The core sets this bit when the application is trying to access:
* A Host mode register, when the core is operating in Device
mode
* A Device mode register, when the core is operating in Host
mode
The register access is completed on the AHB with an OKAY
response, but is ignored by the core internally and doesn't
affect the operation of the core. */
uint32_t curmod : 1; /**< Current Mode of Operation (CurMod)
Indicates the current mode of operation.
* 1'b0: Device mode
* 1'b1: Host mode */
#else
uint32_t curmod : 1;
uint32_t modemis : 1;
uint32_t otgint : 1;
uint32_t sof : 1;
uint32_t rxflvl : 1;
uint32_t nptxfemp : 1;
uint32_t ginnakeff : 1;
uint32_t goutnakeff : 1;
uint32_t ulpickint : 1;
uint32_t i2cint : 1;
uint32_t erlysusp : 1;
uint32_t usbsusp : 1;
uint32_t usbrst : 1;
uint32_t enumdone : 1;
uint32_t isooutdrop : 1;
uint32_t eopf : 1;
uint32_t reserved_16_16 : 1;
uint32_t epmis : 1;
uint32_t iepint : 1;
uint32_t oepint : 1;
uint32_t incompisoin : 1;
uint32_t incomplp : 1;
uint32_t fetsusp : 1;
uint32_t reserved_23_23 : 1;
uint32_t prtint : 1;
uint32_t hchint : 1;
uint32_t ptxfemp : 1;
uint32_t reserved_27_27 : 1;
uint32_t conidstschng : 1;
uint32_t disconnint : 1;
uint32_t sessreqint : 1;
uint32_t wkupint : 1;
#endif
} s;
struct cvmx_usbcx_gintsts_s cn30xx;
struct cvmx_usbcx_gintsts_s cn31xx;
struct cvmx_usbcx_gintsts_s cn50xx;
struct cvmx_usbcx_gintsts_s cn52xx;
struct cvmx_usbcx_gintsts_s cn52xxp1;
struct cvmx_usbcx_gintsts_s cn56xx;
struct cvmx_usbcx_gintsts_s cn56xxp1;
} cvmx_usbcx_gintsts_t;
/**
* cvmx_usbc#_gnptxfsiz
*
* Non-Periodic Transmit FIFO Size Register (GNPTXFSIZ)
*
* The application can program the RAM size and the memory start address for the Non-Periodic TxFIFO.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gnptxfsiz_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t nptxfdep : 16; /**< Non-Periodic TxFIFO Depth (NPTxFDep)
This value is in terms of 32-bit words.
Minimum value is 16
Maximum value is 32768 */
uint32_t nptxfstaddr : 16; /**< Non-Periodic Transmit RAM Start Address (NPTxFStAddr)
This field contains the memory start address for Non-Periodic
Transmit FIFO RAM. */
#else
uint32_t nptxfstaddr : 16;
uint32_t nptxfdep : 16;
#endif
} s;
struct cvmx_usbcx_gnptxfsiz_s cn30xx;
struct cvmx_usbcx_gnptxfsiz_s cn31xx;
struct cvmx_usbcx_gnptxfsiz_s cn50xx;
struct cvmx_usbcx_gnptxfsiz_s cn52xx;
struct cvmx_usbcx_gnptxfsiz_s cn52xxp1;
struct cvmx_usbcx_gnptxfsiz_s cn56xx;
struct cvmx_usbcx_gnptxfsiz_s cn56xxp1;
} cvmx_usbcx_gnptxfsiz_t;
/**
* cvmx_usbc#_gnptxsts
*
* Non-Periodic Transmit FIFO/Queue Status Register (GNPTXSTS)
*
* This read-only register contains the free space information for the Non-Periodic TxFIFO and
* the Non-Periodic Transmit Request Queue
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gnptxsts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_31_31 : 1;
uint32_t nptxqtop : 7; /**< Top of the Non-Periodic Transmit Request Queue (NPTxQTop)
Entry in the Non-Periodic Tx Request Queue that is currently
being processed by the MAC.
* Bits [30:27]: Channel/endpoint number
* Bits [26:25]:
- 2'b00: IN/OUT token
- 2'b01: Zero-length transmit packet (device IN/host OUT)
- 2'b10: PING/CSPLIT token
- 2'b11: Channel halt command
* Bit [24]: Terminate (last entry for selected channel/endpoint) */
uint32_t nptxqspcavail : 8; /**< Non-Periodic Transmit Request Queue Space Available
(NPTxQSpcAvail)
Indicates the amount of free space available in the Non-
Periodic Transmit Request Queue. This queue holds both IN
and OUT requests in Host mode. Device mode has only IN
requests.
* 8'h0: Non-Periodic Transmit Request Queue is full
* 8'h1: 1 location available
* 8'h2: 2 locations available
* n: n locations available (0..8)
* Others: Reserved */
uint32_t nptxfspcavail : 16; /**< Non-Periodic TxFIFO Space Avail (NPTxFSpcAvail)
Indicates the amount of free space available in the Non-
Periodic TxFIFO.
Values are in terms of 32-bit words.
* 16'h0: Non-Periodic TxFIFO is full
* 16'h1: 1 word available
* 16'h2: 2 words available
* 16'hn: n words available (where 0..32768)
* 16'h8000: 32768 words available
* Others: Reserved */
#else
uint32_t nptxfspcavail : 16;
uint32_t nptxqspcavail : 8;
uint32_t nptxqtop : 7;
uint32_t reserved_31_31 : 1;
#endif
} s;
struct cvmx_usbcx_gnptxsts_s cn30xx;
struct cvmx_usbcx_gnptxsts_s cn31xx;
struct cvmx_usbcx_gnptxsts_s cn50xx;
struct cvmx_usbcx_gnptxsts_s cn52xx;
struct cvmx_usbcx_gnptxsts_s cn52xxp1;
struct cvmx_usbcx_gnptxsts_s cn56xx;
struct cvmx_usbcx_gnptxsts_s cn56xxp1;
} cvmx_usbcx_gnptxsts_t;
/**
* cvmx_usbc#_gotgctl
*
* OTG Control and Status Register (GOTGCTL)
*
* The OTG Control and Status register controls the behavior and reflects the status of the OTG function of the core.:
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gotgctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t bsesvld : 1; /**< B-Session Valid (BSesVld)
Valid only when O2P USB core is configured as a USB device.
Indicates the Device mode transceiver status.
* 1'b0: B-session is not valid.
* 1'b1: B-session is valid. */
uint32_t asesvld : 1; /**< A-Session Valid (ASesVld)
Valid only when O2P USB core is configured as a USB host.
Indicates the Host mode transceiver status.
* 1'b0: A-session is not valid
* 1'b1: A-session is valid */
uint32_t dbnctime : 1; /**< Long/Short Debounce Time (DbncTime)
In the present version of the core this bit will only read as '0'. */
uint32_t conidsts : 1; /**< Connector ID Status (ConIDSts)
Indicates the connector ID status on a connect event.
* 1'b0: The O2P USB core is in A-device mode
* 1'b1: The O2P USB core is in B-device mode */
uint32_t reserved_12_15 : 4;
uint32_t devhnpen : 1; /**< Device HNP Enabled (DevHNPEn)
Since O2P USB core is not HNP capable this bit is 0x0. */
uint32_t hstsethnpen : 1; /**< Host Set HNP Enable (HstSetHNPEn)
Since O2P USB core is not HNP capable this bit is 0x0. */
uint32_t hnpreq : 1; /**< HNP Request (HNPReq)
Since O2P USB core is not HNP capable this bit is 0x0. */
uint32_t hstnegscs : 1; /**< Host Negotiation Success (HstNegScs)
Since O2P USB core is not HNP capable this bit is 0x0. */
uint32_t reserved_2_7 : 6;
uint32_t sesreq : 1; /**< Session Request (SesReq)
Since O2P USB core is not SRP capable this bit is 0x0. */
uint32_t sesreqscs : 1; /**< Session Request Success (SesReqScs)
Since O2P USB core is not SRP capable this bit is 0x0. */
#else
uint32_t sesreqscs : 1;
uint32_t sesreq : 1;
uint32_t reserved_2_7 : 6;
uint32_t hstnegscs : 1;
uint32_t hnpreq : 1;
uint32_t hstsethnpen : 1;
uint32_t devhnpen : 1;
uint32_t reserved_12_15 : 4;
uint32_t conidsts : 1;
uint32_t dbnctime : 1;
uint32_t asesvld : 1;
uint32_t bsesvld : 1;
uint32_t reserved_20_31 : 12;
#endif
} s;
struct cvmx_usbcx_gotgctl_s cn30xx;
struct cvmx_usbcx_gotgctl_s cn31xx;
struct cvmx_usbcx_gotgctl_s cn50xx;
struct cvmx_usbcx_gotgctl_s cn52xx;
struct cvmx_usbcx_gotgctl_s cn52xxp1;
struct cvmx_usbcx_gotgctl_s cn56xx;
struct cvmx_usbcx_gotgctl_s cn56xxp1;
} cvmx_usbcx_gotgctl_t;
/**
* cvmx_usbc#_gotgint
*
* OTG Interrupt Register (GOTGINT)
*
* The application reads this register whenever there is an OTG interrupt and clears the bits in this register
* to clear the OTG interrupt. It is shown in Interrupt .:
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gotgint_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_20_31 : 12;
uint32_t dbncedone : 1; /**< Debounce Done (DbnceDone)
In the present version of the code this bit is tied to '0'. */
uint32_t adevtoutchg : 1; /**< A-Device Timeout Change (ADevTOUTChg)
Since O2P USB core is not HNP or SRP capable this bit is always 0x0. */
uint32_t hstnegdet : 1; /**< Host Negotiation Detected (HstNegDet)
Since O2P USB core is not HNP or SRP capable this bit is always 0x0. */
uint32_t reserved_10_16 : 7;
uint32_t hstnegsucstschng : 1; /**< Host Negotiation Success Status Change (HstNegSucStsChng)
Since O2P USB core is not HNP or SRP capable this bit is always 0x0. */
uint32_t sesreqsucstschng : 1; /**< Session Request Success Status Change
Since O2P USB core is not HNP or SRP capable this bit is always 0x0. */
uint32_t reserved_3_7 : 5;
uint32_t sesenddet : 1; /**< Session End Detected (SesEndDet)
Since O2P USB core is not HNP or SRP capable this bit is always 0x0. */
uint32_t reserved_0_1 : 2;
#else
uint32_t reserved_0_1 : 2;
uint32_t sesenddet : 1;
uint32_t reserved_3_7 : 5;
uint32_t sesreqsucstschng : 1;
uint32_t hstnegsucstschng : 1;
uint32_t reserved_10_16 : 7;
uint32_t hstnegdet : 1;
uint32_t adevtoutchg : 1;
uint32_t dbncedone : 1;
uint32_t reserved_20_31 : 12;
#endif
} s;
struct cvmx_usbcx_gotgint_s cn30xx;
struct cvmx_usbcx_gotgint_s cn31xx;
struct cvmx_usbcx_gotgint_s cn50xx;
struct cvmx_usbcx_gotgint_s cn52xx;
struct cvmx_usbcx_gotgint_s cn52xxp1;
struct cvmx_usbcx_gotgint_s cn56xx;
struct cvmx_usbcx_gotgint_s cn56xxp1;
} cvmx_usbcx_gotgint_t;
/**
* cvmx_usbc#_grstctl
*
* Core Reset Register (GRSTCTL)
*
* The application uses this register to reset various hardware features inside the core.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_grstctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ahbidle : 1; /**< AHB Master Idle (AHBIdle)
Indicates that the AHB Master State Machine is in the IDLE
condition. */
uint32_t dmareq : 1; /**< DMA Request Signal (DMAReq)
Indicates that the DMA request is in progress. Used for debug. */
uint32_t reserved_11_29 : 19;
uint32_t txfnum : 5; /**< TxFIFO Number (TxFNum)
This is the FIFO number that must be flushed using the TxFIFO
Flush bit. This field must not be changed until the core clears
the TxFIFO Flush bit.
* 5'h0: Non-Periodic TxFIFO flush
* 5'h1: Periodic TxFIFO 1 flush in Device mode or Periodic
TxFIFO flush in Host mode
* 5'h2: Periodic TxFIFO 2 flush in Device mode
- ...
* 5'hF: Periodic TxFIFO 15 flush in Device mode
* 5'h10: Flush all the Periodic and Non-Periodic TxFIFOs in the
core */
uint32_t txfflsh : 1; /**< TxFIFO Flush (TxFFlsh)
This bit selectively flushes a single or all transmit FIFOs, but
cannot do so if the core is in the midst of a transaction.
The application must only write this bit after checking that the
core is neither writing to the TxFIFO nor reading from the
TxFIFO.
The application must wait until the core clears this bit before
performing any operations. This bit takes 8 clocks (of phy_clk or
hclk, whichever is slower) to clear. */
uint32_t rxfflsh : 1; /**< RxFIFO Flush (RxFFlsh)
The application can flush the entire RxFIFO using this bit, but
must first ensure that the core is not in the middle of a
transaction.
The application must only write to this bit after checking that the
core is neither reading from the RxFIFO nor writing to the
RxFIFO.
The application must wait until the bit is cleared before
performing any other operations. This bit will take 8 clocks
(slowest of PHY or AHB clock) to clear. */
uint32_t intknqflsh : 1; /**< IN Token Sequence Learning Queue Flush (INTknQFlsh)
The application writes this bit to flush the IN Token Sequence
Learning Queue. */
uint32_t frmcntrrst : 1; /**< Host Frame Counter Reset (FrmCntrRst)
The application writes this bit to reset the (micro)frame number
counter inside the core. When the (micro)frame counter is reset,
the subsequent SOF sent out by the core will have a
(micro)frame number of 0. */
uint32_t hsftrst : 1; /**< HClk Soft Reset (HSftRst)
The application uses this bit to flush the control logic in the AHB
Clock domain. Only AHB Clock Domain pipelines are reset.
* FIFOs are not flushed with this bit.
* All state machines in the AHB clock domain are reset to the
Idle state after terminating the transactions on the AHB,
following the protocol.
* CSR control bits used by the AHB clock domain state
machines are cleared.
* To clear this interrupt, status mask bits that control the
interrupt status and are generated by the AHB clock domain
state machine are cleared.
* Because interrupt status bits are not cleared, the application
can get the status of any core events that occurred after it set
this bit.
This is a self-clearing bit that the core clears after all necessary
logic is reset in the core. This may take several clocks,
depending on the core's current state. */
uint32_t csftrst : 1; /**< Core Soft Reset (CSftRst)
Resets the hclk and phy_clock domains as follows:
* Clears the interrupts and all the CSR registers except the
following register bits:
- PCGCCTL.RstPdwnModule
- PCGCCTL.GateHclk
- PCGCCTL.PwrClmp
- PCGCCTL.StopPPhyLPwrClkSelclk
- GUSBCFG.PhyLPwrClkSel
- GUSBCFG.DDRSel
- GUSBCFG.PHYSel
- GUSBCFG.FSIntf
- GUSBCFG.ULPI_UTMI_Sel
- GUSBCFG.PHYIf
- HCFG.FSLSPclkSel
- DCFG.DevSpd
* All module state machines (except the AHB Slave Unit) are
reset to the IDLE state, and all the transmit FIFOs and the
receive FIFO are flushed.
* Any transactions on the AHB Master are terminated as soon
as possible, after gracefully completing the last data phase of
an AHB transfer. Any transactions on the USB are terminated
immediately.
The application can write to this bit any time it wants to reset
the core. This is a self-clearing bit and the core clears this bit
after all the necessary logic is reset in the core, which may take
several clocks, depending on the current state of the core.
Once this bit is cleared software should wait at least 3 PHY
clocks before doing any access to the PHY domain
(synchronization delay). Software should also should check that
bit 31 of this register is 1 (AHB Master is IDLE) before starting
any operation.
Typically software reset is used during software development
and also when you dynamically change the PHY selection bits
in the USB configuration registers listed above. When you
change the PHY, the corresponding clock for the PHY is
selected and used in the PHY domain. Once a new clock is
selected, the PHY domain has to be reset for proper operation. */
#else
uint32_t csftrst : 1;
uint32_t hsftrst : 1;
uint32_t frmcntrrst : 1;
uint32_t intknqflsh : 1;
uint32_t rxfflsh : 1;
uint32_t txfflsh : 1;
uint32_t txfnum : 5;
uint32_t reserved_11_29 : 19;
uint32_t dmareq : 1;
uint32_t ahbidle : 1;
#endif
} s;
struct cvmx_usbcx_grstctl_s cn30xx;
struct cvmx_usbcx_grstctl_s cn31xx;
struct cvmx_usbcx_grstctl_s cn50xx;
struct cvmx_usbcx_grstctl_s cn52xx;
struct cvmx_usbcx_grstctl_s cn52xxp1;
struct cvmx_usbcx_grstctl_s cn56xx;
struct cvmx_usbcx_grstctl_s cn56xxp1;
} cvmx_usbcx_grstctl_t;
/**
* cvmx_usbc#_grxfsiz
*
* Receive FIFO Size Register (GRXFSIZ)
*
* The application can program the RAM size that must be allocated to the RxFIFO.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_grxfsiz_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t rxfdep : 16; /**< RxFIFO Depth (RxFDep)
This value is in terms of 32-bit words.
* Minimum value is 16
* Maximum value is 32768 */
#else
uint32_t rxfdep : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_usbcx_grxfsiz_s cn30xx;
struct cvmx_usbcx_grxfsiz_s cn31xx;
struct cvmx_usbcx_grxfsiz_s cn50xx;
struct cvmx_usbcx_grxfsiz_s cn52xx;
struct cvmx_usbcx_grxfsiz_s cn52xxp1;
struct cvmx_usbcx_grxfsiz_s cn56xx;
struct cvmx_usbcx_grxfsiz_s cn56xxp1;
} cvmx_usbcx_grxfsiz_t;
/**
* cvmx_usbc#_grxstspd
*
* Receive Status Debug Read Register, Device Mode (GRXSTSPD)
*
* A read to the Receive Status Read and Pop register returns and additionally pops the top data entry out of the RxFIFO.
* This Description is only valid when the core is in Device Mode. For Host Mode use USBC_GRXSTSPH instead.
* NOTE: GRXSTSPH and GRXSTSPD are physically the same register and share the same offset in the O2P USB core.
* The offset difference shown in this document is for software clarity and is actually ignored by the
* hardware.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_grxstspd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_25_31 : 7;
uint32_t fn : 4; /**< Frame Number (FN)
This is the least significant 4 bits of the (micro)frame number in
which the packet is received on the USB. This field is supported
only when the isochronous OUT endpoints are supported. */
uint32_t pktsts : 4; /**< Packet Status (PktSts)
Indicates the status of the received packet
* 4'b0001: Glogal OUT NAK (triggers an interrupt)
* 4'b0010: OUT data packet received
* 4'b0100: SETUP transaction completed (triggers an interrupt)
* 4'b0110: SETUP data packet received
* Others: Reserved */
uint32_t dpid : 2; /**< Data PID (DPID)
* 2'b00: DATA0
* 2'b10: DATA1
* 2'b01: DATA2
* 2'b11: MDATA */
uint32_t bcnt : 11; /**< Byte Count (BCnt)
Indicates the byte count of the received data packet */
uint32_t epnum : 4; /**< Endpoint Number (EPNum)
Indicates the endpoint number to which the current received
packet belongs. */
#else
uint32_t epnum : 4;
uint32_t bcnt : 11;
uint32_t dpid : 2;
uint32_t pktsts : 4;
uint32_t fn : 4;
uint32_t reserved_25_31 : 7;
#endif
} s;
struct cvmx_usbcx_grxstspd_s cn30xx;
struct cvmx_usbcx_grxstspd_s cn31xx;
struct cvmx_usbcx_grxstspd_s cn50xx;
struct cvmx_usbcx_grxstspd_s cn52xx;
struct cvmx_usbcx_grxstspd_s cn52xxp1;
struct cvmx_usbcx_grxstspd_s cn56xx;
struct cvmx_usbcx_grxstspd_s cn56xxp1;
} cvmx_usbcx_grxstspd_t;
/**
* cvmx_usbc#_grxstsph
*
* Receive Status Read and Pop Register, Host Mode (GRXSTSPH)
*
* A read to the Receive Status Read and Pop register returns and additionally pops the top data entry out of the RxFIFO.
* This Description is only valid when the core is in Host Mode. For Device Mode use USBC_GRXSTSPD instead.
* NOTE: GRXSTSPH and GRXSTSPD are physically the same register and share the same offset in the O2P USB core.
* The offset difference shown in this document is for software clarity and is actually ignored by the
* hardware.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_grxstsph_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_21_31 : 11;
uint32_t pktsts : 4; /**< Packet Status (PktSts)
Indicates the status of the received packet
* 4'b0010: IN data packet received
* 4'b0011: IN transfer completed (triggers an interrupt)
* 4'b0101: Data toggle error (triggers an interrupt)
* 4'b0111: Channel halted (triggers an interrupt)
* Others: Reserved */
uint32_t dpid : 2; /**< Data PID (DPID)
* 2'b00: DATA0
* 2'b10: DATA1
* 2'b01: DATA2
* 2'b11: MDATA */
uint32_t bcnt : 11; /**< Byte Count (BCnt)
Indicates the byte count of the received IN data packet */
uint32_t chnum : 4; /**< Channel Number (ChNum)
Indicates the channel number to which the current received
packet belongs. */
#else
uint32_t chnum : 4;
uint32_t bcnt : 11;
uint32_t dpid : 2;
uint32_t pktsts : 4;
uint32_t reserved_21_31 : 11;
#endif
} s;
struct cvmx_usbcx_grxstsph_s cn30xx;
struct cvmx_usbcx_grxstsph_s cn31xx;
struct cvmx_usbcx_grxstsph_s cn50xx;
struct cvmx_usbcx_grxstsph_s cn52xx;
struct cvmx_usbcx_grxstsph_s cn52xxp1;
struct cvmx_usbcx_grxstsph_s cn56xx;
struct cvmx_usbcx_grxstsph_s cn56xxp1;
} cvmx_usbcx_grxstsph_t;
/**
* cvmx_usbc#_grxstsrd
*
* Receive Status Debug Read Register, Device Mode (GRXSTSRD)
*
* A read to the Receive Status Debug Read register returns the contents of the top of the Receive FIFO.
* This Description is only valid when the core is in Device Mode. For Host Mode use USBC_GRXSTSRH instead.
* NOTE: GRXSTSRH and GRXSTSRD are physically the same register and share the same offset in the O2P USB core.
* The offset difference shown in this document is for software clarity and is actually ignored by the
* hardware.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_grxstsrd_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_25_31 : 7;
uint32_t fn : 4; /**< Frame Number (FN)
This is the least significant 4 bits of the (micro)frame number in
which the packet is received on the USB. This field is supported
only when the isochronous OUT endpoints are supported. */
uint32_t pktsts : 4; /**< Packet Status (PktSts)
Indicates the status of the received packet
* 4'b0001: Glogal OUT NAK (triggers an interrupt)
* 4'b0010: OUT data packet received
* 4'b0100: SETUP transaction completed (triggers an interrupt)
* 4'b0110: SETUP data packet received
* Others: Reserved */
uint32_t dpid : 2; /**< Data PID (DPID)
* 2'b00: DATA0
* 2'b10: DATA1
* 2'b01: DATA2
* 2'b11: MDATA */
uint32_t bcnt : 11; /**< Byte Count (BCnt)
Indicates the byte count of the received data packet */
uint32_t epnum : 4; /**< Endpoint Number (EPNum)
Indicates the endpoint number to which the current received
packet belongs. */
#else
uint32_t epnum : 4;
uint32_t bcnt : 11;
uint32_t dpid : 2;
uint32_t pktsts : 4;
uint32_t fn : 4;
uint32_t reserved_25_31 : 7;
#endif
} s;
struct cvmx_usbcx_grxstsrd_s cn30xx;
struct cvmx_usbcx_grxstsrd_s cn31xx;
struct cvmx_usbcx_grxstsrd_s cn50xx;
struct cvmx_usbcx_grxstsrd_s cn52xx;
struct cvmx_usbcx_grxstsrd_s cn52xxp1;
struct cvmx_usbcx_grxstsrd_s cn56xx;
struct cvmx_usbcx_grxstsrd_s cn56xxp1;
} cvmx_usbcx_grxstsrd_t;
/**
* cvmx_usbc#_grxstsrh
*
* Receive Status Debug Read Register, Host Mode (GRXSTSRH)
*
* A read to the Receive Status Debug Read register returns the contents of the top of the Receive FIFO.
* This Description is only valid when the core is in Host Mode. For Device Mode use USBC_GRXSTSRD instead.
* NOTE: GRXSTSRH and GRXSTSRD are physically the same register and share the same offset in the O2P USB core.
* The offset difference shown in this document is for software clarity and is actually ignored by the
* hardware.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_grxstsrh_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_21_31 : 11;
uint32_t pktsts : 4; /**< Packet Status (PktSts)
Indicates the status of the received packet
* 4'b0010: IN data packet received
* 4'b0011: IN transfer completed (triggers an interrupt)
* 4'b0101: Data toggle error (triggers an interrupt)
* 4'b0111: Channel halted (triggers an interrupt)
* Others: Reserved */
uint32_t dpid : 2; /**< Data PID (DPID)
* 2'b00: DATA0
* 2'b10: DATA1
* 2'b01: DATA2
* 2'b11: MDATA */
uint32_t bcnt : 11; /**< Byte Count (BCnt)
Indicates the byte count of the received IN data packet */
uint32_t chnum : 4; /**< Channel Number (ChNum)
Indicates the channel number to which the current received
packet belongs. */
#else
uint32_t chnum : 4;
uint32_t bcnt : 11;
uint32_t dpid : 2;
uint32_t pktsts : 4;
uint32_t reserved_21_31 : 11;
#endif
} s;
struct cvmx_usbcx_grxstsrh_s cn30xx;
struct cvmx_usbcx_grxstsrh_s cn31xx;
struct cvmx_usbcx_grxstsrh_s cn50xx;
struct cvmx_usbcx_grxstsrh_s cn52xx;
struct cvmx_usbcx_grxstsrh_s cn52xxp1;
struct cvmx_usbcx_grxstsrh_s cn56xx;
struct cvmx_usbcx_grxstsrh_s cn56xxp1;
} cvmx_usbcx_grxstsrh_t;
/**
* cvmx_usbc#_gsnpsid
*
* Synopsys ID Register (GSNPSID)
*
* This is a read-only register that contains the release number of the core being used.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gsnpsid_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t synopsysid : 32; /**< 0x4F54\<version\>A, release number of the core being used.
0x4F54220A => pass1.x, 0x4F54240A => pass2.x */
#else
uint32_t synopsysid : 32;
#endif
} s;
struct cvmx_usbcx_gsnpsid_s cn30xx;
struct cvmx_usbcx_gsnpsid_s cn31xx;
struct cvmx_usbcx_gsnpsid_s cn50xx;
struct cvmx_usbcx_gsnpsid_s cn52xx;
struct cvmx_usbcx_gsnpsid_s cn52xxp1;
struct cvmx_usbcx_gsnpsid_s cn56xx;
struct cvmx_usbcx_gsnpsid_s cn56xxp1;
} cvmx_usbcx_gsnpsid_t;
/**
* cvmx_usbc#_gusbcfg
*
* Core USB Configuration Register (GUSBCFG)
*
* This register can be used to configure the core after power-on or a changing to Host mode or Device mode.
* It contains USB and USB-PHY related configuration parameters. The application must program this register
* before starting any transactions on either the AHB or the USB.
* Do not make changes to this register after the initial programming.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_gusbcfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_17_31 : 15;
uint32_t otgi2csel : 1; /**< UTMIFS or I2C Interface Select (OtgI2CSel)
This bit is always 0x0. */
uint32_t phylpwrclksel : 1; /**< PHY Low-Power Clock Select (PhyLPwrClkSel)
Software should set this bit to 0x0.
Selects either 480-MHz or 48-MHz (low-power) PHY mode. In
FS and LS modes, the PHY can usually operate on a 48-MHz
clock to save power.
* 1'b0: 480-MHz Internal PLL clock
* 1'b1: 48-MHz External Clock
In 480 MHz mode, the UTMI interface operates at either 60 or
30-MHz, depending upon whether 8- or 16-bit data width is
selected. In 48-MHz mode, the UTMI interface operates at 48
MHz in FS mode and at either 48 or 6 MHz in LS mode
(depending on the PHY vendor).
This bit drives the utmi_fsls_low_power core output signal, and
is valid only for UTMI+ PHYs. */
uint32_t reserved_14_14 : 1;
uint32_t usbtrdtim : 4; /**< USB Turnaround Time (USBTrdTim)
Sets the turnaround time in PHY clocks.
Specifies the response time for a MAC request to the Packet
FIFO Controller (PFC) to fetch data from the DFIFO (SPRAM).
This must be programmed to 0x5. */
uint32_t hnpcap : 1; /**< HNP-Capable (HNPCap)
This bit is always 0x0. */
uint32_t srpcap : 1; /**< SRP-Capable (SRPCap)
This bit is always 0x0. */
uint32_t ddrsel : 1; /**< ULPI DDR Select (DDRSel)
Software should set this bit to 0x0. */
uint32_t physel : 1; /**< USB 2.0 High-Speed PHY or USB 1.1 Full-Speed Serial
Software should set this bit to 0x0. */
uint32_t fsintf : 1; /**< Full-Speed Serial Interface Select (FSIntf)
Software should set this bit to 0x0. */
uint32_t ulpi_utmi_sel : 1; /**< ULPI or UTMI+ Select (ULPI_UTMI_Sel)
This bit is always 0x0. */
uint32_t phyif : 1; /**< PHY Interface (PHYIf)
This bit is always 0x1. */
uint32_t toutcal : 3; /**< HS/FS Timeout Calibration (TOutCal)
The number of PHY clocks that the application programs in this
field is added to the high-speed/full-speed interpacket timeout
duration in the core to account for any additional delays
introduced by the PHY. This may be required, since the delay
introduced by the PHY in generating the linestate condition may
vary from one PHY to another.
The USB standard timeout value for high-speed operation is
736 to 816 (inclusive) bit times. The USB standard timeout
value for full-speed operation is 16 to 18 (inclusive) bit times.
The application must program this field based on the speed of
enumeration. The number of bit times added per PHY clock are:
High-speed operation:
* One 30-MHz PHY clock = 16 bit times
* One 60-MHz PHY clock = 8 bit times
Full-speed operation:
* One 30-MHz PHY clock = 0.4 bit times
* One 60-MHz PHY clock = 0.2 bit times
* One 48-MHz PHY clock = 0.25 bit times */
#else
uint32_t toutcal : 3;
uint32_t phyif : 1;
uint32_t ulpi_utmi_sel : 1;
uint32_t fsintf : 1;
uint32_t physel : 1;
uint32_t ddrsel : 1;
uint32_t srpcap : 1;
uint32_t hnpcap : 1;
uint32_t usbtrdtim : 4;
uint32_t reserved_14_14 : 1;
uint32_t phylpwrclksel : 1;
uint32_t otgi2csel : 1;
uint32_t reserved_17_31 : 15;
#endif
} s;
struct cvmx_usbcx_gusbcfg_s cn30xx;
struct cvmx_usbcx_gusbcfg_s cn31xx;
struct cvmx_usbcx_gusbcfg_s cn50xx;
struct cvmx_usbcx_gusbcfg_s cn52xx;
struct cvmx_usbcx_gusbcfg_s cn52xxp1;
struct cvmx_usbcx_gusbcfg_s cn56xx;
struct cvmx_usbcx_gusbcfg_s cn56xxp1;
} cvmx_usbcx_gusbcfg_t;
/**
* cvmx_usbc#_haint
*
* Host All Channels Interrupt Register (HAINT)
*
* When a significant event occurs on a channel, the Host All Channels Interrupt register
* interrupts the application using the Host Channels Interrupt bit of the Core Interrupt
* register (GINTSTS.HChInt). This is shown in Interrupt . There is one interrupt bit per
* channel, up to a maximum of 16 bits. Bits in this register are set and cleared when the
* application sets and clears bits in the corresponding Host Channel-n Interrupt register.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_haint_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t haint : 16; /**< Channel Interrupts (HAINT)
One bit per channel: Bit 0 for Channel 0, bit 15 for Channel 15 */
#else
uint32_t haint : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_usbcx_haint_s cn30xx;
struct cvmx_usbcx_haint_s cn31xx;
struct cvmx_usbcx_haint_s cn50xx;
struct cvmx_usbcx_haint_s cn52xx;
struct cvmx_usbcx_haint_s cn52xxp1;
struct cvmx_usbcx_haint_s cn56xx;
struct cvmx_usbcx_haint_s cn56xxp1;
} cvmx_usbcx_haint_t;
/**
* cvmx_usbc#_haintmsk
*
* Host All Channels Interrupt Mask Register (HAINTMSK)
*
* The Host All Channel Interrupt Mask register works with the Host All Channel Interrupt
* register to interrupt the application when an event occurs on a channel. There is one
* interrupt mask bit per channel, up to a maximum of 16 bits.
* Mask interrupt: 1'b0 Unmask interrupt: 1'b1
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_haintmsk_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t haintmsk : 16; /**< Channel Interrupt Mask (HAINTMsk)
One bit per channel: Bit 0 for channel 0, bit 15 for channel 15 */
#else
uint32_t haintmsk : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_usbcx_haintmsk_s cn30xx;
struct cvmx_usbcx_haintmsk_s cn31xx;
struct cvmx_usbcx_haintmsk_s cn50xx;
struct cvmx_usbcx_haintmsk_s cn52xx;
struct cvmx_usbcx_haintmsk_s cn52xxp1;
struct cvmx_usbcx_haintmsk_s cn56xx;
struct cvmx_usbcx_haintmsk_s cn56xxp1;
} cvmx_usbcx_haintmsk_t;
/**
* cvmx_usbc#_hcchar#
*
* Host Channel-n Characteristics Register (HCCHAR)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hccharx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t chena : 1; /**< Channel Enable (ChEna)
This field is set by the application and cleared by the OTG host.
* 1'b0: Channel disabled
* 1'b1: Channel enabled */
uint32_t chdis : 1; /**< Channel Disable (ChDis)
The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled. */
uint32_t oddfrm : 1; /**< Odd Frame (OddFrm)
This field is set (reset) by the application to indicate that the
OTG host must perform a transfer in an odd (micro)frame. This
field is applicable for only periodic (isochronous and interrupt)
transactions.
* 1'b0: Even (micro)frame
* 1'b1: Odd (micro)frame */
uint32_t devaddr : 7; /**< Device Address (DevAddr)
This field selects the specific device serving as the data source
or sink. */
uint32_t ec : 2; /**< Multi Count (MC) / Error Count (EC)
When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates
to the host the number of transactions that should be executed
per microframe for this endpoint.
* 2'b00: Reserved. This field yields undefined results.
* 2'b01: 1 transaction
* 2'b10: 2 transactions to be issued for this endpoint per
microframe
* 2'b11: 3 transactions to be issued for this endpoint per
microframe
When HCSPLTn.SpltEna is set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be set to at
least 2'b01. */
uint32_t eptype : 2; /**< Endpoint Type (EPType)
Indicates the transfer type selected.
* 2'b00: Control
* 2'b01: Isochronous
* 2'b10: Bulk
* 2'b11: Interrupt */
uint32_t lspddev : 1; /**< Low-Speed Device (LSpdDev)
This field is set by the application to indicate that this channel is
communicating to a low-speed device. */
uint32_t reserved_16_16 : 1;
uint32_t epdir : 1; /**< Endpoint Direction (EPDir)
Indicates whether the transaction is IN or OUT.
* 1'b0: OUT
* 1'b1: IN */
uint32_t epnum : 4; /**< Endpoint Number (EPNum)
Indicates the endpoint number on the device serving as the
data source or sink. */
uint32_t mps : 11; /**< Maximum Packet Size (MPS)
Indicates the maximum packet size of the associated endpoint. */
#else
uint32_t mps : 11;
uint32_t epnum : 4;
uint32_t epdir : 1;
uint32_t reserved_16_16 : 1;
uint32_t lspddev : 1;
uint32_t eptype : 2;
uint32_t ec : 2;
uint32_t devaddr : 7;
uint32_t oddfrm : 1;
uint32_t chdis : 1;
uint32_t chena : 1;
#endif
} s;
struct cvmx_usbcx_hccharx_s cn30xx;
struct cvmx_usbcx_hccharx_s cn31xx;
struct cvmx_usbcx_hccharx_s cn50xx;
struct cvmx_usbcx_hccharx_s cn52xx;
struct cvmx_usbcx_hccharx_s cn52xxp1;
struct cvmx_usbcx_hccharx_s cn56xx;
struct cvmx_usbcx_hccharx_s cn56xxp1;
} cvmx_usbcx_hccharx_t;
/**
* cvmx_usbc#_hcfg
*
* Host Configuration Register (HCFG)
*
* This register configures the core after power-on. Do not make changes to this register after initializing the host.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hcfg_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_3_31 : 29;
uint32_t fslssupp : 1; /**< FS- and LS-Only Support (FSLSSupp)
The application uses this bit to control the core's enumeration
speed. Using this bit, the application can make the core
enumerate as a FS host, even if the connected device supports
HS traffic. Do not make changes to this field after initial
programming.
* 1'b0: HS/FS/LS, based on the maximum speed supported by
the connected device
* 1'b1: FS/LS-only, even if the connected device can support HS */
uint32_t fslspclksel : 2; /**< FS/LS PHY Clock Select (FSLSPclkSel)
When the core is in FS Host mode
* 2'b00: PHY clock is running at 30/60 MHz
* 2'b01: PHY clock is running at 48 MHz
* Others: Reserved
When the core is in LS Host mode
* 2'b00: PHY clock is running at 30/60 MHz. When the
UTMI+/ULPI PHY Low Power mode is not selected, use
30/60 MHz.
* 2'b01: PHY clock is running at 48 MHz. When the UTMI+
PHY Low Power mode is selected, use 48MHz if the PHY
supplies a 48 MHz clock during LS mode.
* 2'b10: PHY clock is running at 6 MHz. In USB 1.1 FS mode,
use 6 MHz when the UTMI+ PHY Low Power mode is
selected and the PHY supplies a 6 MHz clock during LS
mode. If you select a 6 MHz clock during LS mode, you must
do a soft reset.
* 2'b11: Reserved */
#else
uint32_t fslspclksel : 2;
uint32_t fslssupp : 1;
uint32_t reserved_3_31 : 29;
#endif
} s;
struct cvmx_usbcx_hcfg_s cn30xx;
struct cvmx_usbcx_hcfg_s cn31xx;
struct cvmx_usbcx_hcfg_s cn50xx;
struct cvmx_usbcx_hcfg_s cn52xx;
struct cvmx_usbcx_hcfg_s cn52xxp1;
struct cvmx_usbcx_hcfg_s cn56xx;
struct cvmx_usbcx_hcfg_s cn56xxp1;
} cvmx_usbcx_hcfg_t;
/**
* cvmx_usbc#_hcint#
*
* Host Channel-n Interrupt Register (HCINT)
*
* This register indicates the status of a channel with respect to USB- and AHB-related events.
* The application must read this register when the Host Channels Interrupt bit of the Core Interrupt
* register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read
* the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n
* Interrupt register. The application must clear the appropriate bit in this register to clear the
* corresponding bits in the HAINT and GINTSTS registers.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hcintx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_11_31 : 21;
uint32_t datatglerr : 1; /**< Data Toggle Error (DataTglErr) */
uint32_t frmovrun : 1; /**< Frame Overrun (FrmOvrun) */
uint32_t bblerr : 1; /**< Babble Error (BblErr) */
uint32_t xacterr : 1; /**< Transaction Error (XactErr) */
uint32_t nyet : 1; /**< NYET Response Received Interrupt (NYET) */
uint32_t ack : 1; /**< ACK Response Received Interrupt (ACK) */
uint32_t nak : 1; /**< NAK Response Received Interrupt (NAK) */
uint32_t stall : 1; /**< STALL Response Received Interrupt (STALL) */
uint32_t ahberr : 1; /**< This bit is always 0x0. */
uint32_t chhltd : 1; /**< Channel Halted (ChHltd)
Indicates the transfer completed abnormally either because of
any USB transaction error or in response to disable request by
the application. */
uint32_t xfercompl : 1; /**< Transfer Completed (XferCompl)
Transfer completed normally without any errors. */
#else
uint32_t xfercompl : 1;
uint32_t chhltd : 1;
uint32_t ahberr : 1;
uint32_t stall : 1;
uint32_t nak : 1;
uint32_t ack : 1;
uint32_t nyet : 1;
uint32_t xacterr : 1;
uint32_t bblerr : 1;
uint32_t frmovrun : 1;
uint32_t datatglerr : 1;
uint32_t reserved_11_31 : 21;
#endif
} s;
struct cvmx_usbcx_hcintx_s cn30xx;
struct cvmx_usbcx_hcintx_s cn31xx;
struct cvmx_usbcx_hcintx_s cn50xx;
struct cvmx_usbcx_hcintx_s cn52xx;
struct cvmx_usbcx_hcintx_s cn52xxp1;
struct cvmx_usbcx_hcintx_s cn56xx;
struct cvmx_usbcx_hcintx_s cn56xxp1;
} cvmx_usbcx_hcintx_t;
/**
* cvmx_usbc#_hcintmsk#
*
* Host Channel-n Interrupt Mask Register (HCINTMSKn)
*
* This register reflects the mask for each channel status described in the previous section.
* Mask interrupt: 1'b0 Unmask interrupt: 1'b1
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hcintmskx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_11_31 : 21;
uint32_t datatglerrmsk : 1; /**< Data Toggle Error Mask (DataTglErrMsk) */
uint32_t frmovrunmsk : 1; /**< Frame Overrun Mask (FrmOvrunMsk) */
uint32_t bblerrmsk : 1; /**< Babble Error Mask (BblErrMsk) */
uint32_t xacterrmsk : 1; /**< Transaction Error Mask (XactErrMsk) */
uint32_t nyetmsk : 1; /**< NYET Response Received Interrupt Mask (NyetMsk) */
uint32_t ackmsk : 1; /**< ACK Response Received Interrupt Mask (AckMsk) */
uint32_t nakmsk : 1; /**< NAK Response Received Interrupt Mask (NakMsk) */
uint32_t stallmsk : 1; /**< STALL Response Received Interrupt Mask (StallMsk) */
uint32_t ahberrmsk : 1; /**< AHB Error Mask (AHBErrMsk) */
uint32_t chhltdmsk : 1; /**< Channel Halted Mask (ChHltdMsk) */
uint32_t xfercomplmsk : 1; /**< Transfer Completed Mask (XferComplMsk) */
#else
uint32_t xfercomplmsk : 1;
uint32_t chhltdmsk : 1;
uint32_t ahberrmsk : 1;
uint32_t stallmsk : 1;
uint32_t nakmsk : 1;
uint32_t ackmsk : 1;
uint32_t nyetmsk : 1;
uint32_t xacterrmsk : 1;
uint32_t bblerrmsk : 1;
uint32_t frmovrunmsk : 1;
uint32_t datatglerrmsk : 1;
uint32_t reserved_11_31 : 21;
#endif
} s;
struct cvmx_usbcx_hcintmskx_s cn30xx;
struct cvmx_usbcx_hcintmskx_s cn31xx;
struct cvmx_usbcx_hcintmskx_s cn50xx;
struct cvmx_usbcx_hcintmskx_s cn52xx;
struct cvmx_usbcx_hcintmskx_s cn52xxp1;
struct cvmx_usbcx_hcintmskx_s cn56xx;
struct cvmx_usbcx_hcintmskx_s cn56xxp1;
} cvmx_usbcx_hcintmskx_t;
/**
* cvmx_usbc#_hcsplt#
*
* Host Channel-n Split Control Register (HCSPLT)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hcspltx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t spltena : 1; /**< Split Enable (SpltEna)
The application sets this field to indicate that this channel is
enabled to perform split transactions. */
uint32_t reserved_17_30 : 14;
uint32_t compsplt : 1; /**< Do Complete Split (CompSplt)
The application sets this field to request the OTG host to
perform a complete split transaction. */
uint32_t xactpos : 2; /**< Transaction Position (XactPos)
This field is used to determine whether to send all, first, middle,
or last payloads with each OUT transaction.
* 2'b11: All. This is the entire data payload is of this transaction
(which is less than or equal to 188 bytes).
* 2'b10: Begin. This is the first data payload of this transaction
(which is larger than 188 bytes).
* 2'b00: Mid. This is the middle payload of this transaction
(which is larger than 188 bytes).
* 2'b01: End. This is the last payload of this transaction (which
is larger than 188 bytes). */
uint32_t hubaddr : 7; /**< Hub Address (HubAddr)
This field holds the device address of the transaction
translator's hub. */
uint32_t prtaddr : 7; /**< Port Address (PrtAddr)
This field is the port number of the recipient transaction
translator. */
#else
uint32_t prtaddr : 7;
uint32_t hubaddr : 7;
uint32_t xactpos : 2;
uint32_t compsplt : 1;
uint32_t reserved_17_30 : 14;
uint32_t spltena : 1;
#endif
} s;
struct cvmx_usbcx_hcspltx_s cn30xx;
struct cvmx_usbcx_hcspltx_s cn31xx;
struct cvmx_usbcx_hcspltx_s cn50xx;
struct cvmx_usbcx_hcspltx_s cn52xx;
struct cvmx_usbcx_hcspltx_s cn52xxp1;
struct cvmx_usbcx_hcspltx_s cn56xx;
struct cvmx_usbcx_hcspltx_s cn56xxp1;
} cvmx_usbcx_hcspltx_t;
/**
* cvmx_usbc#_hctsiz#
*
* Host Channel-n Transfer Size Register (HCTSIZ)
*
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hctsizx_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t dopng : 1; /**< Do Ping (DoPng)
Setting this field to 1 directs the host to do PING protocol. */
uint32_t pid : 2; /**< PID (Pid)
The application programs this field with the type of PID to use
for the initial transaction. The host will maintain this field for the
rest of the transfer.
* 2'b00: DATA0
* 2'b01: DATA2
* 2'b10: DATA1
* 2'b11: MDATA (non-control)/SETUP (control) */
uint32_t pktcnt : 10; /**< Packet Count (PktCnt)
This field is programmed by the application with the expected
number of packets to be transmitted (OUT) or received (IN).
The host decrements this count on every successful
transmission or reception of an OUT/IN packet. Once this count
reaches zero, the application is interrupted to indicate normal
completion. */
uint32_t xfersize : 19; /**< Transfer Size (XferSize)
For an OUT, this field is the number of data bytes the host will
send during the transfer.
For an IN, this field is the buffer size that the application has
reserved for the transfer. The application is expected to
program this field as an integer multiple of the maximum packet
size for IN transactions (periodic and non-periodic). */
#else
uint32_t xfersize : 19;
uint32_t pktcnt : 10;
uint32_t pid : 2;
uint32_t dopng : 1;
#endif
} s;
struct cvmx_usbcx_hctsizx_s cn30xx;
struct cvmx_usbcx_hctsizx_s cn31xx;
struct cvmx_usbcx_hctsizx_s cn50xx;
struct cvmx_usbcx_hctsizx_s cn52xx;
struct cvmx_usbcx_hctsizx_s cn52xxp1;
struct cvmx_usbcx_hctsizx_s cn56xx;
struct cvmx_usbcx_hctsizx_s cn56xxp1;
} cvmx_usbcx_hctsizx_t;
/**
* cvmx_usbc#_hfir
*
* Host Frame Interval Register (HFIR)
*
* This register stores the frame interval information for the current speed to which the O2P USB core has enumerated.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hfir_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_16_31 : 16;
uint32_t frint : 16; /**< Frame Interval (FrInt)
The value that the application programs to this field specifies
the interval between two consecutive SOFs (FS) or micro-
SOFs (HS) or Keep-Alive tokens (HS). This field contains the
number of PHY clocks that constitute the required frame
interval. The default value set in this field for a FS operation
when the PHY clock frequency is 60 MHz. The application can
write a value to this register only after the Port Enable bit of
the Host Port Control and Status register (HPRT.PrtEnaPort)
has been set. If no value is programmed, the core calculates
the value based on the PHY clock specified in the FS/LS PHY
Clock Select field of the Host Configuration register
(HCFG.FSLSPclkSel). Do not change the value of this field
after the initial configuration.
* 125 us (PHY clock frequency for HS)
* 1 ms (PHY clock frequency for FS/LS) */
#else
uint32_t frint : 16;
uint32_t reserved_16_31 : 16;
#endif
} s;
struct cvmx_usbcx_hfir_s cn30xx;
struct cvmx_usbcx_hfir_s cn31xx;
struct cvmx_usbcx_hfir_s cn50xx;
struct cvmx_usbcx_hfir_s cn52xx;
struct cvmx_usbcx_hfir_s cn52xxp1;
struct cvmx_usbcx_hfir_s cn56xx;
struct cvmx_usbcx_hfir_s cn56xxp1;
} cvmx_usbcx_hfir_t;
/**
* cvmx_usbc#_hfnum
*
* Host Frame Number/Frame Time Remaining Register (HFNUM)
*
* This register indicates the current frame number.
* It also indicates the time remaining (in terms of the number of PHY clocks)
* in the current (micro)frame.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hfnum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t frrem : 16; /**< Frame Time Remaining (FrRem)
Indicates the amount of time remaining in the current
microframe (HS) or frame (FS/LS), in terms of PHY clocks.
This field decrements on each PHY clock. When it reaches
zero, this field is reloaded with the value in the Frame Interval
register and a new SOF is transmitted on the USB. */
uint32_t frnum : 16; /**< Frame Number (FrNum)
This field increments when a new SOF is transmitted on the
USB, and is reset to 0 when it reaches 16'h3FFF. */
#else
uint32_t frnum : 16;
uint32_t frrem : 16;
#endif
} s;
struct cvmx_usbcx_hfnum_s cn30xx;
struct cvmx_usbcx_hfnum_s cn31xx;
struct cvmx_usbcx_hfnum_s cn50xx;
struct cvmx_usbcx_hfnum_s cn52xx;
struct cvmx_usbcx_hfnum_s cn52xxp1;
struct cvmx_usbcx_hfnum_s cn56xx;
struct cvmx_usbcx_hfnum_s cn56xxp1;
} cvmx_usbcx_hfnum_t;
/**
* cvmx_usbc#_hprt
*
* Host Port Control and Status Register (HPRT)
*
* This register is available in both Host and Device modes.
* Currently, the OTG Host supports only one port.
* A single register holds USB port-related information such as USB reset, enable, suspend, resume,
* connect status, and test mode for each port. The R_SS_WC bits in this register can trigger an
* interrupt to the application through the Host Port Interrupt bit of the Core Interrupt
* register (GINTSTS.PrtInt). On a Port Interrupt, the application must read this register and clear
* the bit that caused the interrupt. For the R_SS_WC bits, the application must write a 1 to the bit
* to clear the interrupt.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hprt_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_19_31 : 13;
uint32_t prtspd : 2; /**< Port Speed (PrtSpd)
Indicates the speed of the device attached to this port.
* 2'b00: High speed
* 2'b01: Full speed
* 2'b10: Low speed
* 2'b11: Reserved */
uint32_t prttstctl : 4; /**< Port Test Control (PrtTstCtl)
The application writes a nonzero value to this field to put
the port into a Test mode, and the corresponding pattern is
signaled on the port.
* 4'b0000: Test mode disabled
* 4'b0001: Test_J mode
* 4'b0010: Test_K mode
* 4'b0011: Test_SE0_NAK mode
* 4'b0100: Test_Packet mode
* 4'b0101: Test_Force_Enable
* Others: Reserved
PrtSpd must be zero (i.e. the interface must be in high-speed
mode) to use the PrtTstCtl test modes. */
uint32_t prtpwr : 1; /**< Port Power (PrtPwr)
The application uses this field to control power to this port,
and the core clears this bit on an overcurrent condition.
* 1'b0: Power off
* 1'b1: Power on */
uint32_t prtlnsts : 2; /**< Port Line Status (PrtLnSts)
Indicates the current logic level USB data lines
* Bit [10]: Logic level of D-
* Bit [11]: Logic level of D+ */
uint32_t reserved_9_9 : 1;
uint32_t prtrst : 1; /**< Port Reset (PrtRst)
When the application sets this bit, a reset sequence is
started on this port. The application must time the reset
period and clear this bit after the reset sequence is
complete.
* 1'b0: Port not in reset
* 1'b1: Port in reset
The application must leave this bit set for at least a
minimum duration mentioned below to start a reset on the
port. The application can leave it set for another 10 ms in
addition to the required minimum duration, before clearing
the bit, even though there is no maximum limit set by the
USB standard.
* High speed: 50 ms
* Full speed/Low speed: 10 ms */
uint32_t prtsusp : 1; /**< Port Suspend (PrtSusp)
The application sets this bit to put this port in Suspend
mode. The core only stops sending SOFs when this is set.
To stop the PHY clock, the application must set the Port
Clock Stop bit, which will assert the suspend input pin of
the PHY.
The read value of this bit reflects the current suspend
status of the port. This bit is cleared by the core after a
remote wakeup signal is detected or the application sets
the Port Reset bit or Port Resume bit in this register or the
Resume/Remote Wakeup Detected Interrupt bit or
Disconnect Detected Interrupt bit in the Core Interrupt
register (GINTSTS.WkUpInt or GINTSTS.DisconnInt,
respectively).
* 1'b0: Port not in Suspend mode
* 1'b1: Port in Suspend mode */
uint32_t prtres : 1; /**< Port Resume (PrtRes)
The application sets this bit to drive resume signaling on
the port. The core continues to drive the resume signal
until the application clears this bit.
If the core detects a USB remote wakeup sequence, as
indicated by the Port Resume/Remote Wakeup Detected
Interrupt bit of the Core Interrupt register
(GINTSTS.WkUpInt), the core starts driving resume
signaling without application intervention and clears this bit
when it detects a disconnect condition. The read value of
this bit indicates whether the core is currently driving
resume signaling.
* 1'b0: No resume driven
* 1'b1: Resume driven */
uint32_t prtovrcurrchng : 1; /**< Port Overcurrent Change (PrtOvrCurrChng)
The core sets this bit when the status of the Port
Overcurrent Active bit (bit 4) in this register changes. */
uint32_t prtovrcurract : 1; /**< Port Overcurrent Active (PrtOvrCurrAct)
Indicates the overcurrent condition of the port.
* 1'b0: No overcurrent condition
* 1'b1: Overcurrent condition */
uint32_t prtenchng : 1; /**< Port Enable/Disable Change (PrtEnChng)
The core sets this bit when the status of the Port Enable bit
[2] of this register changes. */
uint32_t prtena : 1; /**< Port Enable (PrtEna)
A port is enabled only by the core after a reset sequence,
and is disabled by an overcurrent condition, a disconnect
condition, or by the application clearing this bit. The
application cannot set this bit by a register write. It can only
clear it to disable the port. This bit does not trigger any
interrupt to the application.
* 1'b0: Port disabled
* 1'b1: Port enabled */
uint32_t prtconndet : 1; /**< Port Connect Detected (PrtConnDet)
The core sets this bit when a device connection is detected
to trigger an interrupt to the application using the Host Port
Interrupt bit of the Core Interrupt register (GINTSTS.PrtInt).
The application must write a 1 to this bit to clear the
interrupt. */
uint32_t prtconnsts : 1; /**< Port Connect Status (PrtConnSts)
* 0: No device is attached to the port.
* 1: A device is attached to the port. */
#else
uint32_t prtconnsts : 1;
uint32_t prtconndet : 1;
uint32_t prtena : 1;
uint32_t prtenchng : 1;
uint32_t prtovrcurract : 1;
uint32_t prtovrcurrchng : 1;
uint32_t prtres : 1;
uint32_t prtsusp : 1;
uint32_t prtrst : 1;
uint32_t reserved_9_9 : 1;
uint32_t prtlnsts : 2;
uint32_t prtpwr : 1;
uint32_t prttstctl : 4;
uint32_t prtspd : 2;
uint32_t reserved_19_31 : 13;
#endif
} s;
struct cvmx_usbcx_hprt_s cn30xx;
struct cvmx_usbcx_hprt_s cn31xx;
struct cvmx_usbcx_hprt_s cn50xx;
struct cvmx_usbcx_hprt_s cn52xx;
struct cvmx_usbcx_hprt_s cn52xxp1;
struct cvmx_usbcx_hprt_s cn56xx;
struct cvmx_usbcx_hprt_s cn56xxp1;
} cvmx_usbcx_hprt_t;
/**
* cvmx_usbc#_hptxfsiz
*
* Host Periodic Transmit FIFO Size Register (HPTXFSIZ)
*
* This register holds the size and the memory start address of the Periodic TxFIFO, as shown in Figures 310 and 311.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hptxfsiz_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ptxfsize : 16; /**< Host Periodic TxFIFO Depth (PTxFSize)
This value is in terms of 32-bit words.
* Minimum value is 16
* Maximum value is 32768 */
uint32_t ptxfstaddr : 16; /**< Host Periodic TxFIFO Start Address (PTxFStAddr) */
#else
uint32_t ptxfstaddr : 16;
uint32_t ptxfsize : 16;
#endif
} s;
struct cvmx_usbcx_hptxfsiz_s cn30xx;
struct cvmx_usbcx_hptxfsiz_s cn31xx;
struct cvmx_usbcx_hptxfsiz_s cn50xx;
struct cvmx_usbcx_hptxfsiz_s cn52xx;
struct cvmx_usbcx_hptxfsiz_s cn52xxp1;
struct cvmx_usbcx_hptxfsiz_s cn56xx;
struct cvmx_usbcx_hptxfsiz_s cn56xxp1;
} cvmx_usbcx_hptxfsiz_t;
/**
* cvmx_usbc#_hptxsts
*
* Host Periodic Transmit FIFO/Queue Status Register (HPTXSTS)
*
* This read-only register contains the free space information for the Periodic TxFIFO and
* the Periodic Transmit Request Queue
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_hptxsts_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t ptxqtop : 8; /**< Top of the Periodic Transmit Request Queue (PTxQTop)
This indicates the entry in the Periodic Tx Request Queue that
is currently being processes by the MAC.
This register is used for debugging.
* Bit [31]: Odd/Even (micro)frame
- 1'b0: send in even (micro)frame
- 1'b1: send in odd (micro)frame
* Bits [30:27]: Channel/endpoint number
* Bits [26:25]: Type
- 2'b00: IN/OUT
- 2'b01: Zero-length packet
- 2'b10: CSPLIT
- 2'b11: Disable channel command
* Bit [24]: Terminate (last entry for the selected
channel/endpoint) */
uint32_t ptxqspcavail : 8; /**< Periodic Transmit Request Queue Space Available
(PTxQSpcAvail)
Indicates the number of free locations available to be written in
the Periodic Transmit Request Queue. This queue holds both
IN and OUT requests.
* 8'h0: Periodic Transmit Request Queue is full
* 8'h1: 1 location available
* 8'h2: 2 locations available
* n: n locations available (0..8)
* Others: Reserved */
uint32_t ptxfspcavail : 16; /**< Periodic Transmit Data FIFO Space Available (PTxFSpcAvail)
Indicates the number of free locations available to be written to
in the Periodic TxFIFO.
Values are in terms of 32-bit words
* 16'h0: Periodic TxFIFO is full
* 16'h1: 1 word available
* 16'h2: 2 words available
* 16'hn: n words available (where 0..32768)
* 16'h8000: 32768 words available
* Others: Reserved */
#else
uint32_t ptxfspcavail : 16;
uint32_t ptxqspcavail : 8;
uint32_t ptxqtop : 8;
#endif
} s;
struct cvmx_usbcx_hptxsts_s cn30xx;
struct cvmx_usbcx_hptxsts_s cn31xx;
struct cvmx_usbcx_hptxsts_s cn50xx;
struct cvmx_usbcx_hptxsts_s cn52xx;
struct cvmx_usbcx_hptxsts_s cn52xxp1;
struct cvmx_usbcx_hptxsts_s cn56xx;
struct cvmx_usbcx_hptxsts_s cn56xxp1;
} cvmx_usbcx_hptxsts_t;
/**
* cvmx_usbc#_nptxdfifo#
*
* NPTX Data Fifo (NPTXDFIFO)
*
* A slave mode application uses this register to access the Tx FIFO for channel n.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_nptxdfifox_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t data : 32; /**< Reserved */
#else
uint32_t data : 32;
#endif
} s;
struct cvmx_usbcx_nptxdfifox_s cn30xx;
struct cvmx_usbcx_nptxdfifox_s cn31xx;
struct cvmx_usbcx_nptxdfifox_s cn50xx;
struct cvmx_usbcx_nptxdfifox_s cn52xx;
struct cvmx_usbcx_nptxdfifox_s cn52xxp1;
struct cvmx_usbcx_nptxdfifox_s cn56xx;
struct cvmx_usbcx_nptxdfifox_s cn56xxp1;
} cvmx_usbcx_nptxdfifox_t;
/**
* cvmx_usbc#_pcgcctl
*
* Power and Clock Gating Control Register (PCGCCTL)
*
* The application can use this register to control the core's power-down and clock gating features.
*/
typedef union
{
uint32_t u32;
struct cvmx_usbcx_pcgcctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint32_t reserved_5_31 : 27;
uint32_t physuspended : 1; /**< PHY Suspended. (PhySuspended)
Indicates that the PHY has been suspended. After the
application sets the Stop Pclk bit (bit 0), this bit is updated once
the PHY is suspended.
Since the UTMI+ PHY suspend is controlled through a port, the
UTMI+ PHY is suspended immediately after Stop Pclk is set.
However, the ULPI PHY takes a few clocks to suspend,
because the suspend information is conveyed through the ULPI
protocol to the ULPI PHY. */
uint32_t rstpdwnmodule : 1; /**< Reset Power-Down Modules (RstPdwnModule)
This bit is valid only in Partial Power-Down mode. The
application sets this bit when the power is turned off. The
application clears this bit after the power is turned on and the
PHY clock is up. */
uint32_t pwrclmp : 1; /**< Power Clamp (PwrClmp)
This bit is only valid in Partial Power-Down mode. The
application sets this bit before the power is turned off to clamp
the signals between the power-on modules and the power-off
modules. The application clears the bit to disable the clamping
before the power is turned on. */
uint32_t gatehclk : 1; /**< Gate Hclk (GateHclk)
The application sets this bit to gate hclk to modules other than
the AHB Slave and Master and wakeup logic when the USB is
suspended or the session is not valid. The application clears
this bit when the USB is resumed or a new session starts. */
uint32_t stoppclk : 1; /**< Stop Pclk (StopPclk)
The application sets this bit to stop the PHY clock (phy_clk)
when the USB is suspended, the session is not valid, or the
device is disconnected. The application clears this bit when the
USB is resumed or a new session starts. */
#else
uint32_t stoppclk : 1;
uint32_t gatehclk : 1;
uint32_t pwrclmp : 1;
uint32_t rstpdwnmodule : 1;
uint32_t physuspended : 1;
uint32_t reserved_5_31 : 27;
#endif
} s;
struct cvmx_usbcx_pcgcctl_s cn30xx;
struct cvmx_usbcx_pcgcctl_s cn31xx;
struct cvmx_usbcx_pcgcctl_s cn50xx;
struct cvmx_usbcx_pcgcctl_s cn52xx;
struct cvmx_usbcx_pcgcctl_s cn52xxp1;
struct cvmx_usbcx_pcgcctl_s cn56xx;
struct cvmx_usbcx_pcgcctl_s cn56xxp1;
} cvmx_usbcx_pcgcctl_t;
/**
* cvmx_usbn#_bist_status
*
* USBN_BIST_STATUS = USBN's Control and Status
*
* Contain general control bits and status information for the USBN.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_bist_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_7_63 : 57;
uint64_t u2nc_bis : 1; /**< Bist status U2N CTL FIFO Memory. */
uint64_t u2nf_bis : 1; /**< Bist status U2N FIFO Memory. */
uint64_t e2hc_bis : 1; /**< Bist status E2H CTL FIFO Memory. */
uint64_t n2uf_bis : 1; /**< Bist status N2U FIFO Memory. */
uint64_t usbc_bis : 1; /**< Bist status USBC FIFO Memory. */
uint64_t nif_bis : 1; /**< Bist status for Inbound Memory. */
uint64_t nof_bis : 1; /**< Bist status for Outbound Memory. */
#else
uint64_t nof_bis : 1;
uint64_t nif_bis : 1;
uint64_t usbc_bis : 1;
uint64_t n2uf_bis : 1;
uint64_t e2hc_bis : 1;
uint64_t u2nf_bis : 1;
uint64_t u2nc_bis : 1;
uint64_t reserved_7_63 : 57;
#endif
} s;
struct cvmx_usbnx_bist_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_3_63 : 61;
uint64_t usbc_bis : 1; /**< Bist status USBC FIFO Memory. */
uint64_t nif_bis : 1; /**< Bist status for Inbound Memory. */
uint64_t nof_bis : 1; /**< Bist status for Outbound Memory. */
#else
uint64_t nof_bis : 1;
uint64_t nif_bis : 1;
uint64_t usbc_bis : 1;
uint64_t reserved_3_63 : 61;
#endif
} cn30xx;
struct cvmx_usbnx_bist_status_cn30xx cn31xx;
struct cvmx_usbnx_bist_status_s cn50xx;
struct cvmx_usbnx_bist_status_s cn52xx;
struct cvmx_usbnx_bist_status_s cn52xxp1;
struct cvmx_usbnx_bist_status_s cn56xx;
struct cvmx_usbnx_bist_status_s cn56xxp1;
} cvmx_usbnx_bist_status_t;
/**
* cvmx_usbn#_clk_ctl
*
* USBN_CLK_CTL = USBN's Clock Control
*
* This register is used to control the frequency of the hclk and the hreset and phy_rst signals.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_clk_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t divide2 : 2; /**< The 'hclk' used by the USB subsystem is derived
from the eclk.
Also see the field DIVIDE. DIVIDE2<1> must currently
be zero because it is not implemented, so the maximum
ratio of eclk/hclk is currently 16.
The actual divide number for hclk is:
(DIVIDE2 + 1) * (DIVIDE + 1) */
uint64_t hclk_rst : 1; /**< When this field is '0' the HCLK-DIVIDER used to
generate the hclk in the USB Subsystem is held
in reset. This bit must be set to '0' before
changing the value os DIVIDE in this register.
The reset to the HCLK_DIVIDERis also asserted
when core reset is asserted. */
uint64_t p_x_on : 1; /**< Force USB-PHY on during suspend.
'1' USB-PHY XO block is powered-down during
suspend.
'0' USB-PHY XO block is powered-up during
suspend.
The value of this field must be set while POR is
active. */
uint64_t reserved_14_15 : 2;
uint64_t p_com_on : 1; /**< '0' Force USB-PHY XO Bias, Bandgap and PLL to
remain powered in Suspend Mode.
'1' The USB-PHY XO Bias, Bandgap and PLL are
powered down in suspend mode.
The value of this field must be set while POR is
active. */
uint64_t p_c_sel : 2; /**< Phy clock speed select.
Selects the reference clock / crystal frequency.
'11': Reserved
'10': 48 MHz (reserved when a crystal is used)
'01': 24 MHz (reserved when a crystal is used)
'00': 12 MHz
The value of this field must be set while POR is
active.
NOTE: if a crystal is used as a reference clock,
this field must be set to 12 MHz. */
uint64_t cdiv_byp : 1; /**< Used to enable the bypass input to the USB_CLK_DIV. */
uint64_t sd_mode : 2; /**< Scaledown mode for the USBC. Control timing events
in the USBC, for normal operation this must be '0'. */
uint64_t s_bist : 1; /**< Starts bist on the hclk memories, during the '0'
to '1' transition. */
uint64_t por : 1; /**< Power On Reset for the PHY.
Resets all the PHYS registers and state machines. */
uint64_t enable : 1; /**< When '1' allows the generation of the hclk. When
'0' the hclk will not be generated. SEE DIVIDE
field of this register. */
uint64_t prst : 1; /**< When this field is '0' the reset associated with
the phy_clk functionality in the USB Subsystem is
help in reset. This bit should not be set to '1'
until the time it takes 6 clocks (hclk or phy_clk,
whichever is slower) has passed. Under normal
operation once this bit is set to '1' it should not
be set to '0'. */
uint64_t hrst : 1; /**< When this field is '0' the reset associated with
the hclk functioanlity in the USB Subsystem is
held in reset.This bit should not be set to '1'
until 12ms after phy_clk is stable. Under normal
operation, once this bit is set to '1' it should
not be set to '0'. */
uint64_t divide : 3; /**< The frequency of 'hclk' used by the USB subsystem
is the eclk frequency divided by the value of
(DIVIDE2 + 1) * (DIVIDE + 1), also see the field
DIVIDE2 of this register.
The hclk frequency should be less than 125Mhz.
After writing a value to this field the SW should
read the field for the value written.
The ENABLE field of this register should not be set
until AFTER this field is set and then read. */
#else
uint64_t divide : 3;
uint64_t hrst : 1;
uint64_t prst : 1;
uint64_t enable : 1;
uint64_t por : 1;
uint64_t s_bist : 1;
uint64_t sd_mode : 2;
uint64_t cdiv_byp : 1;
uint64_t p_c_sel : 2;
uint64_t p_com_on : 1;
uint64_t reserved_14_15 : 2;
uint64_t p_x_on : 1;
uint64_t hclk_rst : 1;
uint64_t divide2 : 2;
uint64_t reserved_20_63 : 44;
#endif
} s;
struct cvmx_usbnx_clk_ctl_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_18_63 : 46;
uint64_t hclk_rst : 1; /**< When this field is '0' the HCLK-DIVIDER used to
generate the hclk in the USB Subsystem is held
in reset. This bit must be set to '0' before
changing the value os DIVIDE in this register.
The reset to the HCLK_DIVIDERis also asserted
when core reset is asserted. */
uint64_t p_x_on : 1; /**< Force USB-PHY on during suspend.
'1' USB-PHY XO block is powered-down during
suspend.
'0' USB-PHY XO block is powered-up during
suspend.
The value of this field must be set while POR is
active. */
uint64_t p_rclk : 1; /**< Phy refrence clock enable.
'1' The PHY PLL uses the XO block output as a
reference.
'0' Reserved. */
uint64_t p_xenbn : 1; /**< Phy external clock enable.
'1' The XO block uses the clock from a crystal.
'0' The XO block uses an external clock supplied
on the XO pin. USB_XI should be tied to
ground for this usage. */
uint64_t p_com_on : 1; /**< '0' Force USB-PHY XO Bias, Bandgap and PLL to
remain powered in Suspend Mode.
'1' The USB-PHY XO Bias, Bandgap and PLL are
powered down in suspend mode.
The value of this field must be set while POR is
active. */
uint64_t p_c_sel : 2; /**< Phy clock speed select.
Selects the reference clock / crystal frequency.
'11': Reserved
'10': 48 MHz
'01': 24 MHz
'00': 12 MHz
The value of this field must be set while POR is
active. */
uint64_t cdiv_byp : 1; /**< Used to enable the bypass input to the USB_CLK_DIV. */
uint64_t sd_mode : 2; /**< Scaledown mode for the USBC. Control timing events
in the USBC, for normal operation this must be '0'. */
uint64_t s_bist : 1; /**< Starts bist on the hclk memories, during the '0'
to '1' transition. */
uint64_t por : 1; /**< Power On Reset for the PHY.
Resets all the PHYS registers and state machines. */
uint64_t enable : 1; /**< When '1' allows the generation of the hclk. When
'0' the hclk will not be generated. */
uint64_t prst : 1; /**< When this field is '0' the reset associated with
the phy_clk functionality in the USB Subsystem is
help in reset. This bit should not be set to '1'
until the time it takes 6 clocks (hclk or phy_clk,
whichever is slower) has passed. Under normal
operation once this bit is set to '1' it should not
be set to '0'. */
uint64_t hrst : 1; /**< When this field is '0' the reset associated with
the hclk functioanlity in the USB Subsystem is
held in reset.This bit should not be set to '1'
until 12ms after phy_clk is stable. Under normal
operation, once this bit is set to '1' it should
not be set to '0'. */
uint64_t divide : 3; /**< The 'hclk' used by the USB subsystem is derived
from the eclk. The eclk will be divided by the
value of this field +1 to determine the hclk
frequency. (Also see HRST of this register).
The hclk frequency must be less than 125 MHz. */
#else
uint64_t divide : 3;
uint64_t hrst : 1;
uint64_t prst : 1;
uint64_t enable : 1;
uint64_t por : 1;
uint64_t s_bist : 1;
uint64_t sd_mode : 2;
uint64_t cdiv_byp : 1;
uint64_t p_c_sel : 2;
uint64_t p_com_on : 1;
uint64_t p_xenbn : 1;
uint64_t p_rclk : 1;
uint64_t p_x_on : 1;
uint64_t hclk_rst : 1;
uint64_t reserved_18_63 : 46;
#endif
} cn30xx;
struct cvmx_usbnx_clk_ctl_cn30xx cn31xx;
struct cvmx_usbnx_clk_ctl_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_20_63 : 44;
uint64_t divide2 : 2; /**< The 'hclk' used by the USB subsystem is derived
from the eclk.
Also see the field DIVIDE. DIVIDE2<1> must currently
be zero because it is not implemented, so the maximum
ratio of eclk/hclk is currently 16.
The actual divide number for hclk is:
(DIVIDE2 + 1) * (DIVIDE + 1) */
uint64_t hclk_rst : 1; /**< When this field is '0' the HCLK-DIVIDER used to
generate the hclk in the USB Subsystem is held
in reset. This bit must be set to '0' before
changing the value os DIVIDE in this register.
The reset to the HCLK_DIVIDERis also asserted
when core reset is asserted. */
uint64_t reserved_16_16 : 1;
uint64_t p_rtype : 2; /**< PHY reference clock type
'0' The USB-PHY uses a 12MHz crystal as a clock
source at the USB_XO and USB_XI pins
'1' Reserved
'2' The USB_PHY uses 12/24/48MHz 2.5V board clock
at the USB_XO pin. USB_XI should be tied to
ground in this case.
'3' Reserved
(bit 14 was P_XENBN on 3xxx)
(bit 15 was P_RCLK on 3xxx) */
uint64_t p_com_on : 1; /**< '0' Force USB-PHY XO Bias, Bandgap and PLL to
remain powered in Suspend Mode.
'1' The USB-PHY XO Bias, Bandgap and PLL are
powered down in suspend mode.
The value of this field must be set while POR is
active. */
uint64_t p_c_sel : 2; /**< Phy clock speed select.
Selects the reference clock / crystal frequency.
'11': Reserved
'10': 48 MHz (reserved when a crystal is used)
'01': 24 MHz (reserved when a crystal is used)
'00': 12 MHz
The value of this field must be set while POR is
active.
NOTE: if a crystal is used as a reference clock,
this field must be set to 12 MHz. */
uint64_t cdiv_byp : 1; /**< Used to enable the bypass input to the USB_CLK_DIV. */
uint64_t sd_mode : 2; /**< Scaledown mode for the USBC. Control timing events
in the USBC, for normal operation this must be '0'. */
uint64_t s_bist : 1; /**< Starts bist on the hclk memories, during the '0'
to '1' transition. */
uint64_t por : 1; /**< Power On Reset for the PHY.
Resets all the PHYS registers and state machines. */
uint64_t enable : 1; /**< When '1' allows the generation of the hclk. When
'0' the hclk will not be generated. SEE DIVIDE
field of this register. */
uint64_t prst : 1; /**< When this field is '0' the reset associated with
the phy_clk functionality in the USB Subsystem is
help in reset. This bit should not be set to '1'
until the time it takes 6 clocks (hclk or phy_clk,
whichever is slower) has passed. Under normal
operation once this bit is set to '1' it should not
be set to '0'. */
uint64_t hrst : 1; /**< When this field is '0' the reset associated with
the hclk functioanlity in the USB Subsystem is
held in reset.This bit should not be set to '1'
until 12ms after phy_clk is stable. Under normal
operation, once this bit is set to '1' it should
not be set to '0'. */
uint64_t divide : 3; /**< The frequency of 'hclk' used by the USB subsystem
is the eclk frequency divided by the value of
(DIVIDE2 + 1) * (DIVIDE + 1), also see the field
DIVIDE2 of this register.
The hclk frequency should be less than 125Mhz.
After writing a value to this field the SW should
read the field for the value written.
The ENABLE field of this register should not be set
until AFTER this field is set and then read. */
#else
uint64_t divide : 3;
uint64_t hrst : 1;
uint64_t prst : 1;
uint64_t enable : 1;
uint64_t por : 1;
uint64_t s_bist : 1;
uint64_t sd_mode : 2;
uint64_t cdiv_byp : 1;
uint64_t p_c_sel : 2;
uint64_t p_com_on : 1;
uint64_t p_rtype : 2;
uint64_t reserved_16_16 : 1;
uint64_t hclk_rst : 1;
uint64_t divide2 : 2;
uint64_t reserved_20_63 : 44;
#endif
} cn50xx;
struct cvmx_usbnx_clk_ctl_cn50xx cn52xx;
struct cvmx_usbnx_clk_ctl_cn50xx cn52xxp1;
struct cvmx_usbnx_clk_ctl_cn50xx cn56xx;
struct cvmx_usbnx_clk_ctl_cn50xx cn56xxp1;
} cvmx_usbnx_clk_ctl_t;
/**
* cvmx_usbn#_ctl_status
*
* USBN_CTL_STATUS = USBN's Control And Status Register
*
* Contains general control and status information for the USBN block.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_6_63 : 58;
uint64_t dma_0pag : 1; /**< When '1' sets the DMA engine will set the zero-Page
bit in the L2C store operation to the IOB. */
uint64_t dma_stt : 1; /**< When '1' sets the DMA engine to use STT operations. */
uint64_t dma_test : 1; /**< When '1' sets the DMA engine into Test-Mode.
For normal operation this bit should be '0'. */
uint64_t inv_a2 : 1; /**< When '1' causes the address[2] driven on the AHB
for USB-CORE FIFO access to be inverted. Also data
writen to and read from the AHB will have it byte
order swapped. If the orginal order was A-B-C-D the
new byte order will be D-C-B-A. */
uint64_t l2c_emod : 2; /**< Endian format for data from/to the L2C.
IN: A-B-C-D-E-F-G-H
OUT0: A-B-C-D-E-F-G-H
OUT1: H-G-F-E-D-C-B-A
OUT2: D-C-B-A-H-G-F-E
OUT3: E-F-G-H-A-B-C-D */
#else
uint64_t l2c_emod : 2;
uint64_t inv_a2 : 1;
uint64_t dma_test : 1;
uint64_t dma_stt : 1;
uint64_t dma_0pag : 1;
uint64_t reserved_6_63 : 58;
#endif
} s;
struct cvmx_usbnx_ctl_status_s cn30xx;
struct cvmx_usbnx_ctl_status_s cn31xx;
struct cvmx_usbnx_ctl_status_s cn50xx;
struct cvmx_usbnx_ctl_status_s cn52xx;
struct cvmx_usbnx_ctl_status_s cn52xxp1;
struct cvmx_usbnx_ctl_status_s cn56xx;
struct cvmx_usbnx_ctl_status_s cn56xxp1;
} cvmx_usbnx_ctl_status_t;
/**
* cvmx_usbn#_dma0_inb_chn0
*
* USBN_DMA0_INB_CHN0 = USBN's Inbound DMA for USB0 Channel0
*
* Contains the starting address for use when USB0 writes to L2C via Channel0.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_inb_chn0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Write to L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_inb_chn0_s cn30xx;
struct cvmx_usbnx_dma0_inb_chn0_s cn31xx;
struct cvmx_usbnx_dma0_inb_chn0_s cn50xx;
struct cvmx_usbnx_dma0_inb_chn0_s cn52xx;
struct cvmx_usbnx_dma0_inb_chn0_s cn52xxp1;
struct cvmx_usbnx_dma0_inb_chn0_s cn56xx;
struct cvmx_usbnx_dma0_inb_chn0_s cn56xxp1;
} cvmx_usbnx_dma0_inb_chn0_t;
/**
* cvmx_usbn#_dma0_inb_chn1
*
* USBN_DMA0_INB_CHN1 = USBN's Inbound DMA for USB0 Channel1
*
* Contains the starting address for use when USB0 writes to L2C via Channel1.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_inb_chn1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Write to L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_inb_chn1_s cn30xx;
struct cvmx_usbnx_dma0_inb_chn1_s cn31xx;
struct cvmx_usbnx_dma0_inb_chn1_s cn50xx;
struct cvmx_usbnx_dma0_inb_chn1_s cn52xx;
struct cvmx_usbnx_dma0_inb_chn1_s cn52xxp1;
struct cvmx_usbnx_dma0_inb_chn1_s cn56xx;
struct cvmx_usbnx_dma0_inb_chn1_s cn56xxp1;
} cvmx_usbnx_dma0_inb_chn1_t;
/**
* cvmx_usbn#_dma0_inb_chn2
*
* USBN_DMA0_INB_CHN2 = USBN's Inbound DMA for USB0 Channel2
*
* Contains the starting address for use when USB0 writes to L2C via Channel2.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_inb_chn2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Write to L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_inb_chn2_s cn30xx;
struct cvmx_usbnx_dma0_inb_chn2_s cn31xx;
struct cvmx_usbnx_dma0_inb_chn2_s cn50xx;
struct cvmx_usbnx_dma0_inb_chn2_s cn52xx;
struct cvmx_usbnx_dma0_inb_chn2_s cn52xxp1;
struct cvmx_usbnx_dma0_inb_chn2_s cn56xx;
struct cvmx_usbnx_dma0_inb_chn2_s cn56xxp1;
} cvmx_usbnx_dma0_inb_chn2_t;
/**
* cvmx_usbn#_dma0_inb_chn3
*
* USBN_DMA0_INB_CHN3 = USBN's Inbound DMA for USB0 Channel3
*
* Contains the starting address for use when USB0 writes to L2C via Channel3.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_inb_chn3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Write to L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_inb_chn3_s cn30xx;
struct cvmx_usbnx_dma0_inb_chn3_s cn31xx;
struct cvmx_usbnx_dma0_inb_chn3_s cn50xx;
struct cvmx_usbnx_dma0_inb_chn3_s cn52xx;
struct cvmx_usbnx_dma0_inb_chn3_s cn52xxp1;
struct cvmx_usbnx_dma0_inb_chn3_s cn56xx;
struct cvmx_usbnx_dma0_inb_chn3_s cn56xxp1;
} cvmx_usbnx_dma0_inb_chn3_t;
/**
* cvmx_usbn#_dma0_inb_chn4
*
* USBN_DMA0_INB_CHN4 = USBN's Inbound DMA for USB0 Channel4
*
* Contains the starting address for use when USB0 writes to L2C via Channel4.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_inb_chn4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Write to L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_inb_chn4_s cn30xx;
struct cvmx_usbnx_dma0_inb_chn4_s cn31xx;
struct cvmx_usbnx_dma0_inb_chn4_s cn50xx;
struct cvmx_usbnx_dma0_inb_chn4_s cn52xx;
struct cvmx_usbnx_dma0_inb_chn4_s cn52xxp1;
struct cvmx_usbnx_dma0_inb_chn4_s cn56xx;
struct cvmx_usbnx_dma0_inb_chn4_s cn56xxp1;
} cvmx_usbnx_dma0_inb_chn4_t;
/**
* cvmx_usbn#_dma0_inb_chn5
*
* USBN_DMA0_INB_CHN5 = USBN's Inbound DMA for USB0 Channel5
*
* Contains the starting address for use when USB0 writes to L2C via Channel5.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_inb_chn5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Write to L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_inb_chn5_s cn30xx;
struct cvmx_usbnx_dma0_inb_chn5_s cn31xx;
struct cvmx_usbnx_dma0_inb_chn5_s cn50xx;
struct cvmx_usbnx_dma0_inb_chn5_s cn52xx;
struct cvmx_usbnx_dma0_inb_chn5_s cn52xxp1;
struct cvmx_usbnx_dma0_inb_chn5_s cn56xx;
struct cvmx_usbnx_dma0_inb_chn5_s cn56xxp1;
} cvmx_usbnx_dma0_inb_chn5_t;
/**
* cvmx_usbn#_dma0_inb_chn6
*
* USBN_DMA0_INB_CHN6 = USBN's Inbound DMA for USB0 Channel6
*
* Contains the starting address for use when USB0 writes to L2C via Channel6.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_inb_chn6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Write to L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_inb_chn6_s cn30xx;
struct cvmx_usbnx_dma0_inb_chn6_s cn31xx;
struct cvmx_usbnx_dma0_inb_chn6_s cn50xx;
struct cvmx_usbnx_dma0_inb_chn6_s cn52xx;
struct cvmx_usbnx_dma0_inb_chn6_s cn52xxp1;
struct cvmx_usbnx_dma0_inb_chn6_s cn56xx;
struct cvmx_usbnx_dma0_inb_chn6_s cn56xxp1;
} cvmx_usbnx_dma0_inb_chn6_t;
/**
* cvmx_usbn#_dma0_inb_chn7
*
* USBN_DMA0_INB_CHN7 = USBN's Inbound DMA for USB0 Channel7
*
* Contains the starting address for use when USB0 writes to L2C via Channel7.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_inb_chn7_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Write to L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_inb_chn7_s cn30xx;
struct cvmx_usbnx_dma0_inb_chn7_s cn31xx;
struct cvmx_usbnx_dma0_inb_chn7_s cn50xx;
struct cvmx_usbnx_dma0_inb_chn7_s cn52xx;
struct cvmx_usbnx_dma0_inb_chn7_s cn52xxp1;
struct cvmx_usbnx_dma0_inb_chn7_s cn56xx;
struct cvmx_usbnx_dma0_inb_chn7_s cn56xxp1;
} cvmx_usbnx_dma0_inb_chn7_t;
/**
* cvmx_usbn#_dma0_outb_chn0
*
* USBN_DMA0_OUTB_CHN0 = USBN's Outbound DMA for USB0 Channel0
*
* Contains the starting address for use when USB0 reads from L2C via Channel0.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_outb_chn0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Read from L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_outb_chn0_s cn30xx;
struct cvmx_usbnx_dma0_outb_chn0_s cn31xx;
struct cvmx_usbnx_dma0_outb_chn0_s cn50xx;
struct cvmx_usbnx_dma0_outb_chn0_s cn52xx;
struct cvmx_usbnx_dma0_outb_chn0_s cn52xxp1;
struct cvmx_usbnx_dma0_outb_chn0_s cn56xx;
struct cvmx_usbnx_dma0_outb_chn0_s cn56xxp1;
} cvmx_usbnx_dma0_outb_chn0_t;
/**
* cvmx_usbn#_dma0_outb_chn1
*
* USBN_DMA0_OUTB_CHN1 = USBN's Outbound DMA for USB0 Channel1
*
* Contains the starting address for use when USB0 reads from L2C via Channel1.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_outb_chn1_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Read from L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_outb_chn1_s cn30xx;
struct cvmx_usbnx_dma0_outb_chn1_s cn31xx;
struct cvmx_usbnx_dma0_outb_chn1_s cn50xx;
struct cvmx_usbnx_dma0_outb_chn1_s cn52xx;
struct cvmx_usbnx_dma0_outb_chn1_s cn52xxp1;
struct cvmx_usbnx_dma0_outb_chn1_s cn56xx;
struct cvmx_usbnx_dma0_outb_chn1_s cn56xxp1;
} cvmx_usbnx_dma0_outb_chn1_t;
/**
* cvmx_usbn#_dma0_outb_chn2
*
* USBN_DMA0_OUTB_CHN2 = USBN's Outbound DMA for USB0 Channel2
*
* Contains the starting address for use when USB0 reads from L2C via Channel2.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_outb_chn2_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Read from L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_outb_chn2_s cn30xx;
struct cvmx_usbnx_dma0_outb_chn2_s cn31xx;
struct cvmx_usbnx_dma0_outb_chn2_s cn50xx;
struct cvmx_usbnx_dma0_outb_chn2_s cn52xx;
struct cvmx_usbnx_dma0_outb_chn2_s cn52xxp1;
struct cvmx_usbnx_dma0_outb_chn2_s cn56xx;
struct cvmx_usbnx_dma0_outb_chn2_s cn56xxp1;
} cvmx_usbnx_dma0_outb_chn2_t;
/**
* cvmx_usbn#_dma0_outb_chn3
*
* USBN_DMA0_OUTB_CHN3 = USBN's Outbound DMA for USB0 Channel3
*
* Contains the starting address for use when USB0 reads from L2C via Channel3.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_outb_chn3_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Read from L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_outb_chn3_s cn30xx;
struct cvmx_usbnx_dma0_outb_chn3_s cn31xx;
struct cvmx_usbnx_dma0_outb_chn3_s cn50xx;
struct cvmx_usbnx_dma0_outb_chn3_s cn52xx;
struct cvmx_usbnx_dma0_outb_chn3_s cn52xxp1;
struct cvmx_usbnx_dma0_outb_chn3_s cn56xx;
struct cvmx_usbnx_dma0_outb_chn3_s cn56xxp1;
} cvmx_usbnx_dma0_outb_chn3_t;
/**
* cvmx_usbn#_dma0_outb_chn4
*
* USBN_DMA0_OUTB_CHN4 = USBN's Outbound DMA for USB0 Channel4
*
* Contains the starting address for use when USB0 reads from L2C via Channel4.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_outb_chn4_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Read from L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_outb_chn4_s cn30xx;
struct cvmx_usbnx_dma0_outb_chn4_s cn31xx;
struct cvmx_usbnx_dma0_outb_chn4_s cn50xx;
struct cvmx_usbnx_dma0_outb_chn4_s cn52xx;
struct cvmx_usbnx_dma0_outb_chn4_s cn52xxp1;
struct cvmx_usbnx_dma0_outb_chn4_s cn56xx;
struct cvmx_usbnx_dma0_outb_chn4_s cn56xxp1;
} cvmx_usbnx_dma0_outb_chn4_t;
/**
* cvmx_usbn#_dma0_outb_chn5
*
* USBN_DMA0_OUTB_CHN5 = USBN's Outbound DMA for USB0 Channel5
*
* Contains the starting address for use when USB0 reads from L2C via Channel5.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_outb_chn5_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Read from L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_outb_chn5_s cn30xx;
struct cvmx_usbnx_dma0_outb_chn5_s cn31xx;
struct cvmx_usbnx_dma0_outb_chn5_s cn50xx;
struct cvmx_usbnx_dma0_outb_chn5_s cn52xx;
struct cvmx_usbnx_dma0_outb_chn5_s cn52xxp1;
struct cvmx_usbnx_dma0_outb_chn5_s cn56xx;
struct cvmx_usbnx_dma0_outb_chn5_s cn56xxp1;
} cvmx_usbnx_dma0_outb_chn5_t;
/**
* cvmx_usbn#_dma0_outb_chn6
*
* USBN_DMA0_OUTB_CHN6 = USBN's Outbound DMA for USB0 Channel6
*
* Contains the starting address for use when USB0 reads from L2C via Channel6.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_outb_chn6_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Read from L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_outb_chn6_s cn30xx;
struct cvmx_usbnx_dma0_outb_chn6_s cn31xx;
struct cvmx_usbnx_dma0_outb_chn6_s cn50xx;
struct cvmx_usbnx_dma0_outb_chn6_s cn52xx;
struct cvmx_usbnx_dma0_outb_chn6_s cn52xxp1;
struct cvmx_usbnx_dma0_outb_chn6_s cn56xx;
struct cvmx_usbnx_dma0_outb_chn6_s cn56xxp1;
} cvmx_usbnx_dma0_outb_chn6_t;
/**
* cvmx_usbn#_dma0_outb_chn7
*
* USBN_DMA0_OUTB_CHN7 = USBN's Outbound DMA for USB0 Channel7
*
* Contains the starting address for use when USB0 reads from L2C via Channel7.
* Writing of this register sets the base address.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma0_outb_chn7_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_36_63 : 28;
uint64_t addr : 36; /**< Base address for DMA Read from L2C. */
#else
uint64_t addr : 36;
uint64_t reserved_36_63 : 28;
#endif
} s;
struct cvmx_usbnx_dma0_outb_chn7_s cn30xx;
struct cvmx_usbnx_dma0_outb_chn7_s cn31xx;
struct cvmx_usbnx_dma0_outb_chn7_s cn50xx;
struct cvmx_usbnx_dma0_outb_chn7_s cn52xx;
struct cvmx_usbnx_dma0_outb_chn7_s cn52xxp1;
struct cvmx_usbnx_dma0_outb_chn7_s cn56xx;
struct cvmx_usbnx_dma0_outb_chn7_s cn56xxp1;
} cvmx_usbnx_dma0_outb_chn7_t;
/**
* cvmx_usbn#_dma_test
*
* USBN_DMA_TEST = USBN's DMA TestRegister
*
* This register can cause the external DMA engine to the USB-Core to make transfers from/to L2C/USB-FIFOs
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_dma_test_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_40_63 : 24;
uint64_t done : 1; /**< This field is set when a DMA completes. Writing a
'1' to this field clears this bit. */
uint64_t req : 1; /**< DMA Request. Writing a 1 to this register
will cause a DMA request as specified in the other
fields of this register to take place. This field
will always read as '0'. */
uint64_t f_addr : 18; /**< The address to read from in the Data-Fifo. */
uint64_t count : 11; /**< DMA Request Count. */
uint64_t channel : 5; /**< DMA Channel/Enpoint. */
uint64_t burst : 4; /**< DMA Burst Size. */
#else
uint64_t burst : 4;
uint64_t channel : 5;
uint64_t count : 11;
uint64_t f_addr : 18;
uint64_t req : 1;
uint64_t done : 1;
uint64_t reserved_40_63 : 24;
#endif
} s;
struct cvmx_usbnx_dma_test_s cn30xx;
struct cvmx_usbnx_dma_test_s cn31xx;
struct cvmx_usbnx_dma_test_s cn50xx;
struct cvmx_usbnx_dma_test_s cn52xx;
struct cvmx_usbnx_dma_test_s cn52xxp1;
struct cvmx_usbnx_dma_test_s cn56xx;
struct cvmx_usbnx_dma_test_s cn56xxp1;
} cvmx_usbnx_dma_test_t;
/**
* cvmx_usbn#_int_enb
*
* USBN_INT_ENB = USBN's Interrupt Enable
*
* The USBN's interrupt enable register.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_int_enb_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t nd4o_dpf : 1; /**< When set (1) and bit 37 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nd4o_dpe : 1; /**< When set (1) and bit 36 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nd4o_rpf : 1; /**< When set (1) and bit 35 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nd4o_rpe : 1; /**< When set (1) and bit 34 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t ltl_f_pf : 1; /**< When set (1) and bit 33 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t ltl_f_pe : 1; /**< When set (1) and bit 32 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t u2n_c_pe : 1; /**< When set (1) and bit 31 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t u2n_c_pf : 1; /**< When set (1) and bit 30 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t u2n_d_pf : 1; /**< When set (1) and bit 29 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t u2n_d_pe : 1; /**< When set (1) and bit 28 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t n2u_pe : 1; /**< When set (1) and bit 27 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t n2u_pf : 1; /**< When set (1) and bit 26 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t uod_pf : 1; /**< When set (1) and bit 25 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t uod_pe : 1; /**< When set (1) and bit 24 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rq_q3_e : 1; /**< When set (1) and bit 23 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rq_q3_f : 1; /**< When set (1) and bit 22 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rq_q2_e : 1; /**< When set (1) and bit 21 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rq_q2_f : 1; /**< When set (1) and bit 20 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rg_fi_f : 1; /**< When set (1) and bit 19 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rg_fi_e : 1; /**< When set (1) and bit 18 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t l2_fi_f : 1; /**< When set (1) and bit 17 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t l2_fi_e : 1; /**< When set (1) and bit 16 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t l2c_a_f : 1; /**< When set (1) and bit 15 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t l2c_s_e : 1; /**< When set (1) and bit 14 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t dcred_f : 1; /**< When set (1) and bit 13 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t dcred_e : 1; /**< When set (1) and bit 12 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t lt_pu_f : 1; /**< When set (1) and bit 11 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t lt_po_e : 1; /**< When set (1) and bit 10 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nt_pu_f : 1; /**< When set (1) and bit 9 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nt_po_e : 1; /**< When set (1) and bit 8 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t pt_pu_f : 1; /**< When set (1) and bit 7 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t pt_po_e : 1; /**< When set (1) and bit 6 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t lr_pu_f : 1; /**< When set (1) and bit 5 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t lr_po_e : 1; /**< When set (1) and bit 4 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nr_pu_f : 1; /**< When set (1) and bit 3 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nr_po_e : 1; /**< When set (1) and bit 2 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t pr_pu_f : 1; /**< When set (1) and bit 1 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t pr_po_e : 1; /**< When set (1) and bit 0 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
#else
uint64_t pr_po_e : 1;
uint64_t pr_pu_f : 1;
uint64_t nr_po_e : 1;
uint64_t nr_pu_f : 1;
uint64_t lr_po_e : 1;
uint64_t lr_pu_f : 1;
uint64_t pt_po_e : 1;
uint64_t pt_pu_f : 1;
uint64_t nt_po_e : 1;
uint64_t nt_pu_f : 1;
uint64_t lt_po_e : 1;
uint64_t lt_pu_f : 1;
uint64_t dcred_e : 1;
uint64_t dcred_f : 1;
uint64_t l2c_s_e : 1;
uint64_t l2c_a_f : 1;
uint64_t l2_fi_e : 1;
uint64_t l2_fi_f : 1;
uint64_t rg_fi_e : 1;
uint64_t rg_fi_f : 1;
uint64_t rq_q2_f : 1;
uint64_t rq_q2_e : 1;
uint64_t rq_q3_f : 1;
uint64_t rq_q3_e : 1;
uint64_t uod_pe : 1;
uint64_t uod_pf : 1;
uint64_t n2u_pf : 1;
uint64_t n2u_pe : 1;
uint64_t u2n_d_pe : 1;
uint64_t u2n_d_pf : 1;
uint64_t u2n_c_pf : 1;
uint64_t u2n_c_pe : 1;
uint64_t ltl_f_pe : 1;
uint64_t ltl_f_pf : 1;
uint64_t nd4o_rpe : 1;
uint64_t nd4o_rpf : 1;
uint64_t nd4o_dpe : 1;
uint64_t nd4o_dpf : 1;
uint64_t reserved_38_63 : 26;
#endif
} s;
struct cvmx_usbnx_int_enb_s cn30xx;
struct cvmx_usbnx_int_enb_s cn31xx;
struct cvmx_usbnx_int_enb_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t nd4o_dpf : 1; /**< When set (1) and bit 37 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nd4o_dpe : 1; /**< When set (1) and bit 36 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nd4o_rpf : 1; /**< When set (1) and bit 35 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nd4o_rpe : 1; /**< When set (1) and bit 34 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t ltl_f_pf : 1; /**< When set (1) and bit 33 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t ltl_f_pe : 1; /**< When set (1) and bit 32 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t reserved_26_31 : 6;
uint64_t uod_pf : 1; /**< When set (1) and bit 25 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t uod_pe : 1; /**< When set (1) and bit 24 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rq_q3_e : 1; /**< When set (1) and bit 23 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rq_q3_f : 1; /**< When set (1) and bit 22 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rq_q2_e : 1; /**< When set (1) and bit 21 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rq_q2_f : 1; /**< When set (1) and bit 20 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rg_fi_f : 1; /**< When set (1) and bit 19 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t rg_fi_e : 1; /**< When set (1) and bit 18 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t l2_fi_f : 1; /**< When set (1) and bit 17 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t l2_fi_e : 1; /**< When set (1) and bit 16 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t l2c_a_f : 1; /**< When set (1) and bit 15 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t l2c_s_e : 1; /**< When set (1) and bit 14 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t dcred_f : 1; /**< When set (1) and bit 13 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t dcred_e : 1; /**< When set (1) and bit 12 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t lt_pu_f : 1; /**< When set (1) and bit 11 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t lt_po_e : 1; /**< When set (1) and bit 10 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nt_pu_f : 1; /**< When set (1) and bit 9 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nt_po_e : 1; /**< When set (1) and bit 8 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t pt_pu_f : 1; /**< When set (1) and bit 7 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t pt_po_e : 1; /**< When set (1) and bit 6 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t lr_pu_f : 1; /**< When set (1) and bit 5 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t lr_po_e : 1; /**< When set (1) and bit 4 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nr_pu_f : 1; /**< When set (1) and bit 3 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t nr_po_e : 1; /**< When set (1) and bit 2 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t pr_pu_f : 1; /**< When set (1) and bit 1 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
uint64_t pr_po_e : 1; /**< When set (1) and bit 0 of the USBN_INT_SUM
register is asserted the USBN will assert an
interrupt. */
#else
uint64_t pr_po_e : 1;
uint64_t pr_pu_f : 1;
uint64_t nr_po_e : 1;
uint64_t nr_pu_f : 1;
uint64_t lr_po_e : 1;
uint64_t lr_pu_f : 1;
uint64_t pt_po_e : 1;
uint64_t pt_pu_f : 1;
uint64_t nt_po_e : 1;
uint64_t nt_pu_f : 1;
uint64_t lt_po_e : 1;
uint64_t lt_pu_f : 1;
uint64_t dcred_e : 1;
uint64_t dcred_f : 1;
uint64_t l2c_s_e : 1;
uint64_t l2c_a_f : 1;
uint64_t l2_fi_e : 1;
uint64_t l2_fi_f : 1;
uint64_t rg_fi_e : 1;
uint64_t rg_fi_f : 1;
uint64_t rq_q2_f : 1;
uint64_t rq_q2_e : 1;
uint64_t rq_q3_f : 1;
uint64_t rq_q3_e : 1;
uint64_t uod_pe : 1;
uint64_t uod_pf : 1;
uint64_t reserved_26_31 : 6;
uint64_t ltl_f_pe : 1;
uint64_t ltl_f_pf : 1;
uint64_t nd4o_rpe : 1;
uint64_t nd4o_rpf : 1;
uint64_t nd4o_dpe : 1;
uint64_t nd4o_dpf : 1;
uint64_t reserved_38_63 : 26;
#endif
} cn50xx;
struct cvmx_usbnx_int_enb_cn50xx cn52xx;
struct cvmx_usbnx_int_enb_cn50xx cn52xxp1;
struct cvmx_usbnx_int_enb_cn50xx cn56xx;
struct cvmx_usbnx_int_enb_cn50xx cn56xxp1;
} cvmx_usbnx_int_enb_t;
/**
* cvmx_usbn#_int_sum
*
* USBN_INT_SUM = USBN's Interrupt Summary Register
*
* Contains the diffrent interrupt summary bits of the USBN.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_int_sum_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t nd4o_dpf : 1; /**< NCB DMA Out Data Fifo Push Full. */
uint64_t nd4o_dpe : 1; /**< NCB DMA Out Data Fifo Pop Empty. */
uint64_t nd4o_rpf : 1; /**< NCB DMA Out Request Fifo Push Full. */
uint64_t nd4o_rpe : 1; /**< NCB DMA Out Request Fifo Pop Empty. */
uint64_t ltl_f_pf : 1; /**< L2C Transfer Length Fifo Push Full. */
uint64_t ltl_f_pe : 1; /**< L2C Transfer Length Fifo Pop Empty. */
uint64_t u2n_c_pe : 1; /**< U2N Control Fifo Pop Empty. */
uint64_t u2n_c_pf : 1; /**< U2N Control Fifo Push Full. */
uint64_t u2n_d_pf : 1; /**< U2N Data Fifo Push Full. */
uint64_t u2n_d_pe : 1; /**< U2N Data Fifo Pop Empty. */
uint64_t n2u_pe : 1; /**< N2U Fifo Pop Empty. */
uint64_t n2u_pf : 1; /**< N2U Fifo Push Full. */
uint64_t uod_pf : 1; /**< UOD Fifo Push Full. */
uint64_t uod_pe : 1; /**< UOD Fifo Pop Empty. */
uint64_t rq_q3_e : 1; /**< Request Queue-3 Fifo Pushed When Full. */
uint64_t rq_q3_f : 1; /**< Request Queue-3 Fifo Pushed When Full. */
uint64_t rq_q2_e : 1; /**< Request Queue-2 Fifo Pushed When Full. */
uint64_t rq_q2_f : 1; /**< Request Queue-2 Fifo Pushed When Full. */
uint64_t rg_fi_f : 1; /**< Register Request Fifo Pushed When Full. */
uint64_t rg_fi_e : 1; /**< Register Request Fifo Pushed When Full. */
uint64_t lt_fi_f : 1; /**< L2C Request Fifo Pushed When Full. */
uint64_t lt_fi_e : 1; /**< L2C Request Fifo Pushed When Full. */
uint64_t l2c_a_f : 1; /**< L2C Credit Count Added When Full. */
uint64_t l2c_s_e : 1; /**< L2C Credit Count Subtracted When Empty. */
uint64_t dcred_f : 1; /**< Data CreditFifo Pushed When Full. */
uint64_t dcred_e : 1; /**< Data Credit Fifo Pushed When Full. */
uint64_t lt_pu_f : 1; /**< L2C Trasaction Fifo Pushed When Full. */
uint64_t lt_po_e : 1; /**< L2C Trasaction Fifo Popped When Full. */
uint64_t nt_pu_f : 1; /**< NPI Trasaction Fifo Pushed When Full. */
uint64_t nt_po_e : 1; /**< NPI Trasaction Fifo Popped When Full. */
uint64_t pt_pu_f : 1; /**< PP Trasaction Fifo Pushed When Full. */
uint64_t pt_po_e : 1; /**< PP Trasaction Fifo Popped When Full. */
uint64_t lr_pu_f : 1; /**< L2C Request Fifo Pushed When Full. */
uint64_t lr_po_e : 1; /**< L2C Request Fifo Popped When Empty. */
uint64_t nr_pu_f : 1; /**< NPI Request Fifo Pushed When Full. */
uint64_t nr_po_e : 1; /**< NPI Request Fifo Popped When Empty. */
uint64_t pr_pu_f : 1; /**< PP Request Fifo Pushed When Full. */
uint64_t pr_po_e : 1; /**< PP Request Fifo Popped When Empty. */
#else
uint64_t pr_po_e : 1;
uint64_t pr_pu_f : 1;
uint64_t nr_po_e : 1;
uint64_t nr_pu_f : 1;
uint64_t lr_po_e : 1;
uint64_t lr_pu_f : 1;
uint64_t pt_po_e : 1;
uint64_t pt_pu_f : 1;
uint64_t nt_po_e : 1;
uint64_t nt_pu_f : 1;
uint64_t lt_po_e : 1;
uint64_t lt_pu_f : 1;
uint64_t dcred_e : 1;
uint64_t dcred_f : 1;
uint64_t l2c_s_e : 1;
uint64_t l2c_a_f : 1;
uint64_t lt_fi_e : 1;
uint64_t lt_fi_f : 1;
uint64_t rg_fi_e : 1;
uint64_t rg_fi_f : 1;
uint64_t rq_q2_f : 1;
uint64_t rq_q2_e : 1;
uint64_t rq_q3_f : 1;
uint64_t rq_q3_e : 1;
uint64_t uod_pe : 1;
uint64_t uod_pf : 1;
uint64_t n2u_pf : 1;
uint64_t n2u_pe : 1;
uint64_t u2n_d_pe : 1;
uint64_t u2n_d_pf : 1;
uint64_t u2n_c_pf : 1;
uint64_t u2n_c_pe : 1;
uint64_t ltl_f_pe : 1;
uint64_t ltl_f_pf : 1;
uint64_t nd4o_rpe : 1;
uint64_t nd4o_rpf : 1;
uint64_t nd4o_dpe : 1;
uint64_t nd4o_dpf : 1;
uint64_t reserved_38_63 : 26;
#endif
} s;
struct cvmx_usbnx_int_sum_s cn30xx;
struct cvmx_usbnx_int_sum_s cn31xx;
struct cvmx_usbnx_int_sum_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t nd4o_dpf : 1; /**< NCB DMA Out Data Fifo Push Full. */
uint64_t nd4o_dpe : 1; /**< NCB DMA Out Data Fifo Pop Empty. */
uint64_t nd4o_rpf : 1; /**< NCB DMA Out Request Fifo Push Full. */
uint64_t nd4o_rpe : 1; /**< NCB DMA Out Request Fifo Pop Empty. */
uint64_t ltl_f_pf : 1; /**< L2C Transfer Length Fifo Push Full. */
uint64_t ltl_f_pe : 1; /**< L2C Transfer Length Fifo Pop Empty. */
uint64_t reserved_26_31 : 6;
uint64_t uod_pf : 1; /**< UOD Fifo Push Full. */
uint64_t uod_pe : 1; /**< UOD Fifo Pop Empty. */
uint64_t rq_q3_e : 1; /**< Request Queue-3 Fifo Pushed When Full. */
uint64_t rq_q3_f : 1; /**< Request Queue-3 Fifo Pushed When Full. */
uint64_t rq_q2_e : 1; /**< Request Queue-2 Fifo Pushed When Full. */
uint64_t rq_q2_f : 1; /**< Request Queue-2 Fifo Pushed When Full. */
uint64_t rg_fi_f : 1; /**< Register Request Fifo Pushed When Full. */
uint64_t rg_fi_e : 1; /**< Register Request Fifo Pushed When Full. */
uint64_t lt_fi_f : 1; /**< L2C Request Fifo Pushed When Full. */
uint64_t lt_fi_e : 1; /**< L2C Request Fifo Pushed When Full. */
uint64_t l2c_a_f : 1; /**< L2C Credit Count Added When Full. */
uint64_t l2c_s_e : 1; /**< L2C Credit Count Subtracted When Empty. */
uint64_t dcred_f : 1; /**< Data CreditFifo Pushed When Full. */
uint64_t dcred_e : 1; /**< Data Credit Fifo Pushed When Full. */
uint64_t lt_pu_f : 1; /**< L2C Trasaction Fifo Pushed When Full. */
uint64_t lt_po_e : 1; /**< L2C Trasaction Fifo Popped When Full. */
uint64_t nt_pu_f : 1; /**< NPI Trasaction Fifo Pushed When Full. */
uint64_t nt_po_e : 1; /**< NPI Trasaction Fifo Popped When Full. */
uint64_t pt_pu_f : 1; /**< PP Trasaction Fifo Pushed When Full. */
uint64_t pt_po_e : 1; /**< PP Trasaction Fifo Popped When Full. */
uint64_t lr_pu_f : 1; /**< L2C Request Fifo Pushed When Full. */
uint64_t lr_po_e : 1; /**< L2C Request Fifo Popped When Empty. */
uint64_t nr_pu_f : 1; /**< NPI Request Fifo Pushed When Full. */
uint64_t nr_po_e : 1; /**< NPI Request Fifo Popped When Empty. */
uint64_t pr_pu_f : 1; /**< PP Request Fifo Pushed When Full. */
uint64_t pr_po_e : 1; /**< PP Request Fifo Popped When Empty. */
#else
uint64_t pr_po_e : 1;
uint64_t pr_pu_f : 1;
uint64_t nr_po_e : 1;
uint64_t nr_pu_f : 1;
uint64_t lr_po_e : 1;
uint64_t lr_pu_f : 1;
uint64_t pt_po_e : 1;
uint64_t pt_pu_f : 1;
uint64_t nt_po_e : 1;
uint64_t nt_pu_f : 1;
uint64_t lt_po_e : 1;
uint64_t lt_pu_f : 1;
uint64_t dcred_e : 1;
uint64_t dcred_f : 1;
uint64_t l2c_s_e : 1;
uint64_t l2c_a_f : 1;
uint64_t lt_fi_e : 1;
uint64_t lt_fi_f : 1;
uint64_t rg_fi_e : 1;
uint64_t rg_fi_f : 1;
uint64_t rq_q2_f : 1;
uint64_t rq_q2_e : 1;
uint64_t rq_q3_f : 1;
uint64_t rq_q3_e : 1;
uint64_t uod_pe : 1;
uint64_t uod_pf : 1;
uint64_t reserved_26_31 : 6;
uint64_t ltl_f_pe : 1;
uint64_t ltl_f_pf : 1;
uint64_t nd4o_rpe : 1;
uint64_t nd4o_rpf : 1;
uint64_t nd4o_dpe : 1;
uint64_t nd4o_dpf : 1;
uint64_t reserved_38_63 : 26;
#endif
} cn50xx;
struct cvmx_usbnx_int_sum_cn50xx cn52xx;
struct cvmx_usbnx_int_sum_cn50xx cn52xxp1;
struct cvmx_usbnx_int_sum_cn50xx cn56xx;
struct cvmx_usbnx_int_sum_cn50xx cn56xxp1;
} cvmx_usbnx_int_sum_t;
/**
* cvmx_usbn#_usbp_ctl_status
*
* USBN_USBP_CTL_STATUS = USBP Control And Status Register
*
* Contains general control and status information for the USBN block.
*/
typedef union
{
uint64_t u64;
struct cvmx_usbnx_usbp_ctl_status_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t txrisetune : 1; /**< HS Transmitter Rise/Fall Time Adjustment */
uint64_t txvreftune : 4; /**< HS DC Voltage Level Adjustment */
uint64_t txfslstune : 4; /**< FS/LS Source Impedence Adjustment */
uint64_t txhsxvtune : 2; /**< Transmitter High-Speed Crossover Adjustment */
uint64_t sqrxtune : 3; /**< Squelch Threshold Adjustment */
uint64_t compdistune : 3; /**< Disconnect Threshold Adjustment */
uint64_t otgtune : 3; /**< VBUS Valid Threshold Adjustment */
uint64_t otgdisable : 1; /**< OTG Block Disable */
uint64_t portreset : 1; /**< Per_Port Reset */
uint64_t drvvbus : 1; /**< Drive VBUS */
uint64_t lsbist : 1; /**< Low-Speed BIST Enable. */
uint64_t fsbist : 1; /**< Full-Speed BIST Enable. */
uint64_t hsbist : 1; /**< High-Speed BIST Enable. */
uint64_t bist_done : 1; /**< PHY Bist Done.
Asserted at the end of the PHY BIST sequence. */
uint64_t bist_err : 1; /**< PHY Bist Error.
Indicates an internal error was detected during
the BIST sequence. */
uint64_t tdata_out : 4; /**< PHY Test Data Out.
Presents either internaly generated signals or
test register contents, based upon the value of
test_data_out_sel. */
uint64_t siddq : 1; /**< Drives the USBP (USB-PHY) SIDDQ input.
Normally should be set to zero.
When customers have no intent to use USB PHY
interface, they should:
- still provide 3.3V to USB_VDD33, and
- tie USB_REXT to 3.3V supply, and
- set USBN*_USBP_CTL_STATUS[SIDDQ]=1 */
uint64_t txpreemphasistune : 1; /**< HS Transmitter Pre-Emphasis Enable */
uint64_t dma_bmode : 1; /**< When set to 1 the L2C DMA address will be updated
with byte-counts between packets. When set to 0
the L2C DMA address is incremented to the next
4-byte aligned address after adding byte-count. */
uint64_t usbc_end : 1; /**< Bigendian input to the USB Core. This should be
set to '0' for operation. */
uint64_t usbp_bist : 1; /**< PHY, This is cleared '0' to run BIST on the USBP. */
uint64_t tclk : 1; /**< PHY Test Clock, used to load TDATA_IN to the USBP. */
uint64_t dp_pulld : 1; /**< PHY DP_PULLDOWN input to the USB-PHY.
This signal enables the pull-down resistance on
the D+ line. '1' pull down-resistance is connected
to D+/ '0' pull down resistance is not connected
to D+. When an A/B device is acting as a host
(downstream-facing port), dp_pulldown and
dm_pulldown are enabled. This must not toggle
during normal opeartion. */
uint64_t dm_pulld : 1; /**< PHY DM_PULLDOWN input to the USB-PHY.
This signal enables the pull-down resistance on
the D- line. '1' pull down-resistance is connected
to D-. '0' pull down resistance is not connected
to D-. When an A/B device is acting as a host
(downstream-facing port), dp_pulldown and
dm_pulldown are enabled. This must not toggle
during normal opeartion. */
uint64_t hst_mode : 1; /**< When '0' the USB is acting as HOST, when '1'
USB is acting as device. This field needs to be
set while the USB is in reset. */
uint64_t tuning : 4; /**< Transmitter Tuning for High-Speed Operation.
Tunes the current supply and rise/fall output
times for high-speed operation.
[20:19] == 11: Current supply increased
approximately 9%
[20:19] == 10: Current supply increased
approximately 4.5%
[20:19] == 01: Design default.
[20:19] == 00: Current supply decreased
approximately 4.5%
[22:21] == 11: Rise and fall times are increased.
[22:21] == 10: Design default.
[22:21] == 01: Rise and fall times are decreased.
[22:21] == 00: Rise and fall times are decreased
further as compared to the 01 setting. */
uint64_t tx_bs_enh : 1; /**< Transmit Bit Stuffing on [15:8].
Enables or disables bit stuffing on data[15:8]
when bit-stuffing is enabled. */
uint64_t tx_bs_en : 1; /**< Transmit Bit Stuffing on [7:0].
Enables or disables bit stuffing on data[7:0]
when bit-stuffing is enabled. */
uint64_t loop_enb : 1; /**< PHY Loopback Test Enable.
'1': During data transmission the receive is
enabled.
'0': During data transmission the receive is
disabled.
Must be '0' for normal operation. */
uint64_t vtest_enb : 1; /**< Analog Test Pin Enable.
'1' The PHY's analog_test pin is enabled for the
input and output of applicable analog test signals.
'0' THe analog_test pin is disabled. */
uint64_t bist_enb : 1; /**< Built-In Self Test Enable.
Used to activate BIST in the PHY. */
uint64_t tdata_sel : 1; /**< Test Data Out Select.
'1' test_data_out[3:0] (PHY) register contents
are output. '0' internaly generated signals are
output. */
uint64_t taddr_in : 4; /**< Mode Address for Test Interface.
Specifies the register address for writing to or
reading from the PHY test interface register. */
uint64_t tdata_in : 8; /**< Internal Testing Register Input Data and Select
This is a test bus. Data is present on [3:0],
and its corresponding select (enable) is present
on bits [7:4]. */
uint64_t ate_reset : 1; /**< Reset input from automatic test equipment.
This is a test signal. When the USB Core is
powered up (not in Susned Mode), an automatic
tester can use this to disable phy_clock and
free_clk, then re-eanable them with an aligned
phase.
'1': The phy_clk and free_clk outputs are
disabled. "0": The phy_clock and free_clk outputs
are available within a specific period after the
de-assertion. */
#else
uint64_t ate_reset : 1;
uint64_t tdata_in : 8;
uint64_t taddr_in : 4;
uint64_t tdata_sel : 1;
uint64_t bist_enb : 1;
uint64_t vtest_enb : 1;
uint64_t loop_enb : 1;
uint64_t tx_bs_en : 1;
uint64_t tx_bs_enh : 1;
uint64_t tuning : 4;
uint64_t hst_mode : 1;
uint64_t dm_pulld : 1;
uint64_t dp_pulld : 1;
uint64_t tclk : 1;
uint64_t usbp_bist : 1;
uint64_t usbc_end : 1;
uint64_t dma_bmode : 1;
uint64_t txpreemphasistune : 1;
uint64_t siddq : 1;
uint64_t tdata_out : 4;
uint64_t bist_err : 1;
uint64_t bist_done : 1;
uint64_t hsbist : 1;
uint64_t fsbist : 1;
uint64_t lsbist : 1;
uint64_t drvvbus : 1;
uint64_t portreset : 1;
uint64_t otgdisable : 1;
uint64_t otgtune : 3;
uint64_t compdistune : 3;
uint64_t sqrxtune : 3;
uint64_t txhsxvtune : 2;
uint64_t txfslstune : 4;
uint64_t txvreftune : 4;
uint64_t txrisetune : 1;
#endif
} s;
struct cvmx_usbnx_usbp_ctl_status_cn30xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_38_63 : 26;
uint64_t bist_done : 1; /**< PHY Bist Done.
Asserted at the end of the PHY BIST sequence. */
uint64_t bist_err : 1; /**< PHY Bist Error.
Indicates an internal error was detected during
the BIST sequence. */
uint64_t tdata_out : 4; /**< PHY Test Data Out.
Presents either internaly generated signals or
test register contents, based upon the value of
test_data_out_sel. */
uint64_t reserved_30_31 : 2;
uint64_t dma_bmode : 1; /**< When set to 1 the L2C DMA address will be updated
with byte-counts between packets. When set to 0
the L2C DMA address is incremented to the next
4-byte aligned address after adding byte-count. */
uint64_t usbc_end : 1; /**< Bigendian input to the USB Core. This should be
set to '0' for operation. */
uint64_t usbp_bist : 1; /**< PHY, This is cleared '0' to run BIST on the USBP. */
uint64_t tclk : 1; /**< PHY Test Clock, used to load TDATA_IN to the USBP. */
uint64_t dp_pulld : 1; /**< PHY DP_PULLDOWN input to the USB-PHY.
This signal enables the pull-down resistance on
the D+ line. '1' pull down-resistance is connected
to D+/ '0' pull down resistance is not connected
to D+. When an A/B device is acting as a host
(downstream-facing port), dp_pulldown and
dm_pulldown are enabled. This must not toggle
during normal opeartion. */
uint64_t dm_pulld : 1; /**< PHY DM_PULLDOWN input to the USB-PHY.
This signal enables the pull-down resistance on
the D- line. '1' pull down-resistance is connected
to D-. '0' pull down resistance is not connected
to D-. When an A/B device is acting as a host
(downstream-facing port), dp_pulldown and
dm_pulldown are enabled. This must not toggle
during normal opeartion. */
uint64_t hst_mode : 1; /**< When '0' the USB is acting as HOST, when '1'
USB is acting as device. This field needs to be
set while the USB is in reset. */
uint64_t tuning : 4; /**< Transmitter Tuning for High-Speed Operation.
Tunes the current supply and rise/fall output
times for high-speed operation.
[20:19] == 11: Current supply increased
approximately 9%
[20:19] == 10: Current supply increased
approximately 4.5%
[20:19] == 01: Design default.
[20:19] == 00: Current supply decreased
approximately 4.5%
[22:21] == 11: Rise and fall times are increased.
[22:21] == 10: Design default.
[22:21] == 01: Rise and fall times are decreased.
[22:21] == 00: Rise and fall times are decreased
further as compared to the 01 setting. */
uint64_t tx_bs_enh : 1; /**< Transmit Bit Stuffing on [15:8].
Enables or disables bit stuffing on data[15:8]
when bit-stuffing is enabled. */
uint64_t tx_bs_en : 1; /**< Transmit Bit Stuffing on [7:0].
Enables or disables bit stuffing on data[7:0]
when bit-stuffing is enabled. */
uint64_t loop_enb : 1; /**< PHY Loopback Test Enable.
'1': During data transmission the receive is
enabled.
'0': During data transmission the receive is
disabled.
Must be '0' for normal operation. */
uint64_t vtest_enb : 1; /**< Analog Test Pin Enable.
'1' The PHY's analog_test pin is enabled for the
input and output of applicable analog test signals.
'0' THe analog_test pin is disabled. */
uint64_t bist_enb : 1; /**< Built-In Self Test Enable.
Used to activate BIST in the PHY. */
uint64_t tdata_sel : 1; /**< Test Data Out Select.
'1' test_data_out[3:0] (PHY) register contents
are output. '0' internaly generated signals are
output. */
uint64_t taddr_in : 4; /**< Mode Address for Test Interface.
Specifies the register address for writing to or
reading from the PHY test interface register. */
uint64_t tdata_in : 8; /**< Internal Testing Register Input Data and Select
This is a test bus. Data is present on [3:0],
and its corresponding select (enable) is present
on bits [7:4]. */
uint64_t ate_reset : 1; /**< Reset input from automatic test equipment.
This is a test signal. When the USB Core is
powered up (not in Susned Mode), an automatic
tester can use this to disable phy_clock and
free_clk, then re-eanable them with an aligned
phase.
'1': The phy_clk and free_clk outputs are
disabled. "0": The phy_clock and free_clk outputs
are available within a specific period after the
de-assertion. */
#else
uint64_t ate_reset : 1;
uint64_t tdata_in : 8;
uint64_t taddr_in : 4;
uint64_t tdata_sel : 1;
uint64_t bist_enb : 1;
uint64_t vtest_enb : 1;
uint64_t loop_enb : 1;
uint64_t tx_bs_en : 1;
uint64_t tx_bs_enh : 1;
uint64_t tuning : 4;
uint64_t hst_mode : 1;
uint64_t dm_pulld : 1;
uint64_t dp_pulld : 1;
uint64_t tclk : 1;
uint64_t usbp_bist : 1;
uint64_t usbc_end : 1;
uint64_t dma_bmode : 1;
uint64_t reserved_30_31 : 2;
uint64_t tdata_out : 4;
uint64_t bist_err : 1;
uint64_t bist_done : 1;
uint64_t reserved_38_63 : 26;
#endif
} cn30xx;
struct cvmx_usbnx_usbp_ctl_status_cn30xx cn31xx;
struct cvmx_usbnx_usbp_ctl_status_cn50xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t txrisetune : 1; /**< HS Transmitter Rise/Fall Time Adjustment */
uint64_t txvreftune : 4; /**< HS DC Voltage Level Adjustment */
uint64_t txfslstune : 4; /**< FS/LS Source Impedence Adjustment */
uint64_t txhsxvtune : 2; /**< Transmitter High-Speed Crossover Adjustment */
uint64_t sqrxtune : 3; /**< Squelch Threshold Adjustment */
uint64_t compdistune : 3; /**< Disconnect Threshold Adjustment */
uint64_t otgtune : 3; /**< VBUS Valid Threshold Adjustment */
uint64_t otgdisable : 1; /**< OTG Block Disable */
uint64_t portreset : 1; /**< Per_Port Reset */
uint64_t drvvbus : 1; /**< Drive VBUS */
uint64_t lsbist : 1; /**< Low-Speed BIST Enable. */
uint64_t fsbist : 1; /**< Full-Speed BIST Enable. */
uint64_t hsbist : 1; /**< High-Speed BIST Enable. */
uint64_t bist_done : 1; /**< PHY Bist Done.
Asserted at the end of the PHY BIST sequence. */
uint64_t bist_err : 1; /**< PHY Bist Error.
Indicates an internal error was detected during
the BIST sequence. */
uint64_t tdata_out : 4; /**< PHY Test Data Out.
Presents either internaly generated signals or
test register contents, based upon the value of
test_data_out_sel. */
uint64_t reserved_31_31 : 1;
uint64_t txpreemphasistune : 1; /**< HS Transmitter Pre-Emphasis Enable */
uint64_t dma_bmode : 1; /**< When set to 1 the L2C DMA address will be updated
with byte-counts between packets. When set to 0
the L2C DMA address is incremented to the next
4-byte aligned address after adding byte-count. */
uint64_t usbc_end : 1; /**< Bigendian input to the USB Core. This should be
set to '0' for operation. */
uint64_t usbp_bist : 1; /**< PHY, This is cleared '0' to run BIST on the USBP. */
uint64_t tclk : 1; /**< PHY Test Clock, used to load TDATA_IN to the USBP. */
uint64_t dp_pulld : 1; /**< PHY DP_PULLDOWN input to the USB-PHY.
This signal enables the pull-down resistance on
the D+ line. '1' pull down-resistance is connected
to D+/ '0' pull down resistance is not connected
to D+. When an A/B device is acting as a host
(downstream-facing port), dp_pulldown and
dm_pulldown are enabled. This must not toggle
during normal opeartion. */
uint64_t dm_pulld : 1; /**< PHY DM_PULLDOWN input to the USB-PHY.
This signal enables the pull-down resistance on
the D- line. '1' pull down-resistance is connected
to D-. '0' pull down resistance is not connected
to D-. When an A/B device is acting as a host
(downstream-facing port), dp_pulldown and
dm_pulldown are enabled. This must not toggle
during normal opeartion. */
uint64_t hst_mode : 1; /**< When '0' the USB is acting as HOST, when '1'
USB is acting as device. This field needs to be
set while the USB is in reset. */
uint64_t reserved_19_22 : 4;
uint64_t tx_bs_enh : 1; /**< Transmit Bit Stuffing on [15:8].
Enables or disables bit stuffing on data[15:8]
when bit-stuffing is enabled. */
uint64_t tx_bs_en : 1; /**< Transmit Bit Stuffing on [7:0].
Enables or disables bit stuffing on data[7:0]
when bit-stuffing is enabled. */
uint64_t loop_enb : 1; /**< PHY Loopback Test Enable.
'1': During data transmission the receive is
enabled.
'0': During data transmission the receive is
disabled.
Must be '0' for normal operation. */
uint64_t vtest_enb : 1; /**< Analog Test Pin Enable.
'1' The PHY's analog_test pin is enabled for the
input and output of applicable analog test signals.
'0' THe analog_test pin is disabled. */
uint64_t bist_enb : 1; /**< Built-In Self Test Enable.
Used to activate BIST in the PHY. */
uint64_t tdata_sel : 1; /**< Test Data Out Select.
'1' test_data_out[3:0] (PHY) register contents
are output. '0' internaly generated signals are
output. */
uint64_t taddr_in : 4; /**< Mode Address for Test Interface.
Specifies the register address for writing to or
reading from the PHY test interface register. */
uint64_t tdata_in : 8; /**< Internal Testing Register Input Data and Select
This is a test bus. Data is present on [3:0],
and its corresponding select (enable) is present
on bits [7:4]. */
uint64_t ate_reset : 1; /**< Reset input from automatic test equipment.
This is a test signal. When the USB Core is
powered up (not in Susned Mode), an automatic
tester can use this to disable phy_clock and
free_clk, then re-eanable them with an aligned
phase.
'1': The phy_clk and free_clk outputs are
disabled. "0": The phy_clock and free_clk outputs
are available within a specific period after the
de-assertion. */
#else
uint64_t ate_reset : 1;
uint64_t tdata_in : 8;
uint64_t taddr_in : 4;
uint64_t tdata_sel : 1;
uint64_t bist_enb : 1;
uint64_t vtest_enb : 1;
uint64_t loop_enb : 1;
uint64_t tx_bs_en : 1;
uint64_t tx_bs_enh : 1;
uint64_t reserved_19_22 : 4;
uint64_t hst_mode : 1;
uint64_t dm_pulld : 1;
uint64_t dp_pulld : 1;
uint64_t tclk : 1;
uint64_t usbp_bist : 1;
uint64_t usbc_end : 1;
uint64_t dma_bmode : 1;
uint64_t txpreemphasistune : 1;
uint64_t reserved_31_31 : 1;
uint64_t tdata_out : 4;
uint64_t bist_err : 1;
uint64_t bist_done : 1;
uint64_t hsbist : 1;
uint64_t fsbist : 1;
uint64_t lsbist : 1;
uint64_t drvvbus : 1;
uint64_t portreset : 1;
uint64_t otgdisable : 1;
uint64_t otgtune : 3;
uint64_t compdistune : 3;
uint64_t sqrxtune : 3;
uint64_t txhsxvtune : 2;
uint64_t txfslstune : 4;
uint64_t txvreftune : 4;
uint64_t txrisetune : 1;
#endif
} cn50xx;
struct cvmx_usbnx_usbp_ctl_status_cn52xx
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t txrisetune : 1; /**< HS Transmitter Rise/Fall Time Adjustment */
uint64_t txvreftune : 4; /**< HS DC Voltage Level Adjustment */
uint64_t txfslstune : 4; /**< FS/LS Source Impedence Adjustment */
uint64_t txhsxvtune : 2; /**< Transmitter High-Speed Crossover Adjustment */
uint64_t sqrxtune : 3; /**< Squelch Threshold Adjustment */
uint64_t compdistune : 3; /**< Disconnect Threshold Adjustment */
uint64_t otgtune : 3; /**< VBUS Valid Threshold Adjustment */
uint64_t otgdisable : 1; /**< OTG Block Disable */
uint64_t portreset : 1; /**< Per_Port Reset */
uint64_t drvvbus : 1; /**< Drive VBUS */
uint64_t lsbist : 1; /**< Low-Speed BIST Enable. */
uint64_t fsbist : 1; /**< Full-Speed BIST Enable. */
uint64_t hsbist : 1; /**< High-Speed BIST Enable. */
uint64_t bist_done : 1; /**< PHY Bist Done.
Asserted at the end of the PHY BIST sequence. */
uint64_t bist_err : 1; /**< PHY Bist Error.
Indicates an internal error was detected during
the BIST sequence. */
uint64_t tdata_out : 4; /**< PHY Test Data Out.
Presents either internaly generated signals or
test register contents, based upon the value of
test_data_out_sel. */
uint64_t siddq : 1; /**< Drives the USBP (USB-PHY) SIDDQ input.
Normally should be set to zero.
When customers have no intent to use USB PHY
interface, they should:
- still provide 3.3V to USB_VDD33, and
- tie USB_REXT to 3.3V supply, and
- set USBN*_USBP_CTL_STATUS[SIDDQ]=1 */
uint64_t txpreemphasistune : 1; /**< HS Transmitter Pre-Emphasis Enable */
uint64_t dma_bmode : 1; /**< When set to 1 the L2C DMA address will be updated
with byte-counts between packets. When set to 0
the L2C DMA address is incremented to the next
4-byte aligned address after adding byte-count. */
uint64_t usbc_end : 1; /**< Bigendian input to the USB Core. This should be
set to '0' for operation. */
uint64_t usbp_bist : 1; /**< PHY, This is cleared '0' to run BIST on the USBP. */
uint64_t tclk : 1; /**< PHY Test Clock, used to load TDATA_IN to the USBP. */
uint64_t dp_pulld : 1; /**< PHY DP_PULLDOWN input to the USB-PHY.
This signal enables the pull-down resistance on
the D+ line. '1' pull down-resistance is connected
to D+/ '0' pull down resistance is not connected
to D+. When an A/B device is acting as a host
(downstream-facing port), dp_pulldown and
dm_pulldown are enabled. This must not toggle
during normal opeartion. */
uint64_t dm_pulld : 1; /**< PHY DM_PULLDOWN input to the USB-PHY.
This signal enables the pull-down resistance on
the D- line. '1' pull down-resistance is connected
to D-. '0' pull down resistance is not connected
to D-. When an A/B device is acting as a host
(downstream-facing port), dp_pulldown and
dm_pulldown are enabled. This must not toggle
during normal opeartion. */
uint64_t hst_mode : 1; /**< When '0' the USB is acting as HOST, when '1'
USB is acting as device. This field needs to be
set while the USB is in reset. */
uint64_t reserved_19_22 : 4;
uint64_t tx_bs_enh : 1; /**< Transmit Bit Stuffing on [15:8].
Enables or disables bit stuffing on data[15:8]
when bit-stuffing is enabled. */
uint64_t tx_bs_en : 1; /**< Transmit Bit Stuffing on [7:0].
Enables or disables bit stuffing on data[7:0]
when bit-stuffing is enabled. */
uint64_t loop_enb : 1; /**< PHY Loopback Test Enable.
'1': During data transmission the receive is
enabled.
'0': During data transmission the receive is
disabled.
Must be '0' for normal operation. */
uint64_t vtest_enb : 1; /**< Analog Test Pin Enable.
'1' The PHY's analog_test pin is enabled for the
input and output of applicable analog test signals.
'0' THe analog_test pin is disabled. */
uint64_t bist_enb : 1; /**< Built-In Self Test Enable.
Used to activate BIST in the PHY. */
uint64_t tdata_sel : 1; /**< Test Data Out Select.
'1' test_data_out[3:0] (PHY) register contents
are output. '0' internaly generated signals are
output. */
uint64_t taddr_in : 4; /**< Mode Address for Test Interface.
Specifies the register address for writing to or
reading from the PHY test interface register. */
uint64_t tdata_in : 8; /**< Internal Testing Register Input Data and Select
This is a test bus. Data is present on [3:0],
and its corresponding select (enable) is present
on bits [7:4]. */
uint64_t ate_reset : 1; /**< Reset input from automatic test equipment.
This is a test signal. When the USB Core is
powered up (not in Susned Mode), an automatic
tester can use this to disable phy_clock and
free_clk, then re-eanable them with an aligned
phase.
'1': The phy_clk and free_clk outputs are
disabled. "0": The phy_clock and free_clk outputs
are available within a specific period after the
de-assertion. */
#else
uint64_t ate_reset : 1;
uint64_t tdata_in : 8;
uint64_t taddr_in : 4;
uint64_t tdata_sel : 1;
uint64_t bist_enb : 1;
uint64_t vtest_enb : 1;
uint64_t loop_enb : 1;
uint64_t tx_bs_en : 1;
uint64_t tx_bs_enh : 1;
uint64_t reserved_19_22 : 4;
uint64_t hst_mode : 1;
uint64_t dm_pulld : 1;
uint64_t dp_pulld : 1;
uint64_t tclk : 1;
uint64_t usbp_bist : 1;
uint64_t usbc_end : 1;
uint64_t dma_bmode : 1;
uint64_t txpreemphasistune : 1;
uint64_t siddq : 1;
uint64_t tdata_out : 4;
uint64_t bist_err : 1;
uint64_t bist_done : 1;
uint64_t hsbist : 1;
uint64_t fsbist : 1;
uint64_t lsbist : 1;
uint64_t drvvbus : 1;
uint64_t portreset : 1;
uint64_t otgdisable : 1;
uint64_t otgtune : 3;
uint64_t compdistune : 3;
uint64_t sqrxtune : 3;
uint64_t txhsxvtune : 2;
uint64_t txfslstune : 4;
uint64_t txvreftune : 4;
uint64_t txrisetune : 1;
#endif
} cn52xx;
struct cvmx_usbnx_usbp_ctl_status_cn50xx cn52xxp1;
struct cvmx_usbnx_usbp_ctl_status_cn52xx cn56xx;
struct cvmx_usbnx_usbp_ctl_status_cn50xx cn56xxp1;
} cvmx_usbnx_usbp_ctl_status_t;
/**
* cvmx_zip_cmd_bist_result
*
* Notes:
* Access to the internal BiST results
* Each bit is the BiST result of an individual memory (per bit, 0=pass and 1=fail).
*/
typedef union
{
uint64_t u64;
struct cvmx_zip_cmd_bist_result_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_31_63 : 33;
uint64_t zip_core : 27; /**< BiST result of the ZIP_CORE memories */
uint64_t zip_ctl : 4; /**< BiST result of the ZIP_CTL memories */
#else
uint64_t zip_ctl : 4;
uint64_t zip_core : 27;
uint64_t reserved_31_63 : 33;
#endif
} s;
struct cvmx_zip_cmd_bist_result_s cn31xx;
struct cvmx_zip_cmd_bist_result_s cn38xx;
struct cvmx_zip_cmd_bist_result_s cn38xxp2;
struct cvmx_zip_cmd_bist_result_s cn56xx;
struct cvmx_zip_cmd_bist_result_s cn56xxp1;
struct cvmx_zip_cmd_bist_result_s cn58xx;
struct cvmx_zip_cmd_bist_result_s cn58xxp1;
} cvmx_zip_cmd_bist_result_t;
/**
* cvmx_zip_cmd_buf
*
* Notes:
* Sets the command buffer parameters
* The size of the command buffer segments is measured in uint64s. The pool specifies (1 of 8 free
* lists to be used when freeing command buffer segments. The PTR field is overwritten with the next
* pointer each time that the command buffer segment is exhausted.
* When quiescent (i.e. outstanding doorbell count is 0), it is safe to rewrite
* this register to effectively reset the command buffer state machine. New commands will then be
* read from the newly specified command buffer pointer.
*/
typedef union
{
uint64_t u64;
struct cvmx_zip_cmd_buf_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_58_63 : 6;
uint64_t dwb : 9; /**< Number of DontWriteBacks */
uint64_t pool : 3; /**< Free list used to free command buffer segments */
uint64_t size : 13; /**< Number of uint64s per command buffer segment */
uint64_t ptr : 33; /**< Initial command buffer pointer[39:7] (128B-aligned) */
#else
uint64_t ptr : 33;
uint64_t size : 13;
uint64_t pool : 3;
uint64_t dwb : 9;
uint64_t reserved_58_63 : 6;
#endif
} s;
struct cvmx_zip_cmd_buf_s cn31xx;
struct cvmx_zip_cmd_buf_s cn38xx;
struct cvmx_zip_cmd_buf_s cn38xxp2;
struct cvmx_zip_cmd_buf_s cn56xx;
struct cvmx_zip_cmd_buf_s cn56xxp1;
struct cvmx_zip_cmd_buf_s cn58xx;
struct cvmx_zip_cmd_buf_s cn58xxp1;
} cvmx_zip_cmd_buf_t;
/**
* cvmx_zip_cmd_ctl
*/
typedef union
{
uint64_t u64;
struct cvmx_zip_cmd_ctl_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_2_63 : 62;
uint64_t forceclk : 1; /**< Force zip_ctl__clock_on_b == 1 when set */
uint64_t reset : 1; /**< Reset oneshot pulse for zip core */
#else
uint64_t reset : 1;
uint64_t forceclk : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
struct cvmx_zip_cmd_ctl_s cn31xx;
struct cvmx_zip_cmd_ctl_s cn38xx;
struct cvmx_zip_cmd_ctl_s cn38xxp2;
struct cvmx_zip_cmd_ctl_s cn56xx;
struct cvmx_zip_cmd_ctl_s cn56xxp1;
struct cvmx_zip_cmd_ctl_s cn58xx;
struct cvmx_zip_cmd_ctl_s cn58xxp1;
} cvmx_zip_cmd_ctl_t;
/**
* cvmx_zip_constants
*
* Notes:
* Note that this CSR is present only in chip revisions beginning with pass2.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_zip_constants_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_48_63 : 16;
uint64_t depth : 16; /**< Maximum search depth for compression */
uint64_t onfsize : 12; /**< Output near full threshhold in bytes */
uint64_t ctxsize : 12; /**< Context size in bytes */
uint64_t reserved_1_7 : 7;
uint64_t disabled : 1; /**< 1=zip unit isdisabled, 0=zip unit not disabled */
#else
uint64_t disabled : 1;
uint64_t reserved_1_7 : 7;
uint64_t ctxsize : 12;
uint64_t onfsize : 12;
uint64_t depth : 16;
uint64_t reserved_48_63 : 16;
#endif
} s;
struct cvmx_zip_constants_s cn31xx;
struct cvmx_zip_constants_s cn38xx;
struct cvmx_zip_constants_s cn38xxp2;
struct cvmx_zip_constants_s cn56xx;
struct cvmx_zip_constants_s cn56xxp1;
struct cvmx_zip_constants_s cn58xx;
struct cvmx_zip_constants_s cn58xxp1;
} cvmx_zip_constants_t;
/**
* cvmx_zip_debug0
*
* Notes:
* Note that this CSR is present only in chip revisions beginning with pass2.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_zip_debug0_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_14_63 : 50;
uint64_t asserts : 14; /**< FIFO assertion checks */
#else
uint64_t asserts : 14;
uint64_t reserved_14_63 : 50;
#endif
} s;
struct cvmx_zip_debug0_s cn31xx;
struct cvmx_zip_debug0_s cn38xx;
struct cvmx_zip_debug0_s cn38xxp2;
struct cvmx_zip_debug0_s cn56xx;
struct cvmx_zip_debug0_s cn56xxp1;
struct cvmx_zip_debug0_s cn58xx;
struct cvmx_zip_debug0_s cn58xxp1;
} cvmx_zip_debug0_t;
/**
* cvmx_zip_error
*
* Notes:
* Note that this CSR is present only in chip revisions beginning with pass2.
*
*/
typedef union
{
uint64_t u64;
struct cvmx_zip_error_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t doorbell : 1; /**< A doorbell count has overflowed */
#else
uint64_t doorbell : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_zip_error_s cn31xx;
struct cvmx_zip_error_s cn38xx;
struct cvmx_zip_error_s cn38xxp2;
struct cvmx_zip_error_s cn56xx;
struct cvmx_zip_error_s cn56xxp1;
struct cvmx_zip_error_s cn58xx;
struct cvmx_zip_error_s cn58xxp1;
} cvmx_zip_error_t;
/**
* cvmx_zip_int_mask
*
* Notes:
* Note that this CSR is present only in chip revisions beginning with pass2.
* When a mask bit is set, the corresponding interrupt is enabled.
*/
typedef union
{
uint64_t u64;
struct cvmx_zip_int_mask_s
{
#if __BYTE_ORDER == __BIG_ENDIAN
uint64_t reserved_1_63 : 63;
uint64_t doorbell : 1; /**< Bit mask corresponding to PKO_REG_ERROR[1] above */
#else
uint64_t doorbell : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
struct cvmx_zip_int_mask_s cn31xx;
struct cvmx_zip_int_mask_s cn38xx;
struct cvmx_zip_int_mask_s cn38xxp2;
struct cvmx_zip_int_mask_s cn56xx;
struct cvmx_zip_int_mask_s cn56xxp1;
struct cvmx_zip_int_mask_s cn58xx;
struct cvmx_zip_int_mask_s cn58xxp1;
} cvmx_zip_int_mask_t;
#endif /* __CVMX_CSR_TYPEDEFS_H__ */
|