1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
|
/*-
* Copyright (c) 2012, 2013 The FreeBSD Foundation
* All rights reserved.
*
* This software was developed by Oleksandr Rybalko under sponsorship
* from the FreeBSD Foundation.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#include <sys/cdefs.h>
__FBSDID("$FreeBSD$");
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/bus.h>
#include <sys/kernel.h>
#include <sys/ktr.h>
#include <sys/module.h>
#include <sys/rman.h>
#include <sys/pcpu.h>
#include <sys/proc.h>
#include <sys/cpuset.h>
#include <sys/lock.h>
#include <sys/mutex.h>
#include <machine/bus.h>
#include <machine/intr.h>
#include <dev/fdt/fdt_common.h>
#include <dev/ofw/openfirm.h>
#include <dev/ofw/ofw_bus.h>
#include <dev/ofw/ofw_bus_subr.h>
#include <arm/freescale/imx/imx51_tzicreg.h>
struct tzic_softc {
struct resource * tzic_res[3];
bus_space_tag_t tzic_bst;
bus_space_handle_t tzic_bsh;
uint8_t ver;
};
static struct resource_spec tzic_spec[] = {
{ SYS_RES_MEMORY, 0, RF_ACTIVE },
{ -1, 0 }
};
static struct tzic_softc *tzic_sc = NULL;
#define tzic_read_4(reg) \
bus_space_read_4(tzic_sc->tzic_bst, tzic_sc->tzic_bsh, reg)
#define tzic_write_4(reg, val) \
bus_space_write_4(tzic_sc->tzic_bst, tzic_sc->tzic_bsh, reg, val)
static void tzic_post_filter(void *);
static int
tzic_probe(device_t dev)
{
if (!ofw_bus_status_okay(dev))
return (ENXIO);
if (ofw_bus_is_compatible(dev, "fsl,tzic")) {
device_set_desc(dev, "TrustZone Interrupt Controller");
return (BUS_PROBE_DEFAULT);
}
return (ENXIO);
}
static int
tzic_attach(device_t dev)
{
struct tzic_softc *sc = device_get_softc(dev);
int i;
uint32_t reg;
if (tzic_sc)
return (ENXIO);
if (bus_alloc_resources(dev, tzic_spec, sc->tzic_res)) {
device_printf(dev, "could not allocate resources\n");
return (ENXIO);
}
arm_post_filter = tzic_post_filter;
/* Distributor Interface */
sc->tzic_bst = rman_get_bustag(sc->tzic_res[0]);
sc->tzic_bsh = rman_get_bushandle(sc->tzic_res[0]);
tzic_sc = sc;
reg = tzic_read_4(TZIC_INTCNTL);
tzic_write_4(TZIC_INTCNTL, INTCNTL_NSEN_MASK|INTCNTL_NSEN|INTCNTL_EN);
reg = tzic_read_4(TZIC_INTCNTL);
tzic_write_4(TZIC_PRIOMASK, 0x1f);
reg = tzic_read_4(TZIC_PRIOMASK);
tzic_write_4(TZIC_SYNCCTRL, 0x02);
reg = tzic_read_4(TZIC_SYNCCTRL);
/* route all interrupts to IRQ. secure interrupts are for FIQ */
for (i = 0; i < 4; i++)
tzic_write_4(TZIC_INTSEC(i), 0xffffffff);
/* disable all interrupts */
for (i = 0; i < 4; i++)
tzic_write_4(TZIC_ENCLEAR(i), 0xffffffff);
return (0);
}
static device_method_t tzic_methods[] = {
DEVMETHOD(device_probe, tzic_probe),
DEVMETHOD(device_attach, tzic_attach),
{ 0, 0 }
};
static driver_t tzic_driver = {
"tzic",
tzic_methods,
sizeof(struct tzic_softc),
};
static devclass_t tzic_devclass;
/*
* Memory space of controller located outside of device range, so let him to
* attach not only to simplebus, but nexus also.
*/
EARLY_DRIVER_MODULE(tzic, nexus, tzic_driver, tzic_devclass, 0, 0,
BUS_PASS_INTERRUPT);
EARLY_DRIVER_MODULE(tzic, simplebus, tzic_driver, tzic_devclass, 0, 0,
BUS_PASS_INTERRUPT);
static void
tzic_post_filter(void *arg)
{
}
int
arm_get_next_irq(int last_irq)
{
uint32_t pending;
int i, b;
for (i = 0; i < 4; i++) {
pending = tzic_read_4(TZIC_PND(i));
for (b = 0; pending != 0 && b < 32; b++)
if (pending & (1 << b)) {
return (i * 32 + b);
}
}
return (-1);
}
void
arm_mask_irq(uintptr_t nb)
{
tzic_write_4(TZIC_ENCLEAR(nb / 32), (1UL <<(nb % 32)));
}
void
arm_unmask_irq(uintptr_t nb)
{
tzic_write_4(TZIC_ENSET(nb / 32), (1UL <<(nb % 32)));
}
|
