1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
|
/*-
* Copyright (c) 1998 Doug Rabson
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD$
*/
#include <sys/param.h>
#include <sys/mman.h>
#include <sys/fcntl.h>
#include <sys/sysctl.h>
#include <err.h>
#include <machine/swiz.h>
#include <machine/sysarch.h>
#include <stdlib.h>
#include "io.h"
#define mb() __asm__ __volatile__("mb" : : : "memory")
#define wmb() __asm__ __volatile__("wmb" : : : "memory")
static int mem_fd; /* file descriptor to /dev/mem */
static void *swiz_ports; /* mapped io ports */
static u_int64_t swiz_io_base; /* physical address of ports */
static u_int64_t swiz_mem_base; /* physical address of sparse mem */
static u_int64_t swiz_dense_base; /* physical address of dense mem */
static u_int64_t swiz_hae_mask; /* mask address bits for hae */
static u_int32_t swiz_hae; /* cache of current hae */
static void
swiz_init()
{
size_t len = sizeof(u_int64_t);
int error;
mem_fd = open("/dev/mem", O_RDWR);
if (mem_fd < 0)
err(1, "/dev/mem");
swiz_ports = mmap(0, 1L<<32, PROT_READ, MAP_ANON, -1, 0);
if ((error = sysctlbyname("hw.chipset.ports", &swiz_io_base, &len,
0, 0)) < 0)
err(1, "hw.chipset.ports");
if ((error = sysctlbyname("hw.chipset.memory", &swiz_mem_base, &len,
0, 0)) < 0)
err(1, "hw.chipset.memory");
if ((error = sysctlbyname("hw.chipset.dense", &swiz_dense_base, &len,
0, 0)) < 0)
err(1, "hw.chipset.memory");
if ((error = sysctlbyname("hw.chipset.hae_mask", &swiz_hae_mask, &len,
0, 0)) < 0)
err(1, "hw.chipset.memory");
}
static int
swiz_ioperm(u_int32_t from, u_int32_t num, int on)
{
u_int64_t start, end;
void *addr;
if (!swiz_ports)
swiz_init();
if (!on)
return -1; /* XXX can't unmap yet */
start = trunc_page(from << 5);
end = round_page((from + num) << 5);
addr = swiz_ports + start;
munmap(addr, end - start);
mmap(addr, end - start, PROT_READ|PROT_WRITE, MAP_SHARED,
mem_fd, swiz_io_base + start);
return 0;
}
static u_int8_t
swiz_inb(u_int32_t port)
{
mb();
return SPARSE_READ_BYTE(swiz_ports, port);
}
static u_int16_t
swiz_inw(u_int32_t port)
{
mb();
return SPARSE_READ_WORD(swiz_ports, port);
}
static u_int32_t
swiz_inl(u_int32_t port)
{
mb();
return SPARSE_READ_LONG(swiz_ports, port);
}
static void
swiz_outb(u_int32_t port, u_int8_t val)
{
SPARSE_WRITE_BYTE(swiz_ports, port, val);
wmb();
}
static void
swiz_outw(u_int32_t port, u_int16_t val)
{
SPARSE_WRITE_WORD(swiz_ports, port, val);
wmb();
}
static void
swiz_outl(u_int32_t port, u_int32_t val)
{
SPARSE_WRITE_LONG(swiz_ports, port, val);
wmb();
}
struct swiz_mem_handle {
u_int32_t phys; /* address in PCI address-space */
void *virt; /* address in user address-space */
u_int32_t size; /* size of mapped region */
};
static void *
swiz_map_memory(u_int32_t address, u_int32_t size)
{
struct swiz_mem_handle *h;
h = malloc(sizeof(struct swiz_mem_handle));
if (!h) return 0;
h->phys = address;
h->virt = mmap(0, size << 5, PROT_READ|PROT_WRITE, MAP_SHARED,
mem_fd,
swiz_mem_base + ((address & ~swiz_hae_mask) << 5));
if ((long) h->virt == -1) {
free(h);
return 0;
}
h->size = size << 5;
return h;
}
static void
swiz_unmap_memory(void *handle, u_int32_t size)
{
struct swiz_mem_handle *h = handle;
munmap(h->virt, h->size);
free(h);
}
static void
swiz_sethae(vm_offset_t phys)
{
u_int32_t hae = phys & swiz_hae_mask;
if (hae != swiz_hae) {
alpha_sethae(hae);
swiz_hae = hae;
}
}
static u_int8_t
swiz_readb(void *handle, u_int32_t offset)
{
struct swiz_mem_handle *h = handle;
swiz_sethae(h->phys + offset);
return SPARSE_READ_BYTE(h->virt, offset);
}
static u_int16_t
swiz_readw(void *handle, u_int32_t offset)
{
struct swiz_mem_handle *h = handle;
swiz_sethae(h->phys + offset);
return SPARSE_READ_WORD(h->virt, offset);
}
static u_int32_t
swiz_readl(void *handle, u_int32_t offset)
{
struct swiz_mem_handle *h = handle;
swiz_sethae(h->phys + offset);
return SPARSE_READ_LONG(h->virt, offset);
}
static void
swiz_writeb(void *handle, u_int32_t offset, u_int8_t val)
{
struct swiz_mem_handle *h = handle;
swiz_sethae(h->phys + offset);
SPARSE_WRITE_BYTE(h->virt, offset, val);
}
static void
swiz_writew(void *handle, u_int32_t offset, u_int16_t val)
{
struct swiz_mem_handle *h = handle;
swiz_sethae(h->phys + offset);
SPARSE_WRITE_WORD(h->virt, offset, val);
}
static void
swiz_writel(void *handle, u_int32_t offset, u_int32_t val)
{
struct swiz_mem_handle *h = handle;
swiz_sethae(h->phys + offset);
SPARSE_WRITE_LONG(h->virt, offset, val);
}
struct io_ops swiz_io_ops = {
swiz_ioperm,
swiz_inb,
swiz_inw,
swiz_inl,
swiz_outb,
swiz_outw,
swiz_outl,
swiz_map_memory,
swiz_unmap_memory,
swiz_readb,
swiz_readw,
swiz_readl,
swiz_writeb,
swiz_writew,
swiz_writel,
};
|