1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
|
/*-
* Copyright (c) 1998 Doug Rabson
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $Id: bwx.c,v 1.1 1998/12/12 18:05:06 dfr Exp $
*/
#include <sys/param.h>
#include <sys/mman.h>
#include <sys/fcntl.h>
#include <sys/sysctl.h>
#include <err.h>
#include <machine/bwx.h>
#include <machine/sysarch.h>
#include <stdlib.h>
#include "io.h"
#define mb() __asm__ __volatile__("mb" : : : "memory")
#define wmb() __asm__ __volatile__("wmb" : : : "memory")
static int mem_fd; /* file descriptor to /dev/mem */
static void *bwx_int1_ports; /* mapped int1 io ports */
static void *bwx_int2_ports; /* mapped int2 io ports */
static void *bwx_int4_ports; /* mapped int4 io ports */
static u_int64_t bwx_io_base; /* physical address of ports */
static u_int64_t bwx_mem_base; /* physical address of bwx mem */
static void
bwx_init()
{
size_t len = sizeof(u_int64_t);
int error;
mem_fd = open("/dev/mem", O_RDWR);
if (mem_fd < 0)
err(1, "/dev/mem");
bwx_int1_ports = mmap(0, 1L<<32, PROT_READ, MAP_ANON, -1, 0);
bwx_int2_ports = mmap(0, 1L<<32, PROT_READ, MAP_ANON, -1, 0);
bwx_int4_ports = mmap(0, 1L<<32, PROT_READ, MAP_ANON, -1, 0);
if ((error = sysctlbyname("hw.chipset.ports", &bwx_io_base, &len,
0, 0)) < 0)
err(1, "hw.chipset.ports");
if ((error = sysctlbyname("hw.chipset.memory", &bwx_mem_base, &len,
0, 0)) < 0)
err(1, "hw.chipset.memory");
}
static int
bwx_ioperm(u_int32_t from, u_int32_t num, int on)
{
u_int32_t start, end;
if (!bwx_int1_ports)
bwx_init();
if (!on)
return -1; /* XXX can't unmap yet */
start = trunc_page(from);
end = round_page(from + num);
munmap(bwx_int1_ports + start, end-start);
munmap(bwx_int2_ports + start, end-start);
munmap(bwx_int4_ports + start, end-start);
mmap(bwx_int1_ports + start, end-start, PROT_READ|PROT_WRITE, MAP_SHARED,
mem_fd, bwx_io_base + BWX_EV56_INT1 + start);
mmap(bwx_int2_ports + start, end-start, PROT_READ|PROT_WRITE, MAP_SHARED,
mem_fd, bwx_io_base + BWX_EV56_INT2 + start);
mmap(bwx_int4_ports + start, end-start, PROT_READ|PROT_WRITE, MAP_SHARED,
mem_fd, bwx_io_base + BWX_EV56_INT4 + start);
return 0;
}
static u_int8_t
bwx_inb(u_int32_t port)
{
mb();
return ldbu((vm_offset_t)bwx_int1_ports + port);
}
static u_int16_t
bwx_inw(u_int32_t port)
{
mb();
return ldwu((vm_offset_t)bwx_int2_ports + port);
}
static u_int32_t
bwx_inl(u_int32_t port)
{
mb();
return ldl((vm_offset_t)bwx_int4_ports + port);
}
static void
bwx_outb(u_int32_t port, u_int8_t val)
{
stb((vm_offset_t)bwx_int1_ports + port, val);
wmb();
}
static void
bwx_outw(u_int32_t port, u_int16_t val)
{
stw((vm_offset_t)bwx_int2_ports + port, val);
wmb();
}
static void
bwx_outl(u_int32_t port, u_int32_t val)
{
stl((vm_offset_t)bwx_int4_ports + port, val);
wmb();
}
struct bwx_mem_handle {
void *virt1; /* int1 address in user address-space */
void *virt2; /* int2 address in user address-space */
void *virt4; /* int4 address in user address-space */
};
static void *
bwx_map_memory(u_int32_t address, u_int32_t size)
{
struct bwx_mem_handle *h;
h = malloc(sizeof(struct bwx_mem_handle));
if (!h) return 0;
h->virt1 = mmap(0, size << 5, PROT_READ|PROT_WRITE, MAP_SHARED,
mem_fd, bwx_mem_base + BWX_EV56_INT1 + address);
if ((long) h->virt1 == -1) {
free(h);
return 0;
}
h->virt2 = mmap(0, size << 5, PROT_READ|PROT_WRITE, MAP_SHARED,
mem_fd, bwx_mem_base + BWX_EV56_INT2 + address);
if ((long) h->virt2 == -1) {
munmap(h->virt1, size);
free(h);
return 0;
}
h->virt4 = mmap(0, size << 5, PROT_READ|PROT_WRITE, MAP_SHARED,
mem_fd, bwx_mem_base + BWX_EV56_INT4 + address);
if ((long) h->virt4 == -1) {
munmap(h->virt1, size);
munmap(h->virt2, size);
free(h);
return 0;
}
return h;
}
static void
bwx_unmap_memory(void *handle, u_int32_t size)
{
struct bwx_mem_handle *h = handle;
munmap(h->virt1, size);
munmap(h->virt2, size);
munmap(h->virt4, size);
free(h);
}
static u_int8_t
bwx_readb(void *handle, u_int32_t offset)
{
struct bwx_mem_handle *h = handle;
return ldbu((vm_offset_t)h->virt1 + offset);
}
static u_int16_t
bwx_readw(void *handle, u_int32_t offset)
{
struct bwx_mem_handle *h = handle;
return ldwu((vm_offset_t)h->virt2 + offset);
}
static u_int32_t
bwx_readl(void *handle, u_int32_t offset)
{
struct bwx_mem_handle *h = handle;
return ldl((vm_offset_t)h->virt4 + offset);
}
static void
bwx_writeb(void *handle, u_int32_t offset, u_int8_t val)
{
struct bwx_mem_handle *h = handle;
stb((vm_offset_t)h->virt1 + offset, val);
}
static void
bwx_writew(void *handle, u_int32_t offset, u_int16_t val)
{
struct bwx_mem_handle *h = handle;
stw((vm_offset_t)h->virt2 + offset, val);
}
static void
bwx_writel(void *handle, u_int32_t offset, u_int32_t val)
{
struct bwx_mem_handle *h = handle;
stl((vm_offset_t)h->virt4 + offset, val);
}
struct io_ops bwx_io_ops = {
bwx_ioperm,
bwx_inb,
bwx_inw,
bwx_inl,
bwx_outb,
bwx_outw,
bwx_outl,
bwx_map_memory,
bwx_unmap_memory,
bwx_readb,
bwx_readw,
bwx_readl,
bwx_writeb,
bwx_writew,
bwx_writel,
};
|
