summaryrefslogtreecommitdiffstats
path: root/lib/libc/arm/aeabi/aeabi_asm_double.S
blob: ab443629a25082ede58cf02ab100c80ad7a6bd0a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
/*
 * Copyright (C) 2014 Andrew Turner
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 */

#include <machine/asm.h>
__FBSDID("$FreeBSD$");

#define	PCR_Z	(1 << 30)
#define	PCR_C	(1 << 29)

/*
 * These functions return the result in the CPSR register.
 *
 * For __aeabi_cdcmple:
 *      Z C
 *   LT 0 0
 *   EQ 1 1
 * else 0 1
 *
 * __aeabi_cdrcmple is the same as __aeabi_cdcmple, however the arguments
 * have been swapped.
 */
ENTRY(__aeabi_cdcmple)
	push	{r4, r5, r6, r7, ip, lr}

	/* Backup the input registers */
	mov	r4, r0
	mov	r5, r1
	mov	r6, r2
	mov	r7, r3
	/* Is it less than? */
	bl	__aeabi_dcmplt
	cmp	r0, #1
	bne	1f
	/* Yes, clear Z and C */
	msr	cpsr_c, #(0)
	b	99f

1:
	/* Restore the input regsters for the next function call */
	mov	r0, r4
	mov	r1, r5
	mov	r2, r6
	mov	r3, r7
	/* Is it equal? */
	bl	__aeabi_dcmpeq
	cmp	r0, #1
	bne	2f
	/* Yes, set Z and C */
	msr	cpsr_c, #(PCR_Z | PCR_C)
	b 99f

2:
	/* Not less than or equal, set C and clear Z */
	msr	cpsr_c, #(PCR_C)

99:
	pop	{r4, r5, r6, r7, ip, pc}
END(__aeabi_cdcmple)

ENTRY(__aeabi_cdrcmple)
	/* Swap the first half of the arguments */
	mov	ip, r0
	mov	r0, r2
	mov	r2, ip

	/* And the second half */
	mov	ip, r1
	mov	r1, r3
	mov	r3, ip

	b	__aeabi_cdcmple
END(__aeabi_cdrcmple)

/*
 * This is just like __aeabi_cdcmple except it will not throw an exception
 * in the presence of a quiet NaN. If either argument is a signalling NaN we
 * will still signal.
 */
ENTRY(__aeabi_cdcmpeq)
	/* Check if we can call __aeabi_cfcmple safely */
	push	{r0, r1, r2, r3, r4, lr}
	bl	__aeabi_cdcmpeq_helper
	cmp	r0, #1
	pop	{r0, r1, r2, r3, r4, lr}
	beq	1f

	bl	__aeabi_cdcmple
	RET

1:
	msr	cpsr_c, #(PCR_C)
	RET
END(__aeabi_cdcmpeq)
OpenPOWER on IntegriCloud