summaryrefslogtreecommitdiffstats
path: root/lib/clang/libllvmaarch64codegen/Makefile
blob: db0023f991c29b691fedf641cb924130ecb8e676 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
# $FreeBSD$

.include <bsd.own.mk>

LIB=	llvmaarch64codegen

SRCDIR=	lib/Target/AArch64
SRCS=	AArch64A53Fix835769.cpp \
	AArch64A57FPLoadBalancing.cpp \
	AArch64AddressTypePromotion.cpp \
	AArch64AdvSIMDScalarPass.cpp \
	AArch64AsmPrinter.cpp \
	AArch64BranchRelaxation.cpp \
	AArch64CleanupLocalDynamicTLSPass.cpp \
	AArch64CollectLOH.cpp \
	AArch64ConditionOptimizer.cpp \
	AArch64ConditionalCompares.cpp \
	AArch64DeadRegisterDefinitionsPass.cpp \
	AArch64ExpandPseudoInsts.cpp \
	AArch64FastISel.cpp \
	AArch64FrameLowering.cpp \
	AArch64ISelDAGToDAG.cpp \
	AArch64ISelLowering.cpp \
	AArch64InstrInfo.cpp \
	AArch64LoadStoreOptimizer.cpp \
	AArch64MCInstLower.cpp \
	AArch64PBQPRegAlloc.cpp \
	AArch64PromoteConstant.cpp \
	AArch64RegisterInfo.cpp \
	AArch64SelectionDAGInfo.cpp \
	AArch64StorePairSuppress.cpp \
	AArch64Subtarget.cpp \
	AArch64TargetMachine.cpp \
	AArch64TargetObjectFile.cpp \
	AArch64TargetTransformInfo.cpp

TGHDRS=	AArch64GenCallingConv \
	AArch64GenDAGISel \
	AArch64GenFastISel \
	AArch64GenInstrInfo \
	AArch64GenMCPseudoLowering \
	AArch64GenRegisterInfo \
	AArch64GenSubtargetInfo \
	Intrinsics

.include "../clang.lib.mk"
OpenPOWER on IntegriCloud