1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101
9102
9103
9104
9105
9106
9107
9108
9109
9110
9111
9112
9113
9114
9115
9116
9117
9118
9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138
9139
9140
9141
9142
9143
9144
9145
9146
9147
9148
9149
9150
9151
9152
9153
9154
9155
9156
9157
9158
9159
9160
9161
9162
9163
9164
9165
9166
9167
9168
9169
9170
9171
9172
9173
9174
9175
9176
9177
9178
9179
9180
9181
9182
9183
9184
9185
9186
9187
9188
9189
9190
9191
9192
9193
9194
9195
9196
9197
9198
9199
9200
9201
9202
9203
9204
9205
9206
9207
9208
9209
9210
9211
9212
9213
9214
9215
9216
9217
9218
9219
9220
9221
9222
9223
9224
9225
9226
9227
9228
9229
9230
9231
9232
9233
9234
9235
9236
9237
9238
9239
9240
9241
9242
9243
9244
9245
9246
9247
9248
9249
9250
9251
9252
9253
9254
9255
9256
9257
9258
9259
9260
9261
9262
9263
9264
9265
9266
9267
9268
9269
9270
9271
9272
9273
9274
9275
9276
9277
9278
9279
9280
9281
9282
9283
9284
9285
9286
9287
9288
9289
9290
9291
9292
9293
9294
9295
9296
9297
9298
9299
9300
9301
9302
9303
9304
9305
9306
9307
9308
9309
9310
9311
9312
9313
9314
9315
9316
9317
9318
9319
9320
9321
9322
9323
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337
9338
9339
9340
9341
9342
9343
9344
9345
9346
9347
9348
9349
9350
9351
9352
9353
9354
9355
9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374
9375
9376
9377
9378
9379
9380
9381
9382
9383
9384
9385
9386
9387
9388
9389
9390
9391
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406
9407
9408
9409
9410
9411
9412
9413
9414
9415
9416
9417
9418
9419
9420
9421
9422
9423
9424
9425
9426
9427
9428
9429
9430
9431
9432
9433
9434
9435
9436
9437
9438
9439
9440
9441
9442
9443
9444
9445
9446
9447
9448
9449
9450
9451
9452
9453
9454
9455
9456
9457
9458
9459
9460
9461
9462
9463
9464
9465
9466
9467
9468
9469
9470
9471
9472
9473
9474
9475
9476
9477
9478
9479
9480
9481
9482
9483
9484
9485
9486
9487
9488
9489
9490
9491
9492
9493
9494
9495
9496
9497
9498
9499
9500
9501
9502
9503
9504
9505
9506
9507
9508
9509
9510
9511
9512
9513
9514
9515
9516
9517
9518
9519
9520
9521
9522
9523
9524
9525
9526
9527
9528
9529
9530
9531
9532
9533
9534
9535
9536
9537
9538
9539
9540
9541
9542
9543
9544
9545
9546
9547
9548
9549
9550
9551
9552
9553
9554
9555
9556
9557
9558
9559
9560
9561
9562
9563
9564
9565
9566
9567
9568
9569
9570
9571
9572
9573
9574
9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590
9591
9592
9593
9594
9595
9596
9597
9598
9599
9600
9601
9602
9603
9604
9605
9606
9607
9608
9609
9610
9611
9612
9613
9614
9615
9616
9617
9618
9619
9620
9621
9622
9623
9624
9625
9626
9627
9628
9629
9630
9631
9632
9633
9634
9635
9636
9637
9638
9639
9640
9641
9642
9643
9644
9645
9646
9647
9648
9649
9650
9651
9652
9653
9654
9655
9656
9657
9658
9659
9660
9661
9662
9663
9664
9665
9666
9667
9668
9669
9670
9671
9672
9673
9674
9675
9676
9677
9678
9679
9680
9681
9682
9683
9684
9685
9686
9687
9688
9689
9690
9691
9692
9693
9694
9695
9696
9697
9698
9699
9700
9701
9702
9703
9704
9705
9706
9707
9708
9709
9710
9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729
9730
9731
9732
9733
9734
9735
9736
9737
9738
9739
9740
9741
9742
9743
9744
9745
9746
9747
9748
9749
9750
9751
9752
9753
9754
9755
9756
9757
9758
9759
9760
9761
9762
9763
9764
9765
9766
9767
9768
9769
9770
9771
9772
9773
9774
9775
9776
9777
9778
9779
9780
9781
9782
9783
9784
9785
9786
9787
9788
9789
9790
9791
9792
9793
9794
9795
9796
9797
9798
9799
9800
9801
9802
9803
9804
9805
9806
9807
9808
9809
9810
9811
9812
9813
9814
9815
9816
9817
9818
9819
9820
9821
9822
9823
9824
9825
9826
9827
9828
9829
9830
9831
9832
9833
9834
9835
9836
9837
9838
9839
9840
9841
9842
9843
9844
9845
9846
9847
9848
9849
9850
9851
9852
9853
9854
9855
9856
9857
9858
9859
9860
9861
9862
9863
9864
9865
9866
9867
9868
9869
9870
9871
9872
9873
9874
9875
9876
9877
9878
9879
9880
9881
9882
9883
9884
9885
9886
9887
9888
9889
9890
9891
9892
9893
9894
9895
9896
9897
9898
9899
9900
9901
9902
9903
9904
9905
9906
9907
9908
9909
9910
9911
9912
9913
9914
9915
9916
9917
9918
9919
9920
9921
9922
9923
9924
9925
9926
9927
9928
9929
9930
9931
9932
9933
9934
9935
9936
9937
9938
9939
9940
9941
9942
9943
9944
9945
9946
9947
9948
9949
9950
9951
9952
9953
9954
9955
9956
9957
9958
9959
9960
9961
9962
9963
9964
9965
9966
9967
9968
9969
9970
9971
9972
9973
9974
9975
9976
9977
9978
9979
9980
9981
9982
9983
9984
9985
9986
9987
9988
9989
9990
9991
9992
9993
9994
9995
9996
9997
9998
9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121
10122
10123
10124
10125
10126
10127
10128
10129
10130
10131
10132
10133
10134
10135
10136
10137
10138
10139
10140
10141
10142
10143
10144
10145
10146
10147
10148
10149
10150
10151
10152
10153
10154
10155
10156
10157
10158
10159
10160
10161
10162
10163
10164
10165
10166
10167
10168
10169
10170
10171
10172
10173
10174
10175
10176
10177
10178
10179
10180
10181
10182
10183
10184
10185
10186
10187
10188
10189
10190
10191
10192
10193
10194
10195
10196
10197
10198
10199
10200
10201
10202
10203
10204
10205
10206
10207
10208
10209
10210
10211
10212
10213
10214
10215
10216
10217
10218
10219
10220
10221
10222
10223
10224
10225
10226
10227
10228
10229
10230
10231
10232
10233
10234
10235
10236
10237
10238
10239
10240
10241
10242
10243
10244
10245
10246
10247
10248
10249
10250
10251
10252
10253
10254
10255
10256
10257
10258
10259
10260
10261
10262
10263
10264
10265
10266
10267
10268
10269
10270
10271
10272
10273
10274
10275
10276
10277
10278
10279
10280
10281
10282
10283
10284
10285
10286
10287
10288
10289
10290
10291
10292
10293
10294
10295
10296
10297
10298
10299
10300
10301
10302
10303
10304
10305
10306
10307
10308
10309
10310
10311
10312
10313
10314
10315
10316
10317
10318
10319
10320
10321
10322
10323
10324
10325
10326
10327
10328
10329
10330
10331
10332
10333
10334
10335
10336
10337
10338
10339
10340
10341
10342
10343
10344
10345
10346
10347
10348
10349
10350
10351
10352
10353
10354
10355
10356
10357
10358
10359
10360
10361
10362
10363
10364
10365
10366
10367
10368
10369
10370
10371
10372
10373
10374
10375
10376
10377
10378
10379
10380
10381
10382
10383
10384
10385
10386
10387
10388
10389
10390
10391
10392
10393
10394
10395
10396
10397
10398
10399
10400
10401
10402
10403
10404
10405
10406
10407
10408
10409
10410
10411
10412
10413
10414
10415
10416
10417
10418
10419
10420
10421
10422
10423
10424
10425
10426
10427
10428
10429
10430
10431
10432
10433
10434
10435
10436
10437
10438
10439
10440
10441
10442
10443
10444
10445
10446
10447
10448
10449
10450
10451
10452
10453
10454
10455
10456
10457
10458
10459
10460
10461
10462
10463
10464
10465
10466
10467
10468
10469
10470
10471
10472
10473
10474
10475
10476
10477
10478
10479
10480
10481
10482
10483
10484
10485
10486
10487
10488
10489
10490
10491
10492
10493
10494
10495
10496
10497
10498
10499
10500
10501
10502
10503
10504
10505
10506
10507
10508
10509
10510
10511
10512
10513
10514
10515
10516
10517
10518
10519
10520
10521
10522
10523
10524
10525
10526
10527
10528
10529
10530
10531
10532
10533
10534
10535
10536
10537
10538
10539
10540
10541
10542
10543
10544
10545
10546
10547
10548
10549
10550
10551
10552
10553
10554
10555
10556
10557
10558
10559
10560
10561
10562
10563
10564
10565
10566
10567
10568
10569
10570
10571
10572
10573
10574
10575
10576
10577
10578
10579
10580
10581
10582
10583
10584
10585
10586
10587
10588
10589
10590
10591
10592
10593
10594
10595
10596
10597
10598
10599
10600
10601
10602
10603
10604
10605
10606
10607
10608
10609
10610
10611
10612
10613
10614
10615
10616
10617
10618
10619
10620
10621
10622
10623
10624
10625
10626
10627
10628
10629
10630
10631
10632
10633
10634
10635
10636
10637
10638
10639
10640
10641
10642
10643
10644
10645
10646
10647
10648
10649
10650
10651
10652
10653
10654
10655
10656
10657
10658
10659
10660
10661
10662
10663
10664
10665
10666
10667
10668
10669
10670
10671
10672
10673
10674
10675
10676
10677
10678
10679
10680
10681
10682
10683
10684
10685
10686
10687
10688
10689
10690
10691
10692
10693
10694
10695
10696
10697
10698
10699
10700
10701
10702
10703
10704
10705
10706
10707
10708
10709
10710
10711
10712
10713
10714
10715
10716
10717
10718
10719
10720
10721
10722
10723
10724
10725
10726
10727
10728
10729
10730
10731
10732
10733
10734
10735
10736
10737
10738
10739
10740
10741
10742
10743
10744
10745
10746
10747
10748
10749
10750
10751
10752
10753
10754
10755
10756
10757
10758
10759
10760
10761
10762
10763
10764
10765
10766
10767
10768
10769
10770
10771
10772
10773
10774
10775
10776
10777
10778
10779
10780
10781
10782
10783
10784
10785
10786
10787
10788
10789
10790
10791
10792
10793
10794
10795
10796
10797
10798
10799
10800
10801
10802
10803
10804
10805
10806
10807
10808
10809
10810
10811
10812
10813
10814
10815
10816
10817
10818
10819
10820
10821
10822
10823
10824
10825
10826
10827
10828
10829
10830
10831
10832
10833
10834
10835
10836
10837
10838
10839
10840
10841
10842
10843
10844
10845
10846
10847
10848
10849
10850
10851
10852
10853
10854
10855
10856
10857
10858
10859
10860
10861
10862
10863
10864
10865
10866
10867
10868
10869
10870
10871
10872
10873
10874
10875
10876
10877
10878
10879
10880
10881
10882
10883
10884
10885
10886
10887
10888
10889
10890
10891
10892
10893
10894
10895
10896
10897
10898
10899
10900
10901
10902
10903
10904
10905
10906
10907
10908
10909
10910
10911
10912
10913
10914
10915
10916
10917
10918
10919
10920
10921
10922
10923
10924
10925
10926
10927
10928
10929
10930
10931
10932
10933
10934
10935
10936
10937
10938
10939
10940
10941
10942
10943
10944
10945
10946
10947
10948
10949
10950
10951
10952
10953
10954
10955
10956
10957
10958
10959
10960
10961
10962
10963
10964
10965
10966
10967
10968
10969
10970
10971
10972
10973
10974
10975
10976
10977
10978
10979
10980
10981
10982
10983
10984
10985
10986
10987
10988
10989
10990
10991
10992
10993
10994
10995
10996
10997
10998
10999
11000
11001
11002
11003
11004
11005
11006
11007
11008
11009
11010
11011
11012
11013
11014
11015
11016
11017
11018
11019
11020
11021
11022
11023
11024
11025
11026
11027
11028
11029
11030
11031
11032
11033
11034
11035
11036
11037
11038
11039
11040
11041
11042
11043
11044
11045
11046
11047
11048
11049
11050
11051
11052
11053
11054
11055
11056
11057
11058
11059
11060
11061
11062
11063
11064
11065
11066
11067
11068
11069
11070
11071
11072
11073
11074
11075
11076
11077
11078
11079
11080
11081
11082
11083
11084
11085
11086
11087
11088
11089
11090
11091
11092
11093
11094
11095
11096
11097
11098
11099
11100
11101
11102
11103
11104
11105
11106
11107
11108
11109
11110
11111
11112
11113
11114
11115
11116
11117
11118
11119
11120
11121
11122
11123
11124
11125
11126
11127
11128
11129
11130
11131
11132
11133
11134
11135
11136
11137
11138
11139
11140
11141
11142
11143
11144
11145
11146
11147
11148
11149
11150
11151
11152
11153
11154
11155
11156
11157
11158
11159
11160
11161
11162
11163
11164
11165
11166
11167
11168
11169
11170
11171
11172
11173
11174
11175
11176
11177
11178
11179
11180
11181
11182
11183
11184
11185
11186
11187
11188
11189
11190
11191
11192
11193
11194
11195
11196
11197
11198
11199
11200
11201
11202
11203
11204
11205
11206
11207
11208
11209
11210
11211
11212
11213
11214
11215
11216
11217
11218
11219
11220
11221
11222
11223
11224
11225
11226
11227
11228
11229
11230
11231
11232
11233
11234
11235
11236
11237
11238
11239
11240
11241
11242
11243
11244
11245
11246
11247
11248
11249
11250
11251
11252
11253
11254
11255
11256
11257
11258
11259
11260
11261
11262
11263
11264
11265
11266
11267
11268
11269
11270
11271
11272
11273
11274
11275
11276
11277
11278
11279
11280
11281
11282
11283
11284
11285
11286
11287
11288
11289
11290
11291
11292
11293
11294
11295
11296
11297
11298
11299
11300
11301
11302
11303
11304
11305
11306
11307
11308
11309
11310
11311
11312
11313
11314
11315
11316
11317
11318
11319
11320
11321
11322
11323
11324
11325
11326
11327
11328
11329
11330
11331
11332
11333
11334
11335
11336
11337
11338
11339
11340
11341
11342
11343
11344
11345
11346
11347
11348
11349
11350
11351
11352
11353
11354
11355
11356
11357
11358
11359
11360
11361
11362
11363
11364
11365
11366
11367
11368
11369
11370
11371
11372
11373
11374
11375
11376
11377
11378
11379
11380
11381
11382
11383
11384
11385
11386
11387
11388
11389
11390
11391
11392
11393
11394
11395
11396
11397
11398
11399
11400
11401
11402
11403
11404
11405
11406
11407
11408
11409
11410
11411
11412
11413
11414
11415
11416
11417
11418
11419
11420
11421
11422
11423
11424
11425
11426
11427
11428
11429
11430
11431
11432
11433
11434
11435
11436
11437
11438
11439
11440
11441
11442
11443
11444
11445
11446
11447
11448
11449
11450
11451
11452
11453
11454
11455
11456
11457
11458
11459
11460
11461
11462
11463
11464
11465
11466
11467
11468
11469
11470
11471
11472
11473
11474
11475
11476
11477
11478
11479
11480
11481
11482
11483
11484
11485
11486
11487
11488
11489
11490
11491
11492
11493
11494
11495
11496
11497
11498
11499
11500
11501
11502
11503
11504
11505
11506
11507
11508
11509
11510
11511
11512
11513
11514
11515
11516
11517
11518
11519
11520
11521
11522
11523
11524
11525
11526
11527
11528
11529
11530
11531
11532
11533
11534
11535
11536
11537
11538
11539
11540
11541
11542
11543
11544
11545
11546
11547
11548
11549
11550
11551
11552
11553
11554
11555
11556
11557
11558
11559
11560
11561
11562
11563
11564
11565
11566
11567
11568
11569
11570
11571
11572
11573
11574
11575
11576
11577
11578
11579
11580
11581
11582
11583
11584
11585
11586
11587
11588
11589
11590
11591
11592
11593
11594
11595
11596
11597
11598
11599
11600
11601
11602
11603
11604
11605
11606
11607
11608
11609
11610
11611
11612
11613
11614
11615
11616
11617
11618
11619
11620
11621
11622
11623
11624
11625
11626
11627
11628
11629
11630
11631
11632
11633
11634
11635
11636
11637
11638
11639
11640
11641
11642
11643
11644
11645
11646
11647
11648
11649
11650
11651
11652
11653
11654
11655
11656
11657
11658
11659
11660
11661
11662
11663
11664
11665
11666
11667
11668
11669
11670
11671
11672
11673
11674
11675
11676
11677
11678
11679
11680
11681
11682
11683
11684
11685
11686
11687
11688
11689
11690
11691
11692
11693
11694
11695
11696
11697
11698
11699
11700
11701
11702
11703
11704
11705
11706
11707
11708
11709
11710
11711
11712
11713
11714
11715
11716
11717
11718
11719
11720
11721
11722
11723
11724
11725
11726
11727
11728
11729
11730
11731
11732
11733
11734
11735
11736
11737
11738
11739
11740
11741
11742
11743
11744
11745
11746
11747
11748
11749
11750
11751
11752
11753
11754
11755
11756
11757
11758
11759
11760
11761
11762
11763
11764
11765
11766
11767
11768
11769
11770
11771
11772
11773
11774
11775
11776
11777
11778
11779
11780
11781
11782
11783
11784
11785
11786
11787
11788
11789
11790
11791
11792
11793
11794
11795
11796
11797
11798
11799
11800
11801
11802
11803
11804
11805
11806
11807
11808
11809
11810
11811
11812
11813
11814
11815
11816
11817
11818
11819
11820
11821
11822
11823
11824
11825
11826
11827
11828
11829
11830
11831
11832
11833
11834
11835
11836
11837
11838
11839
11840
11841
11842
11843
11844
11845
11846
11847
11848
11849
11850
11851
11852
11853
11854
11855
11856
11857
11858
11859
11860
11861
11862
11863
11864
11865
11866
11867
11868
11869
11870
11871
11872
11873
11874
11875
11876
11877
11878
11879
11880
11881
11882
11883
11884
11885
11886
11887
11888
11889
11890
11891
11892
11893
11894
11895
11896
11897
11898
11899
11900
11901
11902
11903
11904
11905
11906
11907
11908
11909
11910
11911
11912
11913
11914
11915
11916
11917
11918
11919
11920
11921
11922
11923
11924
11925
11926
11927
11928
11929
11930
11931
11932
11933
11934
11935
11936
11937
11938
11939
11940
11941
11942
11943
11944
11945
11946
11947
11948
11949
11950
11951
11952
11953
11954
11955
11956
11957
11958
11959
11960
11961
11962
11963
11964
11965
11966
11967
11968
11969
11970
11971
11972
11973
11974
11975
11976
11977
11978
11979
11980
11981
11982
11983
11984
11985
11986
11987
11988
11989
11990
11991
11992
11993
11994
11995
11996
11997
11998
11999
12000
12001
12002
12003
12004
12005
12006
12007
12008
12009
12010
12011
12012
12013
12014
12015
12016
12017
12018
12019
12020
12021
12022
12023
12024
12025
12026
12027
12028
12029
12030
12031
12032
12033
12034
12035
12036
12037
12038
12039
12040
12041
12042
12043
12044
12045
12046
12047
12048
12049
12050
12051
12052
12053
12054
12055
12056
12057
12058
12059
12060
12061
12062
12063
12064
12065
12066
12067
12068
12069
12070
12071
12072
12073
12074
12075
12076
12077
12078
12079
12080
12081
12082
12083
12084
12085
12086
12087
12088
12089
12090
12091
12092
12093
12094
12095
12096
12097
12098
12099
12100
12101
12102
12103
12104
12105
12106
12107
12108
12109
12110
12111
12112
12113
12114
12115
12116
12117
12118
12119
12120
12121
12122
12123
12124
12125
12126
12127
12128
12129
12130
12131
12132
12133
12134
12135
12136
12137
12138
12139
12140
12141
12142
12143
12144
12145
12146
12147
12148
12149
12150
12151
12152
12153
12154
12155
12156
12157
12158
12159
12160
12161
12162
12163
12164
12165
12166
12167
12168
12169
12170
12171
12172
12173
12174
12175
12176
12177
12178
12179
12180
12181
12182
12183
12184
12185
12186
12187
12188
12189
12190
12191
12192
12193
12194
12195
12196
12197
12198
12199
12200
12201
12202
12203
12204
12205
12206
12207
12208
12209
12210
12211
12212
12213
12214
12215
12216
12217
12218
12219
12220
12221
12222
12223
12224
12225
12226
12227
12228
12229
12230
12231
12232
12233
12234
12235
12236
12237
12238
12239
12240
12241
12242
12243
12244
12245
12246
12247
12248
12249
12250
12251
12252
12253
12254
12255
12256
12257
12258
12259
12260
12261
12262
12263
12264
12265
12266
12267
12268
12269
12270
12271
12272
12273
12274
12275
12276
12277
12278
12279
12280
12281
12282
12283
12284
12285
12286
12287
12288
12289
12290
12291
12292
12293
12294
12295
12296
12297
12298
12299
12300
12301
12302
12303
12304
12305
12306
12307
12308
12309
12310
12311
12312
12313
12314
12315
12316
12317
12318
12319
12320
12321
12322
12323
12324
12325
12326
12327
12328
12329
12330
12331
12332
12333
12334
12335
12336
12337
12338
12339
12340
12341
12342
12343
12344
12345
12346
12347
12348
12349
12350
12351
12352
12353
12354
12355
12356
12357
12358
12359
12360
12361
12362
12363
12364
12365
12366
12367
12368
12369
12370
12371
12372
12373
12374
12375
12376
12377
12378
12379
12380
12381
12382
12383
12384
12385
12386
12387
12388
12389
12390
12391
12392
12393
12394
12395
12396
12397
12398
12399
12400
12401
12402
12403
12404
12405
12406
12407
12408
12409
12410
12411
12412
12413
12414
12415
12416
12417
12418
12419
12420
12421
12422
12423
12424
12425
12426
12427
12428
12429
12430
12431
12432
12433
12434
12435
12436
12437
12438
12439
12440
12441
12442
12443
12444
12445
12446
12447
12448
12449
12450
12451
12452
12453
12454
12455
12456
12457
12458
12459
12460
12461
12462
12463
12464
12465
12466
12467
12468
12469
12470
12471
12472
12473
12474
12475
12476
12477
12478
12479
12480
12481
12482
12483
12484
12485
12486
12487
12488
12489
12490
12491
12492
12493
12494
12495
12496
12497
12498
12499
12500
12501
12502
12503
12504
12505
12506
12507
12508
12509
12510
12511
12512
12513
12514
12515
12516
12517
12518
12519
12520
12521
12522
12523
12524
12525
12526
12527
12528
12529
12530
12531
12532
12533
12534
12535
12536
12537
12538
12539
12540
12541
12542
12543
12544
12545
12546
12547
12548
12549
12550
12551
12552
12553
12554
12555
12556
12557
12558
12559
12560
12561
12562
12563
12564
12565
12566
12567
12568
12569
12570
12571
12572
12573
12574
12575
12576
12577
12578
12579
12580
12581
12582
12583
12584
12585
12586
12587
12588
12589
12590
12591
12592
12593
12594
12595
12596
12597
12598
12599
12600
12601
12602
12603
12604
12605
12606
12607
12608
12609
12610
12611
12612
12613
12614
12615
12616
12617
12618
12619
12620
12621
12622
12623
12624
12625
12626
12627
12628
12629
12630
12631
12632
12633
12634
12635
12636
12637
12638
12639
12640
12641
12642
12643
12644
12645
12646
12647
12648
12649
12650
12651
12652
12653
12654
12655
12656
12657
12658
12659
12660
12661
12662
12663
12664
12665
12666
12667
12668
12669
12670
12671
12672
12673
12674
12675
12676
12677
12678
12679
12680
12681
12682
12683
12684
12685
12686
12687
12688
12689
12690
12691
12692
12693
12694
12695
12696
12697
12698
12699
12700
12701
12702
12703
12704
12705
12706
12707
12708
12709
12710
12711
12712
12713
12714
12715
12716
12717
12718
12719
12720
12721
12722
12723
12724
12725
12726
12727
12728
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12739
12740
12741
12742
12743
12744
12745
12746
12747
12748
12749
12750
12751
12752
12753
12754
12755
12756
12757
12758
12759
12760
12761
12762
12763
12764
12765
12766
12767
12768
12769
12770
12771
12772
12773
12774
12775
12776
12777
12778
12779
12780
12781
12782
12783
12784
12785
12786
12787
12788
12789
12790
12791
12792
12793
12794
12795
12796
12797
12798
12799
12800
12801
12802
12803
12804
12805
12806
12807
12808
12809
12810
12811
12812
12813
12814
12815
12816
12817
12818
12819
12820
12821
12822
12823
12824
12825
12826
12827
12828
12829
12830
12831
12832
12833
12834
12835
12836
12837
12838
12839
12840
12841
12842
12843
12844
12845
12846
12847
12848
12849
12850
12851
12852
12853
12854
12855
12856
12857
12858
12859
12860
12861
12862
12863
12864
12865
12866
12867
12868
12869
12870
12871
12872
12873
12874
12875
12876
12877
12878
12879
12880
12881
12882
12883
12884
12885
12886
12887
12888
12889
12890
12891
12892
12893
12894
12895
12896
12897
12898
12899
12900
12901
12902
12903
12904
12905
12906
12907
12908
12909
12910
12911
12912
12913
12914
12915
12916
12917
12918
12919
12920
12921
12922
12923
12924
12925
12926
12927
12928
12929
12930
12931
12932
12933
12934
12935
12936
12937
12938
12939
12940
12941
12942
12943
12944
12945
12946
12947
12948
12949
12950
12951
12952
12953
12954
12955
12956
12957
12958
12959
12960
12961
12962
12963
12964
12965
12966
12967
12968
12969
12970
12971
12972
12973
12974
12975
12976
12977
12978
12979
12980
12981
12982
12983
12984
12985
12986
12987
12988
12989
12990
12991
12992
12993
12994
12995
12996
12997
12998
12999
13000
13001
13002
13003
13004
13005
13006
13007
13008
13009
13010
13011
13012
13013
13014
13015
13016
13017
13018
13019
13020
13021
13022
13023
13024
13025
13026
13027
13028
13029
13030
13031
13032
13033
13034
13035
13036
13037
13038
13039
13040
13041
13042
13043
13044
13045
13046
13047
13048
13049
13050
13051
13052
13053
13054
13055
13056
13057
13058
13059
13060
13061
13062
13063
13064
13065
13066
13067
13068
13069
13070
13071
13072
13073
13074
13075
13076
13077
13078
13079
13080
13081
13082
13083
13084
13085
13086
13087
13088
13089
13090
13091
13092
13093
13094
13095
13096
13097
13098
13099
13100
13101
13102
13103
13104
13105
13106
13107
13108
13109
13110
13111
13112
13113
13114
13115
13116
13117
13118
13119
13120
13121
13122
13123
13124
13125
13126
13127
13128
13129
13130
13131
13132
13133
13134
13135
13136
13137
13138
13139
13140
13141
13142
13143
13144
13145
13146
13147
13148
13149
13150
13151
13152
13153
13154
13155
13156
13157
13158
13159
13160
13161
13162
13163
13164
13165
13166
13167
13168
13169
13170
13171
13172
13173
13174
13175
13176
13177
13178
13179
13180
13181
13182
13183
13184
13185
13186
13187
13188
13189
13190
13191
13192
13193
13194
13195
13196
13197
13198
13199
13200
13201
13202
13203
13204
13205
13206
13207
13208
13209
13210
13211
13212
13213
13214
13215
13216
13217
13218
13219
13220
13221
13222
13223
13224
13225
13226
13227
13228
13229
13230
13231
13232
13233
13234
13235
13236
13237
13238
13239
13240
13241
13242
13243
13244
13245
13246
13247
13248
13249
13250
13251
13252
13253
13254
13255
13256
13257
13258
13259
13260
13261
13262
13263
13264
13265
13266
13267
13268
13269
13270
13271
13272
13273
13274
13275
13276
13277
13278
13279
13280
13281
13282
13283
13284
13285
13286
13287
13288
13289
13290
13291
13292
13293
13294
13295
13296
13297
13298
13299
13300
13301
13302
13303
13304
13305
13306
13307
13308
13309
13310
13311
13312
13313
13314
13315
13316
13317
13318
13319
13320
13321
13322
13323
13324
13325
13326
13327
13328
13329
13330
13331
13332
13333
13334
13335
13336
13337
13338
13339
13340
13341
13342
13343
13344
13345
13346
13347
13348
13349
13350
13351
13352
13353
13354
13355
13356
13357
13358
13359
13360
13361
13362
13363
13364
13365
13366
13367
13368
13369
13370
13371
13372
13373
13374
13375
13376
13377
13378
13379
13380
13381
13382
13383
13384
13385
13386
13387
13388
13389
13390
13391
13392
13393
13394
13395
13396
13397
13398
13399
13400
13401
13402
13403
13404
13405
13406
13407
13408
13409
13410
13411
13412
13413
13414
13415
13416
13417
13418
13419
13420
13421
13422
13423
13424
13425
13426
13427
13428
13429
13430
13431
13432
13433
13434
13435
13436
13437
13438
13439
13440
13441
13442
13443
13444
13445
13446
13447
13448
13449
13450
13451
13452
13453
13454
13455
13456
13457
13458
13459
13460
13461
13462
13463
13464
13465
13466
13467
13468
13469
13470
13471
13472
13473
13474
13475
13476
13477
13478
13479
13480
13481
13482
13483
13484
13485
13486
13487
13488
13489
13490
13491
13492
13493
13494
13495
13496
13497
13498
13499
13500
13501
13502
13503
13504
13505
13506
13507
13508
13509
13510
13511
13512
13513
13514
13515
13516
13517
13518
13519
13520
13521
13522
13523
13524
13525
13526
13527
13528
13529
13530
13531
13532
13533
13534
13535
13536
13537
13538
13539
13540
13541
13542
13543
13544
13545
13546
13547
13548
13549
13550
13551
13552
13553
13554
13555
13556
13557
13558
13559
13560
13561
13562
13563
13564
13565
13566
13567
13568
13569
13570
13571
13572
13573
13574
13575
13576
13577
13578
13579
13580
13581
13582
13583
13584
13585
13586
13587
13588
13589
13590
13591
13592
13593
13594
13595
13596
13597
13598
13599
13600
13601
13602
13603
13604
13605
13606
13607
13608
13609
13610
13611
13612
13613
13614
13615
13616
13617
13618
13619
13620
13621
13622
13623
13624
13625
13626
13627
13628
13629
13630
13631
13632
13633
13634
13635
13636
13637
13638
13639
13640
13641
13642
13643
13644
13645
13646
13647
13648
13649
13650
13651
13652
13653
13654
13655
13656
13657
13658
13659
13660
13661
13662
13663
13664
13665
13666
13667
13668
13669
13670
13671
13672
13673
13674
13675
13676
13677
13678
13679
13680
13681
13682
13683
13684
13685
13686
13687
13688
13689
13690
13691
13692
13693
13694
13695
13696
13697
13698
13699
13700
13701
13702
13703
13704
13705
13706
13707
13708
13709
13710
13711
13712
13713
13714
13715
13716
13717
13718
13719
13720
13721
13722
13723
13724
13725
13726
13727
13728
13729
13730
13731
13732
13733
13734
13735
13736
13737
13738
13739
13740
13741
13742
13743
13744
13745
13746
13747
13748
13749
13750
13751
13752
13753
13754
13755
13756
13757
13758
13759
13760
13761
13762
13763
13764
13765
13766
13767
13768
13769
13770
13771
13772
13773
13774
13775
13776
13777
13778
13779
13780
13781
13782
13783
13784
13785
13786
13787
13788
13789
13790
13791
13792
13793
13794
13795
13796
13797
13798
13799
13800
13801
13802
13803
13804
13805
13806
13807
13808
13809
13810
13811
13812
13813
13814
13815
13816
13817
13818
13819
13820
13821
13822
13823
13824
13825
13826
13827
13828
13829
13830
13831
13832
13833
13834
13835
13836
13837
13838
13839
13840
13841
13842
13843
13844
13845
13846
13847
13848
13849
13850
13851
13852
13853
13854
13855
13856
13857
13858
13859
13860
13861
13862
13863
13864
13865
13866
13867
13868
13869
13870
13871
13872
13873
13874
13875
13876
13877
13878
13879
13880
13881
13882
13883
13884
13885
13886
13887
13888
13889
13890
13891
13892
13893
13894
13895
13896
13897
13898
13899
13900
13901
13902
13903
13904
13905
13906
13907
13908
13909
13910
13911
13912
13913
13914
13915
13916
13917
13918
13919
13920
13921
13922
13923
13924
13925
13926
13927
13928
13929
13930
13931
13932
13933
13934
13935
13936
13937
13938
13939
13940
13941
13942
13943
13944
13945
13946
13947
13948
13949
13950
13951
13952
13953
13954
13955
13956
13957
13958
13959
13960
13961
13962
13963
13964
13965
13966
13967
13968
13969
13970
13971
13972
13973
13974
13975
13976
13977
13978
13979
13980
13981
13982
13983
13984
13985
13986
13987
13988
13989
13990
13991
13992
13993
13994
13995
13996
13997
13998
13999
14000
14001
14002
14003
14004
14005
14006
14007
14008
14009
14010
14011
14012
14013
14014
14015
14016
14017
14018
14019
14020
14021
14022
14023
14024
14025
14026
14027
14028
14029
14030
14031
14032
14033
14034
14035
14036
14037
14038
14039
14040
14041
14042
14043
14044
14045
14046
14047
14048
14049
14050
14051
14052
14053
14054
14055
14056
14057
14058
14059
14060
14061
14062
14063
14064
14065
14066
14067
14068
14069
14070
14071
14072
14073
14074
14075
14076
14077
14078
14079
14080
14081
14082
14083
14084
14085
14086
14087
14088
14089
14090
14091
14092
14093
14094
14095
14096
14097
14098
14099
14100
14101
14102
14103
14104
14105
14106
14107
14108
14109
14110
14111
14112
14113
14114
14115
14116
14117
14118
14119
14120
14121
14122
14123
14124
14125
14126
14127
14128
14129
14130
14131
14132
14133
14134
14135
14136
14137
14138
14139
14140
14141
14142
14143
14144
14145
14146
14147
14148
14149
14150
14151
14152
14153
14154
14155
14156
14157
14158
14159
14160
14161
14162
14163
14164
14165
14166
14167
14168
14169
14170
14171
14172
14173
14174
14175
14176
14177
14178
14179
14180
14181
14182
14183
14184
14185
14186
14187
14188
14189
14190
14191
14192
14193
14194
14195
14196
14197
14198
14199
14200
14201
14202
14203
14204
14205
14206
14207
14208
14209
14210
14211
14212
14213
14214
14215
14216
14217
14218
14219
14220
14221
14222
14223
14224
14225
14226
14227
14228
14229
14230
14231
14232
14233
14234
14235
14236
14237
14238
14239
14240
14241
14242
14243
14244
14245
14246
14247
14248
14249
14250
14251
14252
14253
14254
14255
14256
14257
14258
14259
14260
14261
14262
14263
14264
14265
14266
14267
14268
14269
14270
14271
14272
14273
14274
14275
14276
14277
14278
14279
14280
14281
14282
14283
14284
14285
14286
14287
14288
14289
14290
14291
14292
14293
14294
14295
14296
14297
14298
14299
14300
14301
14302
14303
14304
14305
14306
14307
14308
14309
14310
14311
14312
14313
14314
14315
14316
14317
14318
14319
14320
14321
14322
14323
14324
14325
14326
14327
14328
14329
14330
14331
14332
14333
14334
14335
14336
14337
14338
14339
14340
14341
14342
14343
14344
14345
14346
14347
14348
14349
14350
14351
14352
14353
14354
14355
14356
14357
14358
14359
14360
14361
14362
14363
14364
14365
14366
14367
14368
14369
14370
14371
14372
14373
14374
14375
14376
14377
14378
14379
14380
14381
14382
14383
14384
14385
14386
14387
14388
14389
14390
14391
14392
14393
14394
14395
14396
14397
14398
14399
14400
14401
14402
14403
14404
14405
14406
14407
14408
14409
14410
14411
14412
14413
14414
14415
14416
14417
14418
14419
14420
14421
14422
14423
14424
14425
14426
14427
14428
14429
14430
14431
14432
14433
14434
14435
14436
14437
14438
14439
14440
14441
14442
14443
14444
14445
14446
14447
14448
14449
14450
14451
14452
14453
14454
14455
14456
14457
14458
14459
14460
14461
14462
14463
14464
14465
14466
14467
14468
14469
14470
14471
14472
14473
14474
14475
14476
14477
14478
14479
14480
14481
14482
14483
14484
14485
14486
14487
14488
14489
14490
14491
14492
14493
14494
14495
14496
14497
14498
14499
14500
14501
14502
14503
14504
14505
14506
14507
14508
14509
14510
14511
14512
14513
14514
14515
14516
14517
14518
14519
14520
14521
14522
14523
14524
14525
14526
14527
14528
14529
14530
14531
14532
14533
14534
14535
14536
14537
14538
14539
14540
14541
14542
14543
14544
14545
14546
14547
14548
14549
14550
14551
14552
14553
14554
14555
14556
14557
14558
14559
14560
14561
14562
14563
14564
14565
14566
14567
14568
14569
14570
14571
14572
14573
14574
14575
14576
14577
14578
14579
14580
14581
14582
14583
14584
14585
14586
14587
14588
14589
14590
14591
14592
14593
14594
14595
14596
14597
14598
14599
14600
14601
14602
14603
14604
14605
14606
14607
14608
14609
14610
14611
14612
14613
14614
14615
14616
14617
14618
14619
14620
14621
14622
14623
14624
14625
14626
14627
14628
14629
14630
14631
14632
14633
14634
14635
14636
14637
14638
14639
14640
14641
14642
14643
14644
14645
14646
14647
14648
14649
14650
14651
14652
14653
14654
14655
14656
14657
14658
14659
14660
14661
14662
14663
14664
14665
14666
14667
14668
14669
14670
14671
14672
14673
14674
14675
14676
14677
14678
14679
14680
14681
14682
14683
14684
14685
14686
14687
14688
14689
14690
14691
14692
14693
14694
14695
14696
14697
14698
14699
14700
14701
14702
14703
14704
14705
14706
14707
14708
14709
14710
14711
14712
14713
14714
14715
14716
14717
14718
14719
14720
14721
14722
14723
14724
14725
14726
14727
14728
14729
14730
14731
14732
14733
14734
14735
14736
14737
14738
14739
14740
14741
14742
14743
14744
14745
14746
14747
14748
14749
14750
14751
14752
14753
14754
14755
14756
14757
14758
14759
14760
14761
14762
14763
14764
14765
14766
14767
14768
14769
14770
14771
14772
14773
14774
14775
14776
14777
14778
14779
14780
14781
14782
14783
14784
14785
14786
14787
14788
14789
14790
14791
14792
14793
14794
14795
14796
14797
14798
14799
14800
14801
14802
14803
14804
14805
14806
14807
14808
14809
14810
14811
14812
14813
14814
14815
14816
14817
14818
14819
14820
14821
14822
14823
14824
14825
14826
14827
14828
14829
14830
14831
14832
14833
14834
14835
14836
14837
14838
14839
14840
14841
14842
14843
14844
14845
14846
14847
14848
14849
14850
14851
14852
14853
14854
14855
14856
14857
14858
14859
14860
14861
14862
14863
14864
14865
14866
14867
14868
14869
14870
14871
14872
14873
14874
14875
14876
14877
14878
14879
14880
14881
14882
14883
14884
14885
14886
14887
14888
14889
14890
14891
14892
14893
14894
14895
14896
14897
14898
14899
14900
14901
14902
14903
14904
14905
14906
14907
14908
14909
14910
14911
14912
14913
14914
14915
14916
14917
14918
14919
14920
14921
14922
14923
14924
14925
14926
14927
14928
14929
14930
14931
14932
14933
14934
14935
14936
14937
14938
14939
14940
14941
14942
14943
14944
14945
14946
14947
14948
14949
14950
14951
14952
14953
14954
14955
14956
14957
14958
14959
14960
14961
14962
14963
14964
14965
14966
14967
14968
14969
14970
14971
14972
14973
14974
14975
14976
14977
14978
14979
14980
14981
14982
14983
14984
14985
14986
14987
14988
14989
14990
14991
14992
14993
14994
14995
14996
14997
14998
14999
15000
15001
15002
15003
15004
15005
15006
15007
15008
15009
15010
15011
15012
15013
15014
15015
15016
15017
15018
15019
15020
15021
15022
15023
15024
15025
15026
15027
15028
15029
15030
15031
15032
15033
15034
15035
15036
15037
15038
15039
15040
15041
15042
15043
15044
15045
15046
15047
15048
15049
15050
15051
15052
15053
15054
15055
15056
15057
15058
15059
15060
15061
15062
15063
15064
15065
15066
15067
15068
15069
15070
15071
15072
15073
15074
15075
15076
15077
15078
15079
15080
15081
15082
15083
15084
15085
15086
15087
15088
15089
15090
15091
15092
15093
15094
15095
15096
15097
15098
15099
15100
15101
15102
15103
15104
15105
15106
15107
15108
15109
15110
15111
15112
15113
15114
15115
15116
15117
15118
15119
15120
15121
15122
15123
15124
15125
15126
15127
15128
15129
15130
15131
15132
15133
15134
15135
15136
15137
15138
15139
15140
15141
15142
15143
15144
15145
15146
15147
15148
15149
15150
15151
15152
15153
15154
15155
15156
15157
15158
15159
15160
15161
15162
15163
15164
15165
15166
15167
15168
15169
15170
15171
15172
15173
15174
15175
15176
15177
15178
15179
15180
15181
15182
15183
15184
15185
15186
15187
15188
15189
15190
15191
15192
15193
15194
15195
15196
15197
15198
15199
15200
15201
15202
15203
15204
15205
15206
15207
15208
15209
15210
15211
15212
15213
15214
15215
15216
15217
15218
15219
15220
15221
15222
15223
15224
15225
15226
15227
15228
15229
15230
15231
15232
15233
15234
15235
15236
15237
15238
15239
15240
15241
15242
15243
15244
15245
15246
15247
15248
15249
15250
15251
15252
15253
15254
15255
15256
15257
15258
15259
15260
15261
15262
15263
15264
15265
15266
15267
15268
15269
15270
15271
15272
15273
15274
15275
15276
15277
15278
15279
15280
15281
15282
15283
15284
15285
15286
15287
15288
15289
15290
15291
15292
15293
15294
15295
15296
15297
15298
15299
15300
15301
15302
15303
15304
15305
15306
15307
15308
15309
15310
15311
15312
15313
15314
15315
15316
15317
15318
15319
15320
15321
15322
15323
15324
15325
15326
15327
15328
15329
15330
15331
15332
15333
15334
15335
15336
15337
15338
15339
15340
15341
15342
15343
15344
15345
15346
15347
15348
15349
15350
15351
15352
15353
15354
15355
15356
15357
15358
15359
15360
15361
15362
15363
15364
15365
15366
15367
15368
15369
15370
15371
15372
15373
15374
15375
15376
15377
15378
15379
15380
15381
15382
15383
15384
15385
15386
15387
15388
15389
15390
15391
15392
15393
15394
15395
15396
15397
15398
15399
15400
15401
15402
15403
15404
15405
15406
15407
15408
15409
15410
15411
15412
15413
15414
15415
15416
15417
15418
15419
15420
15421
15422
15423
15424
15425
15426
15427
15428
15429
15430
15431
15432
15433
15434
15435
15436
15437
15438
15439
15440
15441
15442
15443
15444
15445
15446
15447
15448
15449
15450
15451
15452
15453
15454
15455
15456
15457
15458
15459
15460
15461
15462
15463
15464
15465
15466
15467
15468
15469
15470
15471
15472
15473
15474
15475
15476
15477
15478
15479
15480
15481
15482
15483
15484
15485
15486
15487
15488
15489
15490
15491
15492
15493
15494
15495
15496
15497
15498
15499
15500
15501
15502
15503
15504
15505
15506
15507
15508
15509
15510
15511
15512
15513
15514
15515
15516
15517
15518
15519
15520
15521
15522
15523
15524
15525
15526
15527
15528
15529
15530
15531
15532
15533
15534
15535
15536
15537
15538
15539
15540
15541
15542
15543
15544
15545
15546
15547
15548
15549
15550
15551
15552
15553
15554
15555
15556
15557
15558
15559
15560
15561
15562
15563
15564
15565
15566
15567
15568
15569
15570
15571
15572
15573
15574
15575
15576
15577
15578
15579
15580
15581
15582
15583
15584
15585
15586
15587
15588
15589
15590
15591
15592
15593
15594
15595
15596
15597
15598
15599
15600
15601
15602
15603
15604
15605
15606
15607
15608
15609
15610
15611
15612
15613
15614
15615
15616
15617
15618
15619
15620
15621
15622
15623
15624
15625
15626
15627
15628
15629
15630
15631
15632
15633
15634
15635
15636
15637
15638
15639
15640
15641
15642
15643
15644
15645
15646
15647
15648
15649
15650
15651
15652
15653
15654
15655
15656
15657
15658
15659
15660
15661
15662
15663
15664
15665
15666
15667
15668
15669
15670
15671
15672
15673
15674
15675
15676
15677
15678
15679
15680
15681
15682
15683
15684
15685
15686
15687
15688
15689
15690
15691
15692
15693
15694
15695
15696
15697
15698
15699
15700
15701
15702
15703
15704
15705
15706
15707
15708
15709
15710
15711
15712
15713
15714
15715
15716
15717
15718
15719
15720
15721
15722
15723
15724
15725
15726
15727
15728
15729
15730
15731
15732
15733
15734
15735
15736
15737
15738
15739
15740
15741
15742
15743
15744
15745
15746
15747
15748
15749
15750
15751
15752
15753
15754
15755
15756
15757
15758
15759
15760
15761
15762
15763
15764
15765
15766
15767
15768
15769
15770
15771
15772
15773
15774
15775
15776
15777
15778
15779
15780
15781
15782
15783
15784
15785
15786
15787
15788
15789
15790
15791
15792
15793
15794
15795
15796
15797
15798
15799
15800
15801
15802
15803
15804
15805
15806
15807
15808
15809
15810
15811
15812
15813
15814
15815
15816
15817
15818
15819
15820
15821
15822
15823
15824
15825
15826
15827
15828
15829
15830
15831
15832
15833
15834
15835
15836
15837
15838
15839
15840
15841
15842
15843
15844
15845
15846
15847
15848
15849
15850
15851
15852
15853
15854
15855
15856
15857
15858
15859
15860
15861
15862
15863
15864
15865
15866
15867
15868
15869
15870
15871
15872
15873
15874
15875
15876
15877
15878
15879
15880
15881
15882
15883
15884
15885
15886
15887
15888
15889
15890
15891
15892
15893
15894
15895
15896
15897
15898
15899
15900
15901
15902
15903
15904
15905
15906
15907
15908
15909
15910
15911
15912
15913
15914
15915
15916
15917
15918
15919
15920
15921
15922
15923
15924
15925
15926
15927
15928
15929
15930
15931
15932
15933
15934
15935
15936
15937
15938
15939
15940
15941
15942
15943
15944
15945
15946
15947
15948
15949
15950
15951
15952
15953
15954
15955
15956
15957
15958
15959
15960
15961
15962
15963
15964
15965
15966
15967
15968
15969
15970
15971
15972
15973
15974
15975
15976
15977
15978
15979
15980
15981
15982
15983
15984
15985
15986
15987
15988
15989
15990
15991
15992
15993
15994
15995
15996
15997
15998
15999
16000
16001
16002
16003
16004
16005
16006
16007
16008
16009
16010
16011
16012
16013
16014
16015
16016
16017
16018
16019
16020
16021
16022
16023
16024
16025
16026
16027
16028
16029
16030
16031
16032
16033
16034
16035
16036
16037
16038
16039
16040
16041
16042
16043
16044
16045
16046
16047
16048
16049
16050
16051
16052
16053
16054
16055
16056
16057
16058
16059
16060
16061
16062
16063
16064
16065
16066
16067
16068
16069
16070
16071
16072
16073
16074
16075
16076
16077
16078
16079
16080
16081
16082
16083
16084
16085
16086
16087
16088
16089
16090
16091
16092
16093
16094
16095
16096
16097
16098
16099
16100
16101
16102
16103
16104
16105
16106
16107
16108
16109
16110
16111
16112
16113
16114
16115
16116
16117
16118
16119
16120
16121
16122
16123
16124
16125
16126
16127
16128
16129
16130
16131
16132
16133
16134
16135
16136
16137
16138
16139
16140
16141
16142
16143
16144
16145
16146
16147
16148
16149
16150
16151
16152
16153
16154
16155
16156
16157
16158
16159
16160
16161
16162
16163
16164
16165
16166
16167
16168
16169
16170
16171
16172
16173
16174
16175
16176
16177
16178
16179
16180
16181
16182
16183
16184
16185
16186
16187
16188
16189
16190
16191
16192
16193
16194
16195
16196
16197
16198
16199
16200
16201
16202
16203
16204
16205
16206
16207
16208
16209
16210
16211
16212
16213
16214
16215
16216
16217
16218
16219
16220
16221
16222
16223
16224
16225
16226
16227
16228
16229
16230
16231
16232
16233
16234
16235
16236
16237
16238
16239
16240
16241
16242
16243
16244
16245
16246
16247
16248
16249
16250
16251
16252
16253
16254
16255
16256
16257
16258
16259
16260
16261
16262
16263
16264
16265
16266
16267
16268
16269
16270
16271
16272
16273
16274
16275
16276
16277
16278
16279
16280
16281
16282
16283
16284
16285
16286
16287
16288
16289
16290
16291
16292
16293
16294
16295
16296
16297
16298
16299
16300
16301
16302
16303
16304
16305
16306
16307
16308
16309
16310
16311
16312
16313
16314
16315
16316
16317
16318
16319
16320
16321
16322
16323
16324
16325
16326
16327
16328
16329
16330
16331
16332
16333
16334
16335
16336
16337
16338
16339
16340
16341
16342
16343
16344
16345
16346
16347
16348
16349
16350
16351
16352
16353
16354
16355
16356
16357
16358
16359
16360
16361
16362
16363
16364
16365
16366
16367
16368
16369
16370
16371
16372
16373
16374
16375
16376
16377
16378
16379
16380
16381
16382
16383
16384
16385
16386
16387
16388
16389
16390
16391
16392
16393
16394
16395
16396
16397
16398
16399
16400
16401
16402
16403
16404
16405
16406
16407
16408
16409
16410
16411
16412
16413
16414
16415
16416
16417
16418
16419
16420
16421
16422
16423
16424
16425
16426
16427
16428
16429
16430
16431
16432
16433
16434
16435
16436
16437
16438
16439
16440
16441
16442
16443
16444
16445
16446
16447
16448
16449
16450
16451
16452
16453
16454
16455
16456
16457
16458
16459
16460
16461
16462
16463
16464
16465
16466
16467
16468
16469
16470
16471
16472
16473
16474
16475
16476
16477
16478
16479
16480
16481
16482
16483
16484
16485
16486
16487
16488
16489
16490
16491
16492
16493
16494
16495
16496
16497
16498
16499
16500
16501
16502
16503
16504
16505
16506
16507
16508
16509
16510
16511
16512
16513
16514
16515
16516
16517
16518
16519
16520
16521
16522
16523
16524
16525
16526
16527
16528
16529
16530
16531
16532
16533
16534
16535
16536
16537
16538
16539
16540
16541
16542
16543
16544
16545
16546
16547
16548
16549
16550
16551
16552
16553
16554
16555
16556
16557
16558
16559
16560
16561
16562
16563
16564
16565
16566
16567
16568
16569
16570
16571
16572
16573
16574
16575
16576
16577
16578
16579
16580
16581
16582
16583
16584
16585
16586
16587
16588
16589
16590
16591
16592
16593
16594
16595
16596
16597
16598
16599
16600
16601
16602
16603
16604
16605
16606
16607
16608
16609
16610
16611
16612
16613
16614
16615
16616
16617
16618
16619
16620
16621
16622
16623
16624
16625
16626
16627
16628
16629
16630
16631
16632
16633
16634
16635
16636
16637
16638
16639
16640
16641
16642
16643
16644
16645
16646
16647
16648
16649
16650
16651
16652
16653
16654
16655
16656
16657
16658
16659
16660
16661
16662
16663
16664
16665
16666
16667
16668
16669
16670
16671
16672
16673
16674
16675
16676
16677
16678
16679
16680
16681
16682
16683
16684
16685
16686
16687
16688
16689
16690
16691
16692
16693
16694
16695
16696
16697
16698
16699
16700
16701
16702
16703
16704
16705
16706
16707
16708
16709
16710
16711
16712
16713
16714
16715
16716
16717
16718
16719
16720
16721
16722
16723
16724
16725
16726
16727
16728
16729
16730
16731
16732
16733
16734
16735
16736
16737
16738
16739
16740
16741
16742
16743
16744
16745
16746
16747
16748
16749
16750
16751
16752
16753
16754
16755
16756
16757
16758
16759
16760
16761
16762
16763
16764
16765
16766
16767
16768
16769
16770
16771
16772
16773
16774
16775
16776
16777
16778
16779
16780
16781
16782
16783
16784
16785
16786
16787
16788
16789
16790
16791
16792
16793
16794
16795
16796
16797
16798
16799
16800
16801
16802
16803
16804
16805
16806
16807
16808
16809
16810
16811
16812
16813
16814
16815
16816
16817
16818
16819
16820
16821
16822
16823
16824
16825
16826
16827
16828
16829
16830
16831
16832
16833
16834
16835
16836
16837
16838
16839
16840
16841
16842
16843
16844
16845
16846
16847
16848
16849
16850
16851
16852
16853
16854
16855
16856
16857
16858
16859
16860
16861
16862
16863
16864
16865
16866
16867
16868
16869
16870
16871
16872
16873
16874
16875
16876
16877
16878
16879
16880
16881
16882
16883
16884
16885
16886
16887
16888
16889
16890
16891
16892
16893
16894
16895
16896
16897
16898
16899
16900
16901
16902
16903
16904
16905
16906
16907
16908
16909
16910
16911
16912
16913
16914
16915
16916
16917
16918
16919
16920
16921
16922
16923
16924
16925
16926
16927
16928
16929
16930
16931
16932
16933
16934
16935
16936
16937
16938
16939
16940
16941
16942
16943
16944
16945
16946
16947
16948
16949
16950
16951
16952
16953
16954
16955
16956
16957
16958
16959
16960
16961
16962
16963
16964
16965
16966
16967
16968
16969
16970
16971
16972
16973
16974
16975
16976
16977
16978
16979
16980
16981
16982
16983
16984
16985
16986
16987
16988
16989
16990
16991
16992
16993
16994
16995
16996
16997
16998
16999
17000
17001
17002
17003
17004
17005
17006
17007
17008
17009
17010
17011
17012
17013
17014
17015
17016
17017
17018
17019
17020
17021
17022
17023
17024
17025
17026
17027
17028
17029
17030
17031
17032
17033
17034
17035
17036
17037
17038
17039
17040
17041
17042
17043
17044
17045
17046
17047
17048
17049
17050
17051
17052
17053
17054
17055
17056
17057
17058
17059
17060
17061
17062
17063
17064
17065
17066
17067
17068
17069
17070
17071
17072
17073
17074
17075
17076
17077
17078
17079
17080
17081
17082
17083
17084
17085
17086
17087
17088
17089
17090
17091
17092
17093
17094
17095
17096
17097
17098
17099
17100
17101
17102
17103
17104
17105
17106
17107
17108
17109
17110
17111
17112
17113
17114
17115
17116
17117
17118
17119
17120
17121
17122
17123
17124
17125
17126
17127
17128
17129
17130
17131
17132
17133
17134
17135
17136
17137
17138
17139
17140
17141
17142
17143
17144
17145
17146
17147
17148
17149
17150
17151
17152
17153
17154
17155
17156
17157
17158
17159
17160
17161
17162
17163
17164
17165
17166
17167
17168
17169
17170
17171
17172
17173
17174
17175
17176
17177
17178
17179
17180
17181
17182
17183
17184
17185
17186
17187
17188
17189
17190
17191
17192
17193
17194
17195
17196
17197
17198
17199
17200
17201
17202
17203
17204
17205
17206
17207
17208
17209
17210
17211
17212
17213
17214
17215
17216
17217
17218
17219
17220
17221
17222
17223
17224
17225
17226
17227
17228
17229
17230
17231
17232
17233
17234
17235
17236
17237
17238
17239
17240
17241
17242
17243
17244
17245
17246
17247
17248
17249
17250
17251
17252
17253
17254
17255
17256
17257
17258
17259
17260
17261
17262
17263
17264
17265
17266
17267
17268
17269
17270
17271
17272
17273
17274
17275
17276
17277
17278
17279
17280
17281
17282
17283
17284
17285
17286
17287
17288
17289
17290
17291
17292
17293
17294
17295
17296
17297
17298
17299
17300
17301
17302
17303
17304
17305
17306
17307
17308
17309
17310
17311
17312
17313
17314
17315
17316
17317
17318
17319
17320
17321
17322
17323
17324
17325
17326
17327
17328
17329
17330
17331
17332
17333
17334
17335
17336
17337
17338
17339
17340
17341
17342
17343
17344
17345
17346
17347
17348
17349
17350
17351
17352
17353
17354
17355
17356
17357
17358
17359
17360
17361
17362
17363
17364
17365
17366
17367
17368
17369
17370
17371
17372
17373
17374
17375
17376
17377
17378
17379
17380
17381
17382
17383
17384
17385
17386
17387
17388
17389
17390
17391
17392
17393
17394
17395
17396
17397
17398
17399
17400
17401
17402
17403
17404
17405
17406
17407
17408
17409
17410
17411
17412
17413
17414
17415
17416
17417
17418
17419
17420
17421
17422
17423
17424
17425
17426
17427
17428
17429
17430
17431
17432
17433
17434
17435
17436
17437
17438
17439
17440
17441
17442
17443
17444
17445
17446
17447
17448
17449
17450
17451
17452
17453
17454
17455
17456
17457
17458
17459
17460
17461
17462
17463
17464
17465
17466
17467
17468
17469
17470
17471
17472
17473
17474
17475
17476
17477
17478
17479
17480
17481
17482
17483
17484
17485
17486
17487
17488
17489
17490
17491
17492
17493
17494
17495
17496
17497
17498
17499
17500
17501
17502
17503
17504
17505
17506
17507
17508
17509
17510
17511
17512
17513
17514
17515
17516
17517
17518
17519
17520
17521
17522
17523
17524
17525
17526
17527
17528
17529
17530
17531
17532
17533
17534
17535
17536
17537
17538
17539
17540
17541
17542
17543
17544
17545
17546
17547
17548
17549
17550
17551
17552
17553
17554
17555
17556
17557
17558
17559
17560
17561
17562
17563
17564
17565
17566
17567
17568
17569
17570
17571
17572
17573
17574
17575
17576
17577
17578
17579
17580
17581
17582
17583
17584
17585
17586
17587
17588
17589
17590
17591
17592
17593
17594
17595
17596
17597
17598
17599
17600
17601
17602
17603
17604
17605
17606
17607
17608
17609
17610
17611
17612
17613
17614
17615
17616
17617
17618
17619
17620
17621
17622
17623
17624
17625
17626
17627
17628
17629
17630
17631
17632
17633
17634
17635
17636
17637
17638
17639
17640
17641
17642
17643
17644
17645
17646
17647
17648
17649
17650
17651
17652
17653
17654
17655
17656
17657
17658
17659
17660
17661
17662
17663
17664
17665
17666
17667
17668
17669
17670
17671
17672
17673
17674
17675
17676
17677
17678
17679
17680
17681
17682
17683
17684
17685
17686
17687
17688
17689
17690
17691
17692
17693
17694
17695
17696
17697
17698
17699
17700
17701
17702
17703
17704
17705
17706
17707
17708
17709
17710
17711
17712
17713
17714
17715
17716
17717
17718
17719
17720
17721
17722
17723
17724
17725
17726
17727
17728
17729
17730
17731
17732
17733
17734
17735
17736
17737
17738
17739
17740
17741
17742
17743
17744
17745
17746
17747
17748
17749
17750
17751
17752
17753
17754
17755
17756
17757
17758
17759
17760
17761
17762
17763
17764
17765
17766
17767
17768
17769
17770
17771
17772
17773
17774
17775
17776
17777
17778
17779
17780
17781
17782
17783
17784
17785
17786
17787
17788
17789
17790
17791
17792
17793
17794
17795
17796
17797
17798
17799
17800
17801
17802
17803
17804
17805
17806
17807
17808
17809
17810
17811
17812
17813
17814
17815
17816
17817
17818
17819
17820
17821
17822
17823
17824
17825
17826
17827
17828
17829
17830
17831
17832
17833
17834
17835
17836
17837
17838
17839
17840
17841
17842
17843
17844
17845
17846
17847
17848
17849
17850
17851
17852
17853
17854
17855
17856
17857
17858
17859
17860
17861
17862
17863
17864
17865
17866
17867
17868
17869
17870
17871
17872
17873
17874
17875
17876
17877
17878
17879
17880
17881
17882
17883
17884
17885
17886
17887
17888
17889
17890
17891
17892
17893
17894
17895
17896
17897
17898
17899
17900
17901
17902
17903
17904
17905
17906
17907
17908
17909
17910
17911
17912
17913
17914
17915
17916
17917
17918
17919
17920
17921
17922
17923
17924
17925
17926
17927
17928
17929
17930
17931
17932
17933
17934
17935
17936
17937
17938
17939
17940
17941
17942
17943
17944
17945
17946
17947
17948
17949
17950
17951
17952
17953
17954
17955
17956
17957
17958
17959
17960
17961
17962
17963
17964
17965
17966
17967
17968
17969
17970
17971
17972
17973
17974
17975
17976
17977
17978
17979
17980
17981
17982
17983
17984
17985
17986
17987
17988
17989
17990
17991
17992
17993
17994
17995
17996
17997
17998
17999
18000
18001
18002
18003
18004
18005
18006
18007
18008
18009
18010
18011
18012
18013
18014
18015
18016
18017
18018
18019
18020
18021
18022
18023
18024
18025
18026
18027
18028
18029
18030
18031
18032
18033
18034
18035
18036
18037
18038
18039
18040
18041
18042
18043
18044
18045
18046
18047
18048
18049
18050
18051
18052
18053
18054
18055
18056
18057
18058
18059
18060
18061
18062
18063
18064
18065
18066
18067
18068
18069
18070
18071
18072
18073
18074
18075
18076
18077
18078
18079
18080
18081
18082
18083
18084
18085
18086
18087
18088
18089
18090
18091
18092
18093
18094
18095
18096
18097
18098
18099
18100
18101
18102
18103
18104
18105
18106
18107
18108
18109
18110
18111
18112
18113
18114
18115
18116
18117
18118
18119
18120
18121
18122
18123
18124
18125
18126
18127
18128
18129
18130
18131
18132
18133
18134
18135
18136
18137
18138
18139
18140
18141
18142
18143
18144
18145
18146
18147
18148
18149
18150
18151
18152
18153
18154
18155
18156
18157
18158
18159
18160
18161
18162
18163
18164
18165
18166
18167
18168
18169
18170
18171
18172
18173
18174
18175
18176
18177
18178
18179
18180
18181
18182
18183
18184
18185
18186
18187
18188
18189
18190
18191
18192
18193
18194
18195
18196
18197
18198
18199
18200
18201
18202
18203
18204
18205
18206
18207
18208
18209
18210
18211
18212
18213
18214
18215
18216
18217
18218
18219
18220
18221
18222
18223
18224
18225
18226
18227
18228
18229
18230
18231
18232
18233
18234
18235
18236
18237
18238
18239
18240
18241
18242
18243
18244
18245
18246
18247
18248
18249
18250
18251
18252
18253
18254
18255
18256
18257
18258
18259
18260
18261
18262
18263
18264
18265
18266
18267
18268
18269
18270
18271
18272
18273
18274
18275
18276
18277
18278
18279
18280
18281
18282
18283
18284
18285
18286
18287
18288
18289
18290
18291
18292
18293
18294
18295
18296
18297
18298
18299
18300
18301
18302
18303
18304
18305
18306
18307
18308
18309
18310
18311
18312
18313
18314
18315
18316
18317
18318
18319
18320
18321
18322
18323
18324
18325
18326
18327
18328
18329
18330
18331
18332
18333
18334
18335
18336
18337
18338
18339
18340
18341
18342
18343
18344
18345
18346
18347
18348
18349
18350
18351
18352
18353
18354
18355
18356
18357
18358
18359
18360
18361
18362
18363
18364
18365
18366
18367
18368
18369
18370
18371
18372
18373
18374
18375
18376
18377
18378
18379
18380
18381
18382
18383
18384
18385
18386
18387
18388
18389
18390
18391
18392
18393
18394
18395
18396
18397
18398
18399
18400
18401
18402
18403
18404
18405
18406
18407
18408
18409
18410
18411
18412
18413
18414
18415
18416
18417
18418
18419
18420
18421
18422
18423
18424
18425
18426
18427
18428
18429
18430
18431
18432
18433
18434
18435
18436
18437
18438
18439
18440
18441
18442
18443
18444
18445
18446
18447
18448
18449
18450
18451
18452
18453
18454
18455
18456
18457
18458
18459
18460
18461
18462
18463
18464
18465
18466
18467
18468
18469
18470
18471
18472
18473
18474
18475
18476
18477
18478
18479
18480
18481
18482
18483
18484
18485
18486
18487
18488
18489
18490
18491
18492
18493
18494
18495
18496
18497
18498
18499
18500
18501
18502
18503
18504
18505
18506
18507
18508
18509
18510
18511
18512
18513
18514
18515
18516
18517
18518
18519
18520
18521
18522
18523
18524
18525
18526
18527
18528
18529
18530
18531
18532
18533
18534
18535
18536
18537
18538
18539
18540
18541
18542
18543
18544
18545
18546
18547
18548
18549
18550
18551
18552
18553
18554
18555
18556
18557
18558
18559
18560
18561
18562
18563
18564
18565
18566
18567
18568
18569
18570
18571
18572
18573
18574
18575
18576
18577
18578
18579
18580
18581
18582
18583
18584
18585
18586
18587
18588
18589
18590
18591
18592
18593
18594
18595
18596
18597
18598
18599
18600
18601
18602
18603
18604
18605
18606
18607
18608
18609
18610
18611
18612
18613
18614
18615
18616
18617
18618
18619
18620
18621
18622
18623
18624
18625
18626
18627
18628
18629
18630
18631
18632
18633
18634
18635
18636
18637
18638
18639
18640
18641
18642
18643
18644
18645
18646
18647
18648
18649
18650
18651
18652
18653
18654
18655
18656
18657
18658
18659
18660
18661
18662
18663
18664
18665
18666
18667
18668
18669
18670
18671
18672
18673
18674
18675
18676
18677
18678
18679
18680
18681
18682
18683
18684
18685
18686
18687
18688
18689
18690
18691
18692
18693
18694
18695
18696
18697
18698
18699
18700
18701
18702
18703
18704
18705
18706
18707
18708
18709
18710
18711
18712
18713
18714
18715
18716
18717
18718
18719
18720
18721
18722
18723
18724
18725
18726
18727
18728
18729
18730
18731
18732
18733
18734
18735
18736
18737
18738
18739
18740
18741
18742
18743
18744
18745
18746
18747
18748
18749
18750
18751
18752
18753
18754
18755
18756
18757
18758
18759
18760
18761
18762
18763
18764
18765
18766
18767
18768
18769
18770
18771
18772
18773
18774
18775
18776
18777
18778
18779
18780
18781
18782
18783
18784
18785
18786
18787
18788
18789
18790
18791
18792
18793
18794
18795
18796
18797
18798
18799
18800
18801
18802
18803
18804
18805
18806
18807
18808
18809
18810
18811
18812
18813
18814
18815
18816
18817
18818
18819
18820
18821
18822
18823
18824
18825
18826
18827
18828
18829
18830
18831
18832
18833
18834
18835
18836
18837
18838
18839
18840
18841
18842
18843
18844
18845
18846
18847
18848
18849
18850
18851
18852
18853
18854
18855
18856
18857
18858
18859
18860
18861
18862
18863
18864
18865
18866
18867
18868
18869
18870
18871
18872
18873
18874
18875
18876
18877
18878
18879
18880
18881
18882
18883
18884
18885
18886
18887
18888
18889
18890
18891
18892
18893
18894
18895
18896
18897
18898
18899
18900
18901
18902
18903
18904
18905
18906
18907
18908
18909
18910
18911
18912
18913
18914
18915
18916
18917
18918
18919
18920
18921
18922
18923
18924
18925
18926
18927
18928
18929
18930
18931
18932
18933
18934
18935
18936
18937
18938
18939
18940
18941
18942
18943
18944
18945
18946
18947
18948
18949
18950
18951
18952
18953
18954
18955
18956
18957
18958
18959
18960
18961
18962
18963
18964
18965
18966
18967
18968
18969
18970
18971
18972
18973
18974
18975
18976
18977
18978
18979
18980
18981
18982
18983
18984
18985
18986
18987
18988
18989
18990
18991
18992
18993
18994
18995
18996
18997
18998
18999
19000
19001
19002
19003
19004
19005
19006
19007
19008
19009
19010
19011
19012
19013
19014
19015
19016
19017
19018
19019
19020
19021
19022
19023
19024
19025
19026
19027
19028
19029
19030
19031
19032
19033
19034
19035
19036
19037
19038
19039
19040
19041
19042
19043
19044
19045
19046
19047
19048
19049
19050
19051
19052
19053
19054
19055
19056
19057
19058
19059
19060
19061
19062
19063
19064
19065
19066
19067
19068
19069
19070
19071
19072
19073
19074
19075
19076
19077
19078
19079
19080
19081
19082
19083
19084
19085
19086
19087
19088
19089
19090
19091
19092
19093
19094
19095
19096
19097
19098
19099
19100
19101
19102
19103
19104
19105
19106
19107
19108
19109
19110
19111
19112
19113
19114
19115
19116
19117
19118
19119
19120
19121
19122
19123
19124
19125
19126
19127
19128
19129
19130
19131
19132
19133
19134
19135
19136
19137
19138
19139
19140
19141
19142
19143
19144
19145
19146
19147
19148
19149
19150
19151
19152
19153
19154
19155
19156
19157
19158
19159
19160
19161
19162
19163
19164
19165
19166
19167
19168
19169
19170
19171
19172
19173
19174
19175
19176
19177
19178
19179
19180
19181
19182
19183
19184
19185
19186
19187
19188
19189
19190
19191
19192
19193
19194
19195
19196
19197
19198
19199
19200
19201
19202
19203
19204
19205
19206
19207
19208
19209
19210
19211
19212
19213
19214
19215
19216
19217
19218
19219
19220
19221
19222
19223
19224
19225
19226
19227
19228
19229
19230
19231
19232
19233
19234
19235
19236
19237
19238
19239
19240
19241
19242
19243
19244
19245
19246
19247
19248
19249
19250
19251
19252
19253
19254
19255
19256
19257
19258
19259
19260
19261
19262
19263
19264
19265
19266
19267
19268
19269
19270
19271
19272
19273
19274
19275
19276
19277
19278
19279
19280
19281
19282
19283
19284
19285
19286
19287
19288
19289
19290
19291
19292
19293
19294
19295
19296
19297
19298
19299
19300
19301
19302
19303
19304
19305
19306
19307
19308
19309
19310
19311
19312
19313
19314
19315
19316
19317
19318
19319
19320
19321
19322
19323
19324
19325
19326
19327
19328
19329
19330
19331
19332
19333
19334
19335
19336
19337
19338
19339
19340
19341
19342
19343
19344
19345
19346
19347
19348
19349
19350
19351
19352
19353
19354
19355
19356
19357
19358
19359
19360
19361
19362
19363
19364
19365
19366
19367
19368
19369
19370
19371
19372
19373
19374
19375
19376
19377
19378
19379
19380
19381
19382
19383
19384
19385
19386
19387
19388
19389
19390
19391
19392
19393
19394
19395
19396
19397
19398
19399
19400
19401
19402
19403
19404
19405
19406
19407
19408
19409
19410
19411
19412
19413
19414
19415
19416
19417
19418
19419
19420
19421
19422
19423
19424
19425
19426
19427
19428
19429
19430
19431
19432
19433
19434
19435
19436
19437
19438
19439
19440
19441
19442
19443
19444
19445
19446
19447
19448
19449
19450
19451
19452
19453
19454
19455
19456
19457
19458
19459
19460
19461
19462
19463
19464
19465
19466
19467
19468
19469
19470
19471
19472
19473
19474
19475
19476
19477
19478
19479
19480
19481
19482
19483
19484
19485
19486
19487
19488
19489
19490
19491
19492
19493
19494
19495
19496
19497
19498
19499
19500
19501
19502
19503
19504
19505
19506
19507
19508
19509
19510
19511
19512
19513
19514
19515
19516
19517
19518
19519
19520
19521
19522
19523
19524
19525
19526
19527
19528
19529
19530
19531
19532
19533
19534
19535
19536
19537
19538
19539
19540
19541
19542
19543
19544
19545
19546
19547
19548
19549
19550
19551
19552
19553
19554
19555
19556
19557
19558
19559
19560
19561
19562
19563
19564
19565
19566
19567
19568
19569
19570
19571
19572
19573
19574
19575
19576
19577
19578
19579
19580
19581
19582
19583
19584
19585
19586
19587
19588
19589
19590
19591
19592
19593
19594
19595
19596
19597
19598
19599
19600
19601
19602
19603
19604
19605
19606
19607
19608
19609
19610
19611
19612
19613
19614
19615
19616
19617
19618
19619
19620
19621
19622
19623
19624
19625
19626
19627
19628
19629
19630
19631
19632
19633
19634
19635
19636
19637
19638
19639
19640
19641
19642
19643
19644
19645
19646
19647
19648
19649
19650
19651
19652
19653
19654
19655
19656
19657
19658
19659
19660
19661
19662
19663
19664
19665
19666
19667
19668
19669
19670
19671
19672
19673
19674
19675
19676
19677
19678
19679
19680
19681
19682
19683
19684
19685
19686
19687
19688
19689
19690
19691
19692
19693
19694
19695
19696
19697
19698
19699
19700
19701
19702
19703
19704
19705
19706
19707
19708
19709
19710
19711
19712
19713
19714
19715
19716
19717
19718
19719
19720
19721
19722
19723
19724
19725
19726
19727
19728
19729
19730
19731
19732
19733
19734
19735
19736
19737
19738
19739
19740
19741
19742
19743
19744
19745
19746
19747
19748
19749
19750
19751
19752
19753
19754
19755
19756
19757
19758
19759
19760
19761
19762
19763
19764
19765
19766
19767
19768
19769
19770
19771
19772
19773
19774
19775
19776
19777
19778
19779
19780
19781
19782
19783
19784
19785
19786
19787
19788
19789
19790
19791
19792
19793
19794
19795
19796
19797
19798
19799
19800
19801
19802
19803
19804
19805
19806
19807
19808
19809
19810
19811
19812
19813
19814
19815
19816
19817
19818
19819
19820
19821
19822
19823
19824
19825
19826
19827
19828
19829
19830
19831
19832
19833
19834
19835
19836
19837
19838
19839
19840
19841
19842
19843
19844
19845
19846
19847
19848
19849
19850
19851
19852
19853
19854
19855
19856
19857
19858
19859
19860
19861
19862
19863
19864
19865
19866
19867
19868
19869
19870
19871
19872
19873
19874
19875
19876
19877
19878
19879
19880
19881
19882
19883
19884
19885
19886
19887
19888
19889
19890
19891
19892
19893
19894
19895
19896
19897
19898
19899
19900
19901
19902
19903
19904
19905
19906
19907
19908
19909
19910
19911
19912
19913
19914
19915
19916
19917
19918
19919
19920
19921
19922
19923
19924
19925
19926
19927
19928
19929
19930
19931
19932
19933
19934
19935
19936
19937
19938
19939
19940
19941
19942
19943
19944
19945
19946
19947
19948
19949
19950
19951
19952
19953
19954
19955
19956
19957
19958
19959
19960
19961
19962
19963
19964
19965
19966
19967
19968
19969
19970
19971
19972
19973
19974
19975
19976
19977
19978
19979
19980
19981
19982
19983
19984
19985
19986
19987
19988
19989
19990
19991
19992
19993
19994
19995
19996
19997
19998
19999
20000
20001
20002
20003
20004
20005
20006
20007
20008
20009
20010
20011
20012
20013
20014
20015
20016
20017
20018
20019
20020
20021
20022
20023
20024
20025
20026
20027
20028
20029
20030
20031
20032
20033
20034
20035
20036
20037
20038
20039
20040
20041
20042
20043
20044
20045
20046
20047
20048
20049
20050
20051
20052
20053
20054
20055
20056
20057
20058
20059
20060
20061
20062
20063
20064
20065
20066
20067
20068
20069
20070
20071
20072
20073
20074
20075
20076
20077
20078
20079
20080
20081
20082
20083
20084
20085
20086
20087
20088
20089
20090
20091
20092
20093
20094
20095
20096
20097
20098
20099
20100
20101
20102
20103
20104
20105
20106
20107
20108
20109
20110
20111
20112
20113
20114
20115
20116
20117
20118
20119
20120
20121
20122
20123
20124
20125
20126
20127
20128
20129
20130
20131
20132
20133
20134
20135
20136
20137
20138
20139
20140
20141
20142
20143
20144
20145
20146
20147
20148
20149
20150
20151
20152
20153
20154
20155
20156
20157
20158
20159
20160
20161
20162
20163
20164
20165
20166
20167
20168
20169
20170
20171
20172
20173
20174
20175
20176
20177
20178
20179
20180
20181
20182
20183
20184
20185
20186
20187
20188
20189
20190
20191
20192
20193
20194
20195
20196
20197
20198
20199
20200
20201
20202
20203
20204
20205
20206
20207
20208
20209
20210
20211
20212
20213
20214
20215
20216
20217
20218
20219
20220
20221
20222
20223
20224
20225
20226
20227
20228
20229
20230
20231
20232
20233
20234
20235
20236
20237
20238
20239
20240
20241
20242
20243
20244
20245
20246
20247
20248
20249
20250
20251
20252
20253
20254
20255
20256
20257
20258
20259
20260
20261
20262
20263
20264
20265
20266
20267
20268
20269
20270
20271
20272
20273
20274
20275
20276
20277
20278
20279
20280
20281
20282
20283
20284
20285
20286
20287
20288
20289
20290
20291
20292
20293
20294
20295
20296
20297
20298
20299
20300
20301
20302
20303
20304
20305
20306
20307
20308
20309
20310
20311
20312
20313
20314
20315
20316
20317
20318
20319
20320
20321
20322
20323
20324
20325
20326
20327
20328
20329
20330
20331
20332
20333
20334
20335
20336
20337
20338
20339
20340
20341
20342
20343
20344
20345
20346
20347
20348
20349
20350
20351
20352
20353
20354
20355
20356
20357
20358
20359
20360
20361
20362
20363
20364
20365
20366
20367
20368
20369
20370
20371
20372
20373
20374
20375
20376
20377
20378
20379
20380
20381
20382
20383
20384
20385
20386
20387
20388
20389
20390
20391
20392
20393
20394
20395
20396
20397
20398
20399
20400
20401
20402
20403
20404
20405
20406
20407
20408
20409
20410
20411
20412
20413
20414
20415
20416
20417
20418
20419
20420
20421
20422
20423
20424
20425
20426
20427
20428
20429
20430
20431
20432
20433
20434
20435
20436
20437
20438
20439
20440
20441
20442
20443
20444
20445
20446
20447
20448
20449
20450
20451
20452
20453
20454
20455
20456
20457
20458
20459
20460
20461
20462
20463
20464
20465
20466
20467
20468
20469
20470
20471
20472
20473
20474
20475
20476
20477
20478
20479
20480
20481
20482
20483
20484
20485
20486
20487
20488
20489
20490
20491
20492
20493
20494
20495
20496
20497
20498
20499
20500
20501
20502
20503
20504
20505
20506
20507
20508
20509
20510
20511
20512
20513
20514
20515
20516
20517
20518
20519
20520
20521
20522
20523
20524
20525
20526
20527
20528
20529
20530
20531
20532
20533
20534
20535
20536
20537
20538
20539
20540
20541
20542
20543
20544
20545
20546
20547
20548
20549
20550
20551
20552
20553
20554
20555
20556
20557
20558
20559
20560
20561
20562
20563
20564
20565
20566
20567
20568
20569
20570
20571
20572
20573
20574
20575
20576
20577
20578
20579
20580
20581
20582
20583
20584
20585
20586
20587
20588
20589
20590
20591
20592
20593
20594
20595
20596
20597
20598
20599
20600
20601
20602
20603
20604
20605
20606
20607
20608
20609
20610
20611
20612
20613
20614
20615
20616
20617
20618
20619
20620
20621
20622
20623
20624
20625
20626
20627
20628
20629
20630
20631
20632
20633
20634
20635
20636
20637
20638
20639
20640
20641
20642
20643
20644
20645
20646
20647
20648
20649
20650
20651
20652
20653
20654
20655
20656
20657
20658
20659
20660
20661
20662
20663
20664
20665
20666
20667
20668
20669
20670
20671
20672
20673
20674
20675
20676
20677
20678
20679
20680
20681
20682
20683
20684
20685
20686
20687
20688
20689
20690
20691
20692
20693
20694
20695
20696
20697
20698
20699
20700
20701
20702
20703
20704
20705
20706
20707
20708
20709
20710
20711
20712
20713
20714
20715
20716
20717
20718
20719
20720
20721
20722
20723
20724
20725
20726
20727
20728
20729
20730
20731
20732
20733
20734
20735
20736
20737
20738
20739
20740
20741
20742
20743
20744
20745
20746
20747
20748
20749
20750
20751
20752
20753
20754
20755
20756
20757
20758
20759
20760
20761
20762
20763
20764
20765
20766
20767
20768
20769
20770
20771
20772
20773
20774
20775
20776
20777
20778
20779
20780
20781
20782
20783
20784
20785
20786
20787
20788
20789
20790
20791
20792
20793
20794
20795
20796
20797
20798
20799
20800
20801
20802
20803
20804
20805
20806
20807
20808
20809
20810
20811
20812
20813
20814
20815
20816
20817
20818
20819
20820
20821
20822
20823
20824
20825
20826
20827
20828
20829
20830
20831
20832
20833
20834
20835
20836
20837
20838
20839
20840
20841
20842
20843
20844
20845
20846
20847
20848
20849
20850
20851
20852
20853
20854
20855
20856
20857
20858
20859
20860
20861
20862
20863
20864
20865
20866
20867
20868
20869
20870
20871
20872
20873
20874
20875
20876
20877
20878
20879
20880
20881
20882
20883
20884
20885
20886
20887
20888
20889
20890
20891
20892
20893
20894
20895
20896
20897
20898
20899
20900
20901
20902
20903
20904
20905
20906
20907
20908
20909
20910
20911
20912
20913
20914
20915
20916
20917
20918
20919
20920
20921
20922
20923
20924
20925
20926
20927
20928
20929
20930
20931
20932
20933
20934
20935
20936
20937
20938
20939
20940
20941
20942
20943
20944
20945
20946
20947
20948
20949
20950
20951
20952
20953
20954
20955
20956
20957
20958
20959
20960
20961
20962
20963
20964
20965
20966
20967
20968
20969
20970
20971
20972
20973
20974
20975
20976
20977
20978
20979
20980
20981
20982
20983
20984
20985
20986
20987
20988
20989
20990
20991
20992
20993
20994
20995
20996
20997
20998
20999
21000
21001
21002
21003
21004
21005
21006
21007
21008
21009
21010
21011
21012
21013
21014
21015
21016
21017
21018
21019
21020
21021
21022
21023
21024
21025
21026
21027
21028
21029
21030
21031
21032
21033
21034
21035
21036
21037
21038
21039
21040
21041
21042
21043
21044
21045
21046
21047
21048
21049
21050
21051
21052
21053
21054
21055
21056
21057
21058
21059
21060
21061
21062
21063
21064
21065
21066
21067
21068
21069
21070
21071
21072
21073
21074
21075
21076
21077
21078
21079
21080
21081
21082
21083
21084
21085
21086
21087
21088
21089
21090
21091
21092
21093
21094
21095
21096
21097
21098
21099
21100
21101
21102
21103
21104
21105
21106
21107
21108
21109
21110
21111
21112
21113
21114
21115
21116
21117
21118
21119
21120
21121
21122
21123
21124
21125
21126
21127
21128
21129
21130
21131
21132
21133
21134
21135
21136
21137
21138
21139
21140
21141
21142
21143
21144
21145
21146
21147
21148
21149
21150
21151
21152
21153
21154
21155
21156
21157
21158
21159
21160
21161
21162
21163
21164
21165
21166
21167
21168
21169
21170
21171
21172
21173
21174
21175
21176
21177
21178
21179
21180
21181
21182
21183
21184
21185
21186
21187
21188
21189
21190
21191
21192
21193
21194
21195
21196
21197
21198
21199
21200
21201
21202
21203
21204
21205
21206
21207
21208
21209
21210
21211
21212
21213
21214
21215
21216
21217
21218
21219
21220
21221
21222
21223
21224
21225
21226
21227
21228
21229
21230
21231
21232
21233
21234
21235
21236
21237
21238
21239
21240
21241
21242
21243
21244
21245
21246
21247
21248
21249
21250
21251
21252
21253
21254
21255
21256
21257
21258
21259
21260
21261
21262
21263
21264
21265
21266
21267
21268
21269
21270
21271
21272
21273
21274
21275
21276
21277
21278
21279
21280
21281
21282
21283
21284
21285
21286
21287
21288
21289
21290
21291
21292
21293
21294
21295
21296
21297
21298
21299
21300
21301
21302
21303
21304
21305
21306
21307
21308
21309
21310
21311
21312
21313
21314
21315
21316
21317
21318
21319
21320
21321
21322
21323
21324
21325
21326
21327
21328
21329
21330
21331
21332
21333
21334
21335
21336
21337
21338
21339
21340
21341
21342
21343
21344
21345
21346
21347
21348
21349
21350
21351
21352
21353
21354
21355
21356
21357
21358
21359
21360
21361
21362
21363
21364
21365
21366
21367
21368
21369
21370
21371
21372
21373
21374
21375
21376
21377
21378
21379
21380
21381
21382
21383
21384
21385
21386
21387
21388
21389
21390
21391
21392
21393
21394
21395
21396
21397
21398
21399
21400
21401
21402
21403
21404
21405
21406
21407
21408
21409
21410
21411
21412
21413
21414
21415
21416
21417
21418
21419
21420
21421
21422
21423
21424
21425
21426
21427
21428
21429
21430
21431
21432
21433
21434
21435
21436
21437
21438
21439
21440
21441
21442
21443
21444
21445
21446
21447
21448
21449
21450
21451
21452
21453
21454
21455
21456
21457
21458
21459
21460
21461
21462
21463
21464
21465
21466
21467
21468
21469
21470
21471
21472
21473
21474
21475
21476
21477
21478
21479
21480
21481
21482
21483
21484
21485
21486
21487
21488
21489
21490
21491
21492
21493
21494
21495
21496
21497
21498
21499
21500
21501
21502
21503
21504
21505
21506
21507
21508
21509
21510
21511
21512
21513
21514
21515
21516
21517
21518
21519
21520
21521
21522
21523
21524
21525
21526
21527
21528
21529
21530
21531
21532
21533
21534
21535
21536
21537
21538
21539
21540
21541
21542
21543
21544
21545
21546
21547
21548
21549
21550
21551
21552
21553
21554
21555
21556
21557
21558
21559
21560
21561
21562
21563
21564
21565
21566
21567
21568
21569
21570
21571
21572
21573
21574
21575
21576
21577
21578
21579
21580
21581
21582
21583
21584
21585
21586
21587
21588
21589
21590
21591
21592
21593
21594
21595
21596
21597
21598
21599
21600
21601
21602
21603
21604
21605
21606
21607
21608
21609
21610
21611
21612
21613
21614
21615
21616
21617
21618
21619
21620
21621
21622
21623
21624
21625
21626
21627
21628
21629
21630
21631
21632
21633
21634
21635
21636
21637
21638
21639
21640
21641
21642
21643
21644
21645
21646
21647
21648
21649
21650
21651
21652
21653
21654
21655
21656
21657
21658
21659
21660
21661
21662
21663
21664
21665
21666
21667
21668
21669
21670
21671
21672
21673
21674
21675
21676
21677
21678
21679
21680
21681
21682
21683
21684
21685
21686
21687
21688
21689
21690
21691
21692
21693
21694
21695
21696
21697
21698
21699
21700
21701
21702
21703
21704
21705
21706
21707
21708
21709
21710
21711
21712
21713
21714
21715
21716
21717
21718
21719
21720
21721
21722
21723
21724
21725
21726
21727
21728
21729
21730
21731
21732
21733
21734
21735
21736
21737
21738
21739
21740
21741
21742
21743
21744
21745
21746
21747
21748
21749
21750
21751
21752
21753
21754
21755
21756
21757
21758
21759
21760
21761
21762
21763
21764
21765
21766
21767
21768
21769
21770
21771
21772
21773
21774
21775
21776
21777
21778
21779
21780
21781
21782
21783
21784
21785
21786
21787
21788
21789
21790
21791
21792
21793
21794
21795
21796
21797
21798
21799
21800
21801
21802
21803
21804
21805
21806
21807
21808
21809
21810
21811
21812
21813
21814
21815
21816
21817
21818
21819
21820
21821
21822
21823
21824
21825
21826
21827
21828
21829
21830
21831
21832
21833
21834
21835
21836
21837
21838
21839
21840
21841
21842
21843
21844
21845
21846
21847
21848
21849
21850
21851
21852
21853
21854
21855
21856
21857
21858
21859
21860
21861
21862
21863
21864
21865
21866
21867
21868
21869
21870
21871
21872
21873
21874
21875
21876
21877
21878
21879
21880
21881
21882
21883
21884
21885
21886
21887
21888
21889
21890
21891
21892
21893
21894
21895
21896
21897
21898
21899
21900
21901
21902
21903
21904
21905
21906
21907
21908
21909
21910
21911
21912
21913
21914
21915
21916
21917
21918
21919
21920
21921
21922
21923
21924
21925
21926
21927
21928
21929
21930
21931
21932
21933
21934
21935
21936
21937
21938
21939
21940
21941
21942
21943
21944
21945
21946
21947
21948
21949
21950
21951
21952
21953
21954
21955
21956
21957
21958
21959
21960
21961
21962
21963
21964
21965
21966
21967
21968
21969
21970
21971
21972
21973
21974
21975
21976
21977
21978
21979
21980
21981
21982
21983
21984
21985
21986
21987
21988
21989
21990
21991
21992
21993
21994
21995
21996
21997
21998
21999
22000
22001
22002
22003
22004
22005
22006
22007
22008
22009
22010
22011
22012
22013
22014
22015
22016
22017
22018
22019
22020
22021
22022
22023
22024
22025
22026
22027
22028
22029
22030
22031
22032
22033
22034
22035
22036
22037
22038
22039
22040
22041
22042
22043
22044
22045
22046
22047
22048
22049
22050
22051
22052
22053
22054
22055
22056
22057
22058
22059
22060
22061
22062
22063
22064
22065
22066
22067
22068
22069
22070
22071
22072
22073
22074
22075
22076
22077
22078
22079
22080
22081
22082
22083
22084
22085
22086
22087
22088
22089
22090
22091
22092
22093
22094
22095
22096
22097
22098
22099
22100
22101
22102
22103
22104
22105
22106
22107
22108
22109
22110
22111
22112
22113
22114
22115
22116
22117
22118
22119
22120
22121
22122
22123
22124
22125
22126
22127
22128
22129
22130
22131
22132
22133
22134
22135
22136
22137
22138
22139
22140
22141
22142
22143
22144
22145
22146
22147
22148
22149
22150
22151
22152
22153
22154
22155
22156
22157
22158
22159
22160
22161
22162
22163
22164
22165
22166
22167
22168
22169
22170
22171
22172
22173
22174
22175
22176
22177
22178
22179
22180
22181
22182
22183
22184
22185
22186
22187
22188
22189
22190
22191
22192
22193
22194
22195
22196
22197
22198
22199
22200
22201
22202
22203
22204
22205
22206
22207
22208
22209
22210
22211
22212
22213
22214
22215
22216
22217
22218
22219
22220
22221
22222
22223
22224
22225
22226
22227
22228
22229
22230
22231
22232
22233
22234
22235
22236
22237
22238
22239
22240
22241
22242
22243
22244
22245
22246
22247
22248
22249
22250
22251
22252
22253
22254
22255
22256
22257
22258
22259
22260
22261
22262
22263
22264
22265
22266
22267
22268
22269
22270
22271
22272
22273
22274
22275
22276
22277
22278
22279
22280
22281
22282
22283
22284
22285
22286
22287
22288
22289
22290
22291
22292
22293
22294
22295
22296
22297
22298
22299
22300
22301
22302
22303
22304
22305
22306
22307
22308
22309
22310
22311
22312
22313
22314
22315
22316
22317
22318
22319
22320
22321
22322
22323
22324
22325
22326
22327
22328
22329
22330
22331
22332
22333
22334
22335
22336
22337
22338
22339
22340
22341
22342
22343
22344
22345
22346
22347
22348
22349
22350
22351
22352
22353
22354
22355
22356
22357
22358
22359
22360
22361
22362
22363
22364
22365
22366
22367
22368
22369
22370
22371
22372
22373
22374
22375
22376
22377
22378
22379
22380
22381
22382
22383
22384
22385
22386
22387
22388
22389
22390
22391
22392
22393
22394
22395
22396
22397
22398
22399
22400
22401
22402
22403
22404
22405
22406
22407
22408
22409
22410
22411
22412
22413
22414
22415
22416
22417
22418
22419
22420
22421
22422
22423
22424
22425
22426
22427
22428
22429
22430
22431
22432
22433
22434
22435
22436
22437
22438
22439
22440
22441
22442
22443
22444
22445
22446
22447
22448
22449
22450
22451
22452
22453
22454
22455
22456
22457
22458
22459
22460
22461
22462
22463
22464
22465
22466
22467
22468
22469
22470
22471
22472
22473
22474
22475
22476
22477
22478
22479
22480
22481
22482
22483
22484
22485
22486
22487
22488
22489
22490
22491
22492
22493
22494
22495
22496
22497
22498
22499
22500
22501
22502
22503
22504
22505
22506
22507
22508
22509
22510
22511
22512
22513
22514
22515
22516
22517
22518
22519
22520
22521
22522
22523
22524
22525
22526
22527
22528
22529
22530
22531
22532
22533
22534
22535
22536
22537
22538
22539
22540
22541
22542
22543
22544
22545
22546
22547
22548
22549
22550
22551
22552
22553
22554
22555
22556
22557
22558
22559
22560
22561
22562
22563
22564
22565
22566
22567
22568
22569
22570
22571
22572
22573
22574
22575
22576
22577
22578
22579
22580
22581
22582
22583
22584
22585
22586
22587
22588
22589
22590
22591
22592
22593
22594
22595
22596
22597
22598
22599
22600
22601
22602
22603
22604
22605
22606
22607
22608
22609
22610
22611
22612
22613
22614
22615
22616
22617
22618
22619
22620
22621
22622
22623
22624
22625
22626
22627
22628
22629
22630
22631
22632
22633
22634
22635
22636
22637
22638
22639
22640
22641
22642
22643
22644
22645
22646
22647
22648
22649
22650
22651
22652
22653
22654
22655
22656
22657
22658
22659
22660
22661
22662
22663
22664
22665
22666
22667
22668
22669
22670
22671
22672
22673
22674
22675
22676
22677
22678
22679
22680
22681
22682
22683
22684
22685
22686
22687
22688
22689
22690
22691
22692
22693
22694
22695
22696
22697
22698
22699
22700
22701
22702
22703
22704
22705
22706
22707
22708
22709
22710
22711
22712
22713
22714
22715
22716
22717
22718
22719
22720
22721
22722
22723
22724
22725
22726
22727
22728
22729
22730
22731
22732
22733
22734
22735
22736
22737
22738
22739
22740
22741
22742
22743
22744
22745
22746
22747
22748
22749
22750
22751
22752
22753
22754
22755
22756
22757
22758
22759
22760
22761
22762
22763
22764
22765
22766
22767
22768
22769
22770
22771
22772
22773
22774
22775
22776
22777
22778
22779
22780
22781
22782
22783
22784
22785
22786
22787
22788
22789
22790
22791
22792
22793
22794
22795
22796
22797
22798
22799
22800
22801
22802
22803
22804
22805
22806
22807
22808
22809
22810
22811
22812
22813
22814
22815
22816
22817
22818
22819
22820
22821
22822
22823
22824
22825
22826
22827
22828
22829
22830
22831
22832
22833
22834
22835
22836
22837
22838
22839
22840
22841
22842
22843
22844
22845
22846
22847
22848
22849
22850
22851
22852
22853
22854
22855
22856
22857
22858
22859
22860
22861
22862
22863
22864
22865
22866
22867
22868
22869
22870
22871
22872
22873
22874
22875
22876
22877
22878
22879
22880
22881
22882
22883
22884
22885
22886
22887
22888
22889
22890
22891
22892
22893
22894
22895
22896
22897
22898
22899
22900
22901
22902
22903
22904
22905
22906
22907
22908
22909
22910
22911
22912
22913
22914
22915
22916
22917
22918
22919
22920
22921
22922
22923
22924
22925
22926
22927
22928
22929
22930
22931
22932
22933
22934
22935
22936
22937
22938
22939
22940
22941
22942
22943
22944
22945
22946
22947
22948
22949
22950
22951
22952
22953
22954
22955
22956
22957
22958
22959
22960
22961
22962
22963
22964
22965
22966
22967
22968
22969
22970
22971
22972
22973
22974
22975
22976
22977
22978
22979
22980
22981
22982
22983
22984
22985
22986
22987
22988
22989
22990
22991
22992
22993
22994
22995
22996
22997
22998
22999
23000
23001
23002
23003
23004
23005
23006
23007
23008
23009
23010
23011
23012
23013
23014
23015
23016
23017
23018
23019
23020
23021
23022
23023
23024
23025
23026
23027
23028
23029
23030
23031
23032
23033
23034
23035
23036
23037
23038
23039
23040
23041
23042
23043
23044
23045
23046
23047
23048
23049
23050
23051
23052
23053
23054
23055
23056
23057
23058
23059
23060
23061
23062
23063
23064
23065
23066
23067
23068
23069
23070
23071
23072
23073
23074
23075
23076
23077
23078
23079
23080
23081
23082
23083
23084
23085
23086
23087
23088
23089
23090
23091
23092
23093
23094
23095
23096
23097
23098
23099
23100
23101
23102
23103
23104
23105
23106
23107
23108
23109
23110
23111
23112
23113
23114
23115
23116
23117
23118
23119
23120
23121
23122
23123
23124
23125
23126
23127
23128
23129
23130
23131
23132
23133
23134
23135
23136
23137
23138
23139
23140
23141
23142
23143
23144
23145
23146
23147
23148
23149
23150
23151
23152
23153
23154
23155
23156
23157
23158
23159
23160
23161
23162
23163
23164
23165
23166
23167
23168
23169
23170
23171
23172
23173
23174
23175
23176
23177
23178
23179
23180
23181
23182
23183
23184
23185
23186
23187
23188
23189
23190
23191
23192
23193
23194
23195
23196
23197
23198
23199
23200
23201
23202
23203
23204
23205
23206
23207
23208
23209
23210
23211
23212
23213
23214
23215
23216
23217
23218
23219
23220
23221
23222
23223
23224
23225
23226
23227
23228
23229
23230
23231
23232
23233
23234
23235
23236
23237
23238
23239
23240
23241
23242
23243
23244
23245
23246
23247
23248
23249
23250
23251
23252
23253
23254
23255
23256
23257
23258
23259
23260
23261
23262
23263
23264
23265
23266
23267
23268
23269
23270
23271
23272
23273
23274
23275
23276
23277
23278
23279
23280
23281
23282
23283
23284
23285
23286
23287
23288
23289
23290
23291
23292
23293
23294
23295
23296
23297
23298
23299
23300
23301
23302
23303
23304
23305
23306
23307
23308
23309
23310
23311
23312
23313
23314
23315
23316
23317
23318
23319
23320
23321
23322
23323
23324
23325
23326
23327
23328
23329
23330
23331
23332
23333
23334
23335
23336
23337
23338
23339
23340
23341
23342
23343
23344
23345
23346
23347
23348
23349
23350
23351
23352
23353
23354
23355
23356
23357
23358
23359
23360
23361
23362
23363
23364
23365
23366
23367
23368
23369
23370
23371
23372
23373
23374
23375
23376
23377
23378
23379
23380
23381
23382
23383
23384
23385
23386
23387
23388
23389
23390
23391
23392
23393
23394
23395
23396
23397
23398
23399
23400
23401
23402
23403
23404
23405
23406
23407
23408
23409
23410
23411
23412
23413
23414
23415
23416
23417
23418
23419
23420
23421
23422
23423
23424
23425
23426
23427
23428
23429
23430
23431
23432
23433
23434
23435
23436
23437
23438
23439
23440
23441
23442
23443
23444
23445
23446
23447
23448
23449
23450
23451
23452
23453
23454
23455
23456
23457
23458
23459
23460
23461
23462
23463
23464
23465
23466
23467
23468
23469
23470
23471
23472
23473
23474
23475
23476
23477
23478
23479
23480
23481
23482
23483
23484
23485
23486
23487
23488
23489
23490
23491
23492
23493
23494
23495
23496
23497
23498
23499
23500
23501
23502
23503
23504
23505
23506
23507
23508
23509
23510
23511
23512
23513
23514
23515
23516
23517
23518
23519
23520
23521
23522
23523
23524
23525
23526
23527
23528
23529
23530
23531
23532
23533
23534
23535
23536
23537
23538
23539
23540
23541
23542
23543
23544
23545
23546
23547
23548
23549
23550
23551
23552
23553
23554
23555
23556
23557
23558
23559
23560
23561
23562
23563
23564
23565
23566
23567
23568
23569
23570
23571
23572
23573
23574
23575
23576
23577
23578
23579
23580
23581
23582
23583
23584
23585
23586
23587
23588
23589
23590
23591
23592
23593
23594
23595
23596
23597
23598
23599
23600
23601
23602
23603
23604
23605
23606
23607
23608
23609
23610
23611
23612
23613
23614
23615
23616
23617
23618
23619
23620
23621
23622
23623
23624
23625
23626
23627
23628
23629
23630
23631
23632
23633
23634
23635
23636
23637
23638
23639
23640
23641
23642
23643
23644
23645
23646
23647
23648
23649
23650
23651
23652
23653
23654
23655
23656
23657
23658
23659
23660
23661
23662
23663
23664
23665
23666
23667
23668
23669
23670
23671
23672
23673
23674
23675
23676
23677
23678
23679
23680
23681
23682
23683
23684
23685
23686
23687
23688
23689
23690
23691
23692
23693
23694
23695
23696
23697
23698
23699
23700
23701
23702
23703
23704
23705
23706
23707
23708
23709
23710
23711
23712
23713
23714
23715
23716
23717
23718
23719
23720
23721
23722
23723
23724
23725
23726
23727
23728
23729
23730
23731
23732
23733
23734
23735
23736
23737
23738
23739
23740
23741
23742
23743
23744
23745
23746
23747
23748
23749
23750
23751
23752
23753
23754
23755
23756
23757
23758
23759
23760
23761
23762
23763
23764
23765
23766
23767
23768
23769
23770
23771
23772
23773
23774
23775
23776
23777
23778
23779
23780
23781
23782
23783
23784
23785
23786
23787
23788
23789
23790
23791
23792
23793
23794
23795
23796
23797
23798
23799
23800
23801
23802
23803
23804
23805
23806
23807
23808
23809
23810
23811
23812
23813
23814
23815
23816
23817
23818
23819
23820
23821
23822
23823
23824
23825
23826
23827
23828
23829
23830
23831
23832
23833
23834
23835
23836
23837
23838
23839
23840
23841
23842
23843
23844
23845
23846
23847
23848
23849
23850
23851
23852
23853
23854
23855
23856
23857
23858
23859
23860
23861
23862
23863
23864
23865
23866
23867
23868
23869
23870
23871
23872
23873
23874
23875
23876
23877
23878
23879
23880
23881
23882
23883
23884
23885
23886
23887
23888
23889
23890
23891
23892
23893
23894
23895
23896
23897
23898
23899
23900
23901
23902
23903
23904
23905
23906
23907
23908
23909
23910
23911
23912
23913
23914
23915
23916
23917
23918
23919
23920
23921
23922
23923
23924
23925
23926
23927
23928
23929
23930
23931
23932
23933
23934
23935
23936
23937
23938
23939
23940
23941
23942
23943
23944
23945
23946
23947
23948
23949
23950
23951
23952
23953
23954
23955
23956
23957
23958
23959
23960
23961
23962
23963
23964
23965
23966
23967
23968
23969
23970
23971
23972
23973
23974
23975
23976
23977
23978
23979
23980
23981
23982
23983
23984
23985
23986
23987
23988
23989
23990
23991
23992
23993
23994
23995
23996
23997
23998
23999
24000
24001
24002
24003
24004
24005
24006
24007
24008
24009
24010
24011
24012
24013
24014
24015
24016
24017
24018
24019
24020
24021
24022
24023
24024
24025
24026
24027
24028
24029
24030
24031
24032
24033
24034
24035
24036
24037
24038
24039
24040
24041
24042
24043
24044
24045
24046
24047
24048
24049
24050
24051
24052
24053
24054
24055
24056
24057
24058
24059
24060
24061
24062
24063
24064
24065
24066
24067
24068
24069
24070
24071
24072
24073
24074
24075
24076
24077
24078
24079
24080
24081
24082
24083
24084
24085
24086
24087
24088
24089
24090
24091
24092
24093
24094
24095
24096
24097
24098
24099
24100
24101
24102
24103
24104
24105
24106
24107
24108
24109
24110
24111
24112
24113
24114
24115
24116
24117
24118
24119
24120
24121
24122
24123
24124
24125
24126
24127
24128
24129
24130
24131
24132
24133
24134
24135
24136
24137
24138
24139
24140
24141
24142
24143
24144
24145
24146
24147
24148
24149
24150
24151
24152
24153
24154
24155
24156
24157
24158
24159
24160
24161
24162
24163
24164
24165
24166
24167
24168
24169
24170
24171
24172
24173
24174
24175
24176
24177
24178
24179
24180
24181
24182
24183
24184
24185
24186
24187
24188
24189
24190
24191
24192
24193
24194
24195
24196
24197
24198
24199
24200
24201
24202
24203
24204
24205
24206
24207
24208
24209
24210
24211
24212
24213
24214
24215
24216
24217
24218
24219
24220
24221
24222
24223
24224
24225
24226
24227
24228
24229
24230
24231
24232
24233
24234
24235
24236
24237
24238
24239
24240
24241
24242
24243
24244
24245
24246
24247
24248
24249
24250
24251
24252
24253
24254
24255
24256
24257
24258
24259
24260
24261
24262
24263
24264
24265
24266
24267
24268
24269
24270
24271
24272
24273
24274
24275
24276
24277
24278
24279
24280
24281
24282
24283
24284
24285
24286
24287
24288
24289
24290
24291
24292
24293
24294
24295
24296
24297
24298
24299
24300
24301
24302
24303
24304
24305
24306
24307
24308
24309
24310
24311
24312
24313
24314
24315
24316
24317
24318
24319
24320
24321
24322
24323
24324
24325
24326
24327
24328
24329
24330
24331
24332
24333
24334
24335
24336
24337
24338
24339
24340
24341
24342
24343
24344
24345
24346
24347
24348
24349
24350
24351
24352
24353
24354
24355
24356
24357
24358
24359
24360
24361
24362
24363
24364
24365
24366
24367
24368
24369
24370
24371
24372
24373
24374
24375
24376
24377
24378
24379
24380
24381
24382
24383
24384
24385
24386
24387
24388
24389
24390
24391
24392
24393
24394
24395
24396
24397
24398
24399
24400
24401
24402
24403
24404
24405
24406
24407
24408
24409
24410
24411
24412
24413
24414
24415
24416
24417
24418
24419
24420
24421
24422
24423
24424
24425
24426
24427
24428
24429
24430
24431
24432
24433
24434
24435
24436
24437
24438
24439
24440
24441
24442
24443
24444
24445
24446
24447
24448
24449
24450
24451
24452
24453
24454
24455
24456
24457
24458
24459
24460
24461
24462
24463
24464
24465
24466
24467
24468
24469
24470
24471
24472
24473
24474
24475
24476
24477
24478
24479
24480
24481
24482
24483
24484
24485
24486
24487
24488
24489
24490
24491
24492
24493
24494
24495
24496
24497
24498
24499
24500
24501
24502
24503
24504
24505
24506
24507
24508
24509
24510
24511
24512
24513
24514
24515
24516
24517
24518
24519
24520
24521
24522
24523
24524
24525
24526
24527
24528
24529
24530
24531
24532
24533
24534
24535
24536
24537
24538
24539
24540
24541
24542
24543
24544
24545
24546
24547
24548
24549
24550
24551
24552
24553
24554
24555
24556
24557
24558
24559
24560
24561
24562
24563
24564
24565
24566
24567
24568
24569
24570
24571
24572
24573
24574
24575
24576
24577
24578
24579
24580
24581
24582
24583
24584
24585
24586
24587
24588
24589
24590
24591
24592
24593
24594
24595
24596
24597
24598
24599
24600
24601
24602
24603
24604
24605
24606
24607
24608
24609
24610
24611
24612
24613
24614
24615
24616
24617
24618
24619
24620
24621
24622
24623
24624
24625
24626
24627
24628
24629
24630
24631
24632
24633
24634
24635
24636
24637
24638
24639
24640
24641
24642
24643
24644
24645
24646
24647
24648
24649
24650
24651
24652
24653
24654
24655
24656
24657
24658
24659
24660
24661
24662
24663
24664
24665
24666
24667
24668
24669
24670
24671
24672
24673
24674
24675
24676
24677
24678
24679
24680
24681
24682
24683
24684
24685
24686
24687
24688
24689
24690
24691
24692
24693
24694
24695
24696
24697
24698
24699
24700
24701
24702
24703
24704
24705
24706
24707
24708
24709
24710
24711
24712
24713
24714
24715
24716
24717
24718
24719
24720
24721
24722
24723
24724
24725
24726
24727
24728
24729
24730
24731
24732
24733
24734
24735
24736
24737
24738
24739
24740
24741
24742
24743
24744
24745
24746
24747
24748
24749
24750
24751
24752
24753
24754
24755
24756
24757
24758
24759
24760
24761
24762
24763
24764
24765
24766
24767
24768
24769
24770
24771
24772
24773
24774
24775
24776
24777
24778
24779
24780
24781
24782
24783
24784
24785
24786
24787
24788
24789
24790
24791
24792
24793
24794
24795
24796
24797
24798
24799
24800
24801
24802
24803
24804
24805
24806
24807
24808
24809
24810
24811
24812
24813
24814
24815
24816
24817
24818
24819
24820
24821
24822
24823
24824
24825
24826
24827
24828
24829
24830
24831
24832
24833
24834
24835
24836
24837
24838
24839
24840
24841
24842
24843
24844
24845
24846
24847
24848
24849
24850
24851
24852
24853
24854
24855
24856
24857
24858
24859
24860
24861
24862
24863
24864
24865
24866
24867
24868
24869
24870
24871
24872
24873
24874
24875
24876
24877
24878
24879
24880
24881
24882
24883
24884
24885
24886
24887
24888
24889
24890
24891
24892
24893
24894
24895
24896
24897
24898
24899
24900
24901
24902
24903
24904
24905
24906
24907
24908
24909
24910
24911
24912
24913
24914
24915
24916
24917
24918
24919
24920
24921
24922
24923
24924
24925
24926
24927
24928
24929
24930
24931
24932
24933
24934
24935
24936
24937
24938
24939
24940
24941
24942
24943
24944
24945
24946
24947
24948
24949
24950
24951
24952
24953
24954
24955
24956
24957
24958
24959
24960
24961
24962
24963
24964
24965
24966
24967
24968
24969
24970
24971
24972
24973
24974
24975
24976
24977
24978
24979
24980
24981
24982
24983
24984
24985
24986
24987
24988
24989
24990
24991
24992
24993
24994
24995
24996
24997
24998
24999
25000
25001
25002
25003
25004
25005
25006
25007
25008
25009
25010
25011
25012
25013
25014
25015
25016
25017
25018
25019
25020
25021
25022
25023
25024
25025
25026
25027
25028
25029
25030
25031
25032
25033
25034
25035
25036
25037
25038
25039
25040
25041
25042
25043
25044
25045
25046
25047
25048
25049
25050
25051
25052
25053
25054
25055
25056
25057
25058
25059
25060
25061
25062
25063
25064
25065
25066
25067
25068
25069
25070
25071
25072
25073
25074
25075
25076
25077
25078
25079
25080
25081
25082
25083
25084
25085
25086
25087
25088
25089
25090
25091
25092
25093
25094
25095
25096
25097
25098
25099
25100
25101
25102
25103
25104
25105
25106
25107
25108
25109
25110
25111
25112
25113
25114
25115
25116
25117
25118
25119
25120
25121
25122
25123
25124
25125
25126
25127
25128
25129
25130
25131
25132
25133
25134
25135
25136
25137
25138
25139
25140
25141
25142
25143
25144
25145
25146
25147
25148
25149
25150
25151
25152
25153
25154
25155
25156
25157
25158
25159
25160
25161
25162
25163
25164
25165
25166
25167
25168
25169
25170
25171
25172
25173
25174
25175
25176
25177
25178
25179
25180
25181
25182
25183
25184
25185
25186
25187
25188
25189
25190
25191
25192
25193
25194
25195
25196
25197
25198
25199
25200
25201
25202
25203
25204
25205
25206
25207
25208
25209
25210
25211
25212
25213
25214
25215
25216
25217
25218
25219
25220
25221
25222
25223
25224
25225
25226
25227
25228
25229
25230
25231
25232
25233
25234
25235
25236
25237
25238
25239
25240
25241
25242
25243
25244
25245
25246
25247
25248
25249
25250
25251
25252
25253
25254
25255
25256
25257
25258
25259
25260
25261
25262
25263
25264
25265
25266
25267
25268
25269
25270
25271
25272
25273
25274
25275
25276
25277
25278
25279
25280
25281
25282
25283
25284
25285
25286
25287
25288
25289
25290
25291
25292
25293
25294
25295
25296
25297
25298
25299
25300
25301
25302
25303
25304
25305
25306
25307
25308
25309
25310
25311
25312
25313
25314
25315
25316
25317
25318
25319
25320
25321
25322
25323
25324
25325
25326
25327
25328
25329
25330
25331
25332
25333
25334
25335
25336
25337
25338
25339
25340
25341
25342
25343
25344
25345
25346
25347
25348
25349
25350
25351
25352
25353
25354
25355
25356
25357
25358
25359
25360
25361
25362
25363
25364
25365
25366
25367
25368
25369
25370
25371
25372
25373
25374
25375
25376
25377
25378
25379
25380
25381
25382
25383
25384
25385
25386
25387
25388
25389
25390
25391
25392
25393
25394
25395
25396
25397
25398
25399
25400
25401
25402
25403
25404
25405
25406
25407
25408
25409
25410
25411
25412
25413
25414
25415
25416
25417
25418
25419
25420
25421
25422
25423
25424
25425
25426
25427
25428
25429
25430
25431
25432
25433
25434
25435
25436
25437
25438
25439
25440
25441
25442
25443
25444
25445
25446
25447
25448
25449
25450
25451
25452
25453
25454
25455
25456
25457
25458
25459
25460
25461
25462
25463
25464
25465
25466
25467
25468
25469
25470
25471
25472
25473
25474
25475
25476
25477
25478
25479
25480
25481
25482
25483
25484
25485
25486
25487
25488
25489
25490
25491
25492
25493
25494
25495
25496
25497
25498
25499
25500
25501
25502
25503
25504
25505
25506
25507
25508
25509
25510
25511
25512
25513
25514
25515
25516
25517
25518
25519
25520
25521
25522
25523
25524
25525
25526
25527
25528
25529
25530
25531
25532
25533
25534
25535
25536
25537
25538
25539
25540
25541
25542
25543
25544
25545
25546
25547
25548
25549
25550
25551
25552
25553
25554
25555
25556
25557
25558
25559
25560
25561
25562
25563
25564
25565
25566
25567
25568
25569
25570
25571
25572
25573
25574
25575
25576
25577
25578
25579
25580
25581
25582
25583
25584
25585
25586
25587
25588
25589
25590
25591
25592
25593
25594
25595
25596
25597
25598
25599
25600
25601
25602
25603
25604
25605
25606
25607
25608
25609
25610
25611
25612
25613
25614
25615
25616
25617
25618
25619
25620
25621
25622
25623
25624
25625
25626
25627
25628
25629
25630
25631
25632
25633
25634
25635
25636
25637
25638
25639
25640
25641
25642
25643
25644
25645
25646
25647
25648
25649
25650
25651
25652
25653
25654
25655
25656
25657
25658
25659
25660
25661
25662
25663
25664
25665
25666
25667
25668
25669
25670
25671
25672
25673
25674
25675
25676
25677
25678
25679
25680
25681
25682
25683
25684
25685
25686
25687
25688
25689
25690
25691
25692
25693
25694
25695
25696
25697
25698
25699
25700
25701
25702
25703
25704
25705
25706
25707
25708
25709
25710
25711
25712
25713
25714
25715
25716
25717
25718
25719
25720
25721
25722
25723
25724
25725
25726
25727
25728
25729
25730
25731
25732
25733
25734
25735
25736
25737
25738
25739
25740
25741
25742
25743
25744
25745
25746
25747
25748
25749
25750
25751
25752
25753
25754
25755
25756
25757
25758
25759
25760
25761
25762
25763
25764
25765
25766
25767
25768
25769
25770
25771
25772
25773
25774
25775
25776
25777
25778
25779
25780
25781
25782
25783
25784
25785
25786
25787
25788
25789
25790
25791
25792
25793
25794
25795
25796
25797
25798
25799
25800
25801
25802
25803
25804
25805
25806
25807
25808
25809
25810
25811
25812
25813
25814
25815
25816
25817
25818
25819
25820
25821
25822
25823
25824
25825
25826
25827
25828
25829
25830
25831
25832
25833
25834
25835
25836
25837
25838
25839
25840
25841
25842
25843
25844
25845
25846
25847
25848
25849
25850
25851
25852
25853
25854
25855
25856
25857
25858
25859
25860
25861
25862
25863
25864
25865
25866
25867
25868
25869
25870
25871
25872
25873
25874
25875
25876
25877
25878
25879
25880
25881
25882
25883
25884
25885
25886
25887
25888
25889
25890
25891
25892
25893
25894
25895
25896
25897
25898
25899
25900
25901
25902
25903
25904
25905
25906
25907
25908
25909
25910
25911
25912
25913
25914
25915
25916
25917
25918
25919
25920
25921
25922
25923
25924
25925
25926
25927
25928
25929
25930
25931
25932
25933
25934
25935
25936
25937
25938
25939
25940
25941
25942
25943
25944
25945
25946
25947
25948
25949
25950
25951
25952
25953
25954
25955
25956
25957
25958
25959
25960
25961
25962
25963
25964
25965
25966
25967
25968
25969
25970
25971
25972
25973
25974
25975
25976
25977
25978
25979
25980
25981
25982
25983
25984
25985
25986
25987
25988
25989
25990
25991
25992
25993
25994
25995
25996
25997
25998
25999
26000
26001
26002
26003
26004
26005
26006
26007
26008
26009
26010
26011
26012
26013
26014
26015
26016
26017
26018
26019
26020
26021
26022
26023
26024
26025
26026
26027
26028
26029
26030
26031
26032
26033
26034
26035
26036
26037
26038
26039
26040
26041
26042
26043
26044
26045
26046
26047
26048
26049
26050
26051
26052
26053
26054
26055
26056
26057
26058
26059
26060
26061
26062
26063
26064
26065
26066
26067
26068
26069
26070
26071
26072
26073
26074
26075
26076
26077
26078
26079
26080
26081
26082
26083
26084
26085
26086
26087
26088
26089
26090
26091
26092
26093
26094
26095
26096
26097
26098
26099
26100
26101
26102
26103
26104
26105
26106
26107
26108
26109
26110
26111
26112
26113
26114
26115
26116
26117
26118
26119
26120
26121
26122
26123
26124
26125
26126
26127
26128
26129
26130
26131
26132
26133
26134
26135
26136
26137
26138
26139
26140
26141
26142
26143
26144
26145
26146
26147
26148
26149
26150
26151
26152
26153
26154
26155
26156
26157
26158
26159
26160
26161
26162
26163
26164
26165
26166
26167
26168
26169
26170
26171
26172
26173
26174
26175
26176
26177
26178
26179
26180
26181
26182
26183
26184
26185
26186
26187
26188
26189
26190
26191
26192
26193
26194
26195
26196
26197
26198
26199
26200
26201
26202
26203
26204
26205
26206
26207
26208
26209
26210
26211
26212
26213
26214
26215
26216
26217
26218
26219
26220
26221
26222
26223
26224
26225
26226
26227
26228
26229
26230
26231
26232
26233
26234
26235
26236
26237
26238
26239
26240
26241
26242
26243
26244
26245
26246
26247
26248
26249
26250
26251
26252
26253
26254
26255
26256
26257
26258
26259
26260
26261
26262
26263
26264
26265
26266
26267
26268
26269
26270
26271
26272
26273
26274
26275
26276
26277
26278
26279
26280
26281
26282
26283
26284
26285
26286
26287
26288
26289
26290
26291
26292
26293
26294
26295
26296
26297
26298
26299
26300
26301
26302
26303
26304
26305
26306
26307
26308
26309
26310
26311
26312
26313
26314
26315
26316
26317
26318
26319
26320
26321
26322
26323
26324
26325
26326
26327
26328
26329
26330
26331
26332
26333
26334
26335
26336
26337
26338
26339
26340
26341
26342
26343
26344
26345
26346
26347
26348
26349
26350
26351
26352
26353
26354
26355
26356
26357
26358
26359
26360
26361
26362
26363
26364
26365
26366
26367
26368
26369
26370
26371
26372
26373
26374
26375
26376
26377
26378
26379
26380
26381
26382
26383
26384
26385
26386
26387
26388
26389
26390
26391
26392
26393
26394
26395
26396
26397
26398
26399
26400
26401
26402
26403
26404
26405
26406
26407
26408
26409
26410
26411
26412
26413
26414
26415
26416
26417
26418
26419
26420
26421
26422
26423
26424
26425
26426
26427
26428
26429
26430
26431
26432
26433
26434
26435
26436
26437
26438
26439
26440
26441
26442
26443
26444
26445
26446
26447
26448
26449
26450
26451
26452
26453
26454
26455
26456
26457
26458
26459
26460
26461
26462
26463
26464
26465
26466
26467
26468
26469
26470
26471
26472
26473
26474
26475
26476
26477
26478
26479
26480
26481
26482
26483
26484
26485
26486
26487
26488
26489
26490
26491
26492
26493
26494
26495
26496
26497
26498
26499
26500
26501
26502
26503
26504
26505
26506
26507
26508
26509
26510
26511
26512
26513
26514
26515
26516
26517
26518
26519
26520
26521
26522
26523
26524
26525
26526
26527
26528
26529
26530
26531
26532
26533
26534
26535
26536
26537
26538
26539
26540
26541
26542
26543
26544
26545
26546
26547
26548
26549
26550
26551
26552
26553
26554
26555
26556
26557
26558
26559
26560
26561
26562
26563
26564
26565
26566
26567
26568
26569
26570
26571
26572
26573
26574
26575
26576
26577
26578
26579
26580
26581
26582
26583
26584
26585
26586
26587
26588
26589
26590
26591
26592
26593
26594
26595
26596
26597
26598
26599
26600
26601
26602
26603
26604
26605
26606
26607
26608
26609
26610
26611
26612
26613
26614
26615
26616
26617
26618
26619
26620
26621
26622
26623
26624
26625
26626
26627
26628
26629
26630
26631
26632
26633
26634
26635
26636
26637
26638
26639
26640
26641
26642
26643
26644
26645
26646
26647
26648
26649
26650
26651
26652
26653
26654
26655
26656
26657
26658
26659
26660
26661
26662
26663
26664
26665
26666
26667
26668
26669
26670
26671
26672
26673
26674
26675
26676
26677
26678
26679
26680
26681
26682
26683
26684
26685
26686
26687
26688
26689
26690
26691
26692
26693
26694
26695
26696
26697
26698
26699
26700
26701
26702
26703
26704
26705
26706
26707
26708
26709
26710
26711
26712
26713
26714
26715
26716
26717
26718
26719
26720
26721
26722
26723
26724
26725
26726
26727
26728
26729
26730
26731
26732
26733
26734
26735
26736
26737
26738
26739
26740
26741
26742
26743
26744
26745
26746
26747
26748
26749
26750
26751
26752
26753
26754
26755
26756
26757
26758
26759
26760
26761
26762
26763
26764
26765
26766
26767
26768
26769
26770
26771
26772
26773
26774
26775
26776
26777
26778
26779
26780
26781
26782
26783
26784
26785
26786
26787
26788
26789
26790
26791
26792
26793
26794
26795
26796
26797
26798
26799
26800
26801
26802
26803
26804
26805
26806
26807
26808
26809
26810
26811
26812
26813
26814
26815
26816
26817
26818
26819
26820
26821
26822
26823
26824
26825
26826
26827
26828
26829
26830
26831
26832
26833
26834
26835
26836
26837
26838
26839
26840
26841
26842
26843
26844
26845
26846
26847
26848
26849
26850
26851
26852
26853
26854
26855
26856
26857
26858
26859
26860
26861
26862
26863
26864
26865
26866
26867
26868
26869
26870
26871
26872
26873
26874
26875
26876
26877
26878
26879
26880
26881
26882
26883
26884
26885
26886
26887
26888
26889
26890
26891
26892
26893
26894
26895
26896
26897
26898
26899
26900
26901
26902
26903
26904
26905
26906
26907
26908
26909
26910
26911
26912
26913
26914
26915
26916
26917
26918
26919
26920
26921
26922
26923
26924
26925
26926
26927
26928
26929
26930
26931
26932
26933
26934
26935
26936
26937
26938
26939
26940
26941
26942
26943
26944
26945
26946
26947
26948
26949
26950
26951
26952
26953
26954
26955
26956
26957
26958
26959
26960
26961
26962
26963
26964
26965
26966
26967
26968
26969
26970
26971
26972
26973
26974
26975
26976
26977
26978
26979
26980
26981
26982
26983
26984
26985
26986
26987
26988
26989
26990
26991
26992
26993
26994
26995
26996
26997
26998
26999
27000
27001
27002
27003
27004
27005
27006
27007
27008
27009
27010
27011
27012
27013
27014
27015
27016
27017
27018
27019
27020
27021
27022
27023
27024
27025
27026
27027
27028
27029
27030
27031
27032
27033
27034
27035
27036
27037
27038
27039
27040
27041
27042
27043
27044
27045
27046
27047
27048
27049
27050
27051
27052
27053
27054
27055
27056
27057
27058
27059
27060
27061
27062
27063
27064
27065
27066
27067
27068
27069
27070
27071
27072
27073
27074
27075
27076
27077
27078
27079
27080
27081
27082
27083
27084
27085
27086
27087
27088
27089
27090
27091
27092
27093
27094
27095
27096
27097
27098
27099
27100
27101
27102
27103
27104
27105
27106
27107
27108
27109
27110
27111
27112
27113
27114
27115
27116
27117
27118
27119
27120
27121
27122
27123
27124
27125
27126
27127
27128
27129
27130
27131
27132
27133
27134
27135
27136
27137
27138
27139
27140
27141
27142
27143
27144
27145
27146
27147
27148
27149
27150
27151
27152
27153
27154
27155
27156
27157
27158
27159
27160
27161
27162
27163
27164
27165
27166
27167
27168
27169
27170
27171
27172
27173
27174
27175
27176
27177
27178
27179
27180
27181
27182
27183
27184
27185
27186
27187
27188
27189
27190
27191
27192
27193
27194
27195
27196
27197
27198
27199
27200
27201
27202
27203
27204
27205
27206
27207
27208
27209
27210
27211
27212
27213
27214
27215
27216
27217
27218
27219
27220
27221
27222
27223
27224
27225
27226
27227
27228
27229
27230
27231
27232
27233
27234
27235
27236
27237
27238
27239
27240
27241
27242
27243
27244
27245
27246
27247
27248
27249
27250
27251
27252
27253
27254
27255
27256
27257
27258
27259
27260
27261
27262
27263
27264
27265
27266
27267
27268
27269
27270
27271
27272
27273
27274
27275
27276
27277
27278
27279
27280
27281
27282
27283
27284
27285
27286
27287
27288
27289
27290
27291
27292
27293
27294
27295
27296
27297
27298
27299
27300
27301
27302
27303
27304
27305
27306
27307
27308
27309
27310
27311
27312
27313
27314
27315
27316
27317
27318
27319
27320
27321
27322
27323
27324
27325
27326
27327
27328
27329
27330
27331
27332
27333
27334
27335
27336
27337
27338
27339
27340
27341
27342
27343
27344
27345
27346
27347
27348
27349
27350
27351
27352
27353
27354
27355
27356
27357
27358
27359
27360
27361
27362
27363
27364
27365
27366
27367
27368
27369
27370
27371
27372
27373
27374
27375
27376
27377
27378
27379
27380
27381
27382
27383
27384
27385
27386
27387
27388
27389
27390
27391
27392
27393
27394
27395
27396
27397
27398
27399
27400
27401
27402
27403
27404
27405
27406
27407
27408
27409
27410
27411
27412
27413
27414
27415
27416
27417
27418
27419
27420
27421
27422
27423
27424
27425
27426
27427
27428
27429
27430
27431
27432
27433
27434
27435
27436
27437
27438
27439
27440
27441
27442
27443
27444
27445
27446
27447
27448
27449
27450
27451
27452
27453
27454
27455
27456
27457
27458
27459
27460
27461
27462
27463
27464
27465
27466
27467
27468
27469
27470
27471
27472
27473
27474
27475
27476
27477
27478
27479
27480
27481
27482
27483
27484
27485
27486
27487
27488
27489
27490
27491
27492
27493
27494
27495
27496
27497
27498
27499
27500
27501
27502
27503
27504
27505
27506
27507
27508
27509
27510
27511
27512
27513
27514
27515
27516
27517
27518
27519
27520
27521
27522
27523
27524
27525
27526
27527
27528
27529
27530
27531
27532
27533
27534
27535
27536
27537
27538
27539
27540
27541
27542
27543
27544
27545
27546
27547
27548
27549
27550
27551
27552
27553
27554
27555
27556
27557
27558
27559
27560
27561
27562
27563
27564
27565
27566
27567
27568
27569
27570
27571
27572
27573
27574
27575
27576
27577
27578
27579
27580
27581
27582
27583
27584
27585
27586
27587
27588
27589
27590
27591
27592
27593
27594
27595
27596
27597
27598
27599
27600
27601
27602
27603
27604
27605
27606
27607
27608
27609
27610
27611
27612
27613
27614
27615
27616
27617
27618
27619
27620
27621
27622
27623
27624
27625
27626
27627
27628
27629
27630
27631
27632
27633
27634
27635
27636
27637
27638
27639
27640
27641
27642
27643
27644
27645
27646
27647
27648
27649
27650
27651
27652
27653
27654
27655
27656
27657
27658
27659
27660
27661
27662
27663
27664
27665
27666
27667
27668
27669
27670
27671
27672
27673
27674
27675
27676
27677
27678
27679
27680
27681
27682
27683
27684
27685
27686
27687
27688
27689
27690
27691
27692
27693
27694
27695
27696
27697
27698
27699
27700
27701
27702
27703
27704
27705
27706
27707
27708
27709
27710
27711
27712
27713
27714
27715
27716
27717
27718
27719
27720
27721
27722
27723
27724
27725
27726
27727
27728
27729
27730
27731
27732
27733
27734
27735
27736
27737
27738
27739
27740
27741
27742
27743
27744
27745
27746
27747
27748
27749
27750
27751
27752
27753
27754
27755
27756
27757
27758
27759
27760
27761
27762
27763
27764
27765
27766
27767
27768
27769
27770
27771
27772
27773
27774
27775
27776
27777
27778
27779
27780
27781
27782
27783
27784
27785
27786
27787
27788
27789
27790
27791
27792
27793
27794
27795
27796
27797
27798
27799
27800
27801
27802
27803
27804
27805
27806
27807
27808
27809
27810
27811
27812
27813
27814
27815
27816
27817
27818
27819
27820
27821
27822
27823
27824
27825
27826
27827
27828
27829
27830
27831
27832
27833
27834
27835
27836
27837
27838
27839
27840
27841
27842
27843
27844
27845
27846
27847
27848
27849
27850
27851
27852
27853
27854
27855
27856
27857
27858
27859
27860
27861
27862
27863
27864
27865
27866
27867
27868
27869
27870
27871
27872
27873
27874
27875
27876
27877
27878
27879
27880
27881
27882
27883
27884
27885
27886
27887
27888
27889
27890
27891
27892
27893
27894
27895
27896
27897
27898
27899
27900
27901
27902
27903
27904
27905
27906
27907
27908
27909
27910
27911
27912
27913
27914
27915
27916
27917
27918
27919
27920
27921
27922
27923
27924
27925
27926
27927
27928
27929
27930
27931
27932
27933
27934
27935
27936
27937
27938
27939
27940
27941
27942
27943
27944
27945
27946
27947
27948
27949
27950
27951
27952
27953
27954
27955
27956
27957
27958
27959
27960
27961
27962
27963
27964
27965
27966
27967
27968
27969
27970
27971
27972
27973
27974
27975
27976
27977
27978
27979
27980
27981
27982
27983
27984
27985
27986
27987
27988
27989
27990
27991
27992
27993
27994
27995
27996
27997
27998
27999
28000
28001
28002
28003
28004
28005
28006
28007
28008
28009
28010
28011
28012
28013
28014
28015
28016
28017
28018
28019
28020
28021
28022
28023
28024
28025
28026
28027
28028
28029
28030
28031
28032
28033
28034
28035
28036
28037
28038
28039
28040
28041
28042
28043
28044
28045
28046
28047
28048
28049
28050
28051
28052
28053
28054
28055
28056
28057
28058
28059
28060
28061
28062
28063
28064
28065
28066
28067
28068
28069
28070
28071
28072
28073
28074
28075
28076
28077
28078
28079
28080
28081
28082
28083
28084
28085
28086
28087
28088
28089
28090
28091
28092
28093
28094
28095
28096
28097
28098
28099
28100
28101
28102
28103
28104
28105
28106
28107
28108
28109
28110
28111
28112
28113
28114
28115
28116
28117
28118
28119
28120
28121
28122
28123
28124
28125
28126
28127
28128
28129
28130
28131
28132
28133
28134
28135
28136
28137
28138
28139
28140
28141
28142
28143
28144
28145
28146
28147
28148
28149
28150
28151
28152
28153
28154
28155
28156
28157
28158
28159
28160
28161
28162
28163
28164
28165
28166
28167
28168
28169
28170
28171
28172
28173
28174
28175
28176
28177
28178
28179
28180
28181
28182
28183
28184
28185
28186
28187
28188
28189
28190
28191
28192
28193
28194
28195
28196
28197
28198
28199
28200
28201
28202
28203
28204
28205
28206
28207
28208
28209
28210
28211
28212
28213
28214
28215
28216
28217
28218
28219
28220
28221
28222
28223
28224
28225
28226
28227
28228
28229
28230
28231
28232
28233
28234
28235
28236
28237
28238
28239
28240
28241
28242
28243
28244
28245
28246
28247
28248
28249
28250
28251
28252
28253
28254
28255
28256
28257
28258
28259
28260
28261
28262
28263
28264
28265
28266
28267
28268
28269
28270
28271
28272
28273
28274
28275
28276
28277
28278
28279
28280
28281
28282
28283
28284
28285
28286
28287
28288
28289
28290
28291
28292
28293
28294
28295
28296
28297
28298
28299
28300
28301
28302
28303
28304
28305
28306
28307
28308
28309
28310
28311
28312
28313
28314
28315
28316
28317
28318
28319
28320
28321
28322
28323
28324
28325
28326
28327
28328
28329
28330
28331
28332
28333
28334
28335
28336
28337
28338
28339
28340
28341
28342
28343
28344
28345
28346
28347
28348
28349
28350
28351
28352
28353
28354
28355
28356
28357
28358
28359
28360
28361
28362
28363
28364
28365
28366
28367
28368
28369
28370
28371
28372
28373
28374
28375
28376
28377
28378
28379
28380
28381
28382
28383
28384
28385
28386
28387
28388
28389
28390
28391
28392
28393
28394
28395
28396
28397
28398
28399
28400
28401
28402
28403
28404
28405
28406
28407
28408
28409
28410
28411
28412
28413
28414
28415
28416
28417
28418
28419
28420
28421
28422
28423
28424
28425
28426
28427
28428
28429
28430
28431
28432
28433
28434
28435
28436
28437
28438
28439
28440
28441
28442
28443
28444
28445
28446
28447
28448
28449
28450
28451
28452
28453
28454
28455
28456
28457
28458
28459
28460
28461
28462
28463
28464
28465
28466
28467
28468
28469
28470
28471
28472
28473
28474
28475
28476
28477
28478
28479
28480
28481
28482
28483
28484
28485
28486
28487
28488
28489
28490
28491
28492
28493
28494
28495
28496
28497
28498
28499
28500
28501
28502
28503
28504
28505
28506
28507
28508
28509
28510
28511
28512
28513
28514
28515
28516
28517
28518
28519
28520
28521
28522
28523
28524
28525
28526
28527
28528
28529
28530
28531
28532
28533
28534
28535
28536
28537
28538
28539
28540
28541
28542
28543
28544
28545
28546
28547
28548
28549
28550
28551
28552
28553
28554
28555
28556
28557
28558
28559
28560
28561
28562
28563
28564
28565
28566
28567
28568
28569
28570
28571
28572
28573
28574
28575
28576
28577
28578
28579
28580
28581
28582
28583
28584
28585
28586
28587
28588
28589
28590
28591
28592
28593
28594
28595
28596
28597
28598
28599
28600
28601
28602
28603
28604
28605
28606
28607
28608
28609
28610
28611
28612
28613
28614
28615
28616
28617
28618
28619
28620
28621
28622
28623
28624
28625
28626
28627
28628
28629
28630
28631
28632
28633
28634
28635
28636
28637
28638
28639
28640
28641
28642
28643
28644
28645
28646
28647
28648
28649
28650
28651
28652
28653
28654
28655
28656
28657
28658
28659
28660
28661
28662
28663
28664
28665
28666
28667
28668
28669
28670
28671
28672
28673
28674
28675
28676
28677
28678
28679
28680
28681
28682
28683
28684
28685
28686
28687
28688
28689
28690
28691
28692
28693
28694
28695
28696
28697
28698
28699
28700
28701
28702
28703
28704
28705
28706
28707
28708
28709
28710
28711
28712
28713
28714
28715
28716
28717
28718
28719
28720
28721
28722
28723
28724
28725
28726
28727
28728
28729
28730
28731
28732
28733
28734
28735
28736
28737
28738
28739
28740
28741
28742
28743
28744
28745
28746
28747
28748
28749
28750
28751
28752
28753
28754
28755
28756
28757
28758
28759
28760
28761
28762
28763
28764
28765
28766
28767
28768
28769
28770
28771
28772
28773
28774
28775
28776
28777
28778
28779
28780
28781
28782
28783
28784
28785
28786
28787
28788
28789
28790
28791
28792
28793
28794
28795
28796
28797
28798
28799
28800
28801
28802
28803
28804
28805
28806
28807
28808
28809
28810
28811
28812
28813
28814
28815
28816
28817
28818
28819
28820
28821
28822
28823
28824
28825
28826
28827
28828
28829
28830
28831
28832
28833
28834
28835
28836
28837
28838
28839
28840
28841
28842
28843
28844
28845
28846
28847
28848
28849
28850
28851
28852
28853
28854
28855
28856
28857
28858
28859
28860
28861
28862
28863
28864
28865
28866
28867
28868
28869
28870
28871
28872
28873
28874
28875
28876
28877
28878
28879
28880
28881
28882
28883
28884
28885
28886
28887
28888
28889
28890
28891
28892
28893
28894
28895
28896
28897
28898
28899
28900
28901
28902
28903
28904
28905
28906
28907
28908
28909
28910
28911
28912
28913
28914
28915
28916
28917
28918
28919
28920
28921
28922
28923
28924
28925
28926
28927
28928
28929
28930
28931
28932
28933
28934
28935
28936
28937
28938
28939
28940
28941
28942
28943
28944
28945
28946
28947
28948
28949
28950
28951
28952
28953
28954
28955
28956
28957
28958
28959
28960
28961
28962
28963
28964
28965
28966
28967
28968
28969
28970
28971
28972
28973
28974
28975
28976
28977
28978
28979
28980
28981
28982
28983
28984
28985
28986
28987
28988
28989
28990
28991
28992
28993
28994
28995
28996
28997
28998
28999
29000
29001
29002
29003
29004
29005
29006
29007
29008
29009
29010
29011
29012
29013
29014
29015
29016
29017
29018
29019
29020
29021
29022
29023
29024
29025
29026
29027
29028
29029
29030
29031
29032
29033
29034
29035
29036
29037
29038
29039
29040
29041
29042
29043
29044
29045
29046
29047
29048
29049
29050
29051
29052
29053
29054
29055
29056
29057
29058
29059
29060
29061
29062
29063
29064
29065
29066
29067
29068
29069
29070
29071
29072
29073
29074
29075
29076
29077
29078
29079
29080
29081
29082
29083
29084
29085
29086
29087
29088
29089
29090
29091
29092
29093
29094
29095
29096
29097
29098
29099
29100
29101
29102
29103
29104
29105
29106
29107
29108
29109
29110
29111
29112
29113
29114
29115
29116
29117
29118
29119
29120
29121
29122
29123
29124
29125
29126
29127
29128
29129
29130
29131
29132
29133
29134
29135
29136
29137
29138
29139
29140
29141
29142
29143
29144
29145
29146
29147
29148
29149
29150
29151
29152
29153
29154
29155
29156
29157
29158
29159
29160
29161
29162
29163
29164
29165
29166
29167
29168
29169
29170
29171
29172
29173
29174
29175
29176
29177
29178
29179
29180
29181
29182
29183
29184
29185
29186
29187
29188
29189
29190
29191
29192
29193
29194
29195
29196
29197
29198
29199
29200
29201
29202
29203
29204
29205
29206
29207
29208
29209
29210
29211
29212
29213
29214
29215
29216
29217
29218
29219
29220
29221
29222
29223
29224
29225
29226
29227
29228
29229
29230
29231
29232
29233
29234
29235
29236
29237
29238
29239
29240
29241
29242
29243
29244
29245
29246
29247
29248
29249
29250
29251
29252
29253
29254
29255
29256
29257
29258
29259
29260
29261
29262
29263
29264
29265
29266
29267
29268
29269
29270
29271
29272
29273
29274
29275
29276
29277
29278
29279
29280
29281
29282
29283
29284
29285
29286
29287
29288
29289
29290
29291
29292
29293
29294
29295
29296
29297
29298
29299
29300
29301
29302
29303
29304
29305
29306
29307
29308
29309
29310
29311
29312
29313
29314
29315
29316
29317
29318
29319
29320
29321
29322
29323
29324
29325
29326
29327
29328
29329
29330
29331
29332
29333
29334
29335
29336
29337
29338
29339
29340
29341
29342
29343
29344
29345
29346
29347
29348
29349
29350
29351
29352
29353
29354
29355
29356
29357
29358
29359
29360
29361
29362
29363
29364
29365
29366
29367
29368
29369
29370
29371
29372
29373
29374
29375
29376
29377
29378
29379
29380
29381
29382
29383
29384
29385
29386
29387
29388
29389
29390
29391
29392
29393
29394
29395
29396
29397
29398
29399
29400
29401
29402
29403
29404
29405
29406
29407
29408
29409
29410
29411
29412
29413
29414
29415
29416
29417
29418
29419
29420
29421
29422
29423
29424
29425
29426
29427
29428
29429
29430
29431
29432
29433
29434
29435
29436
29437
29438
29439
29440
29441
29442
29443
29444
29445
29446
29447
29448
29449
29450
29451
29452
29453
29454
29455
29456
29457
29458
29459
29460
29461
29462
29463
29464
29465
29466
29467
29468
29469
29470
29471
29472
29473
29474
29475
29476
29477
29478
29479
29480
29481
29482
29483
29484
29485
29486
29487
29488
29489
29490
29491
29492
29493
29494
29495
29496
29497
29498
29499
29500
29501
29502
29503
29504
29505
29506
29507
29508
29509
29510
29511
29512
29513
29514
29515
29516
29517
29518
29519
29520
29521
29522
29523
29524
29525
29526
29527
29528
29529
29530
29531
29532
29533
29534
29535
29536
29537
29538
29539
29540
29541
29542
29543
29544
29545
29546
29547
29548
29549
29550
29551
29552
29553
29554
29555
29556
29557
29558
29559
29560
29561
29562
29563
29564
29565
29566
29567
29568
29569
29570
29571
29572
29573
29574
29575
29576
29577
29578
29579
29580
29581
29582
29583
29584
29585
29586
29587
29588
29589
29590
29591
29592
29593
29594
29595
29596
29597
29598
29599
29600
29601
29602
29603
29604
29605
29606
29607
29608
29609
29610
29611
29612
29613
29614
29615
29616
29617
29618
29619
29620
29621
29622
29623
29624
29625
29626
29627
29628
29629
29630
29631
29632
29633
29634
29635
29636
29637
29638
29639
29640
29641
29642
29643
29644
29645
29646
29647
29648
29649
29650
29651
29652
29653
29654
29655
29656
29657
29658
29659
29660
29661
29662
29663
29664
29665
29666
29667
29668
29669
29670
29671
29672
29673
29674
29675
29676
29677
29678
29679
29680
29681
29682
29683
29684
29685
29686
29687
29688
29689
29690
29691
29692
29693
29694
29695
29696
29697
29698
29699
29700
29701
29702
29703
29704
29705
29706
29707
29708
29709
29710
29711
29712
29713
29714
29715
29716
29717
29718
29719
29720
29721
29722
29723
29724
29725
29726
29727
29728
29729
29730
29731
29732
29733
29734
29735
29736
29737
29738
29739
29740
29741
29742
29743
29744
29745
29746
29747
29748
29749
29750
29751
29752
29753
29754
29755
29756
29757
29758
29759
29760
29761
29762
29763
29764
29765
29766
29767
29768
29769
29770
29771
29772
29773
29774
29775
29776
29777
29778
29779
29780
29781
29782
29783
29784
29785
29786
29787
29788
29789
29790
29791
29792
29793
29794
29795
29796
29797
29798
29799
29800
29801
29802
29803
29804
29805
29806
29807
29808
29809
29810
29811
29812
29813
29814
29815
29816
29817
29818
29819
29820
29821
29822
29823
29824
29825
29826
29827
29828
29829
29830
29831
29832
29833
29834
29835
29836
29837
29838
29839
29840
29841
29842
29843
29844
29845
29846
29847
29848
29849
29850
29851
29852
29853
29854
29855
29856
29857
29858
29859
29860
29861
29862
29863
29864
29865
29866
29867
29868
29869
29870
29871
29872
29873
29874
29875
29876
29877
29878
29879
29880
29881
29882
29883
29884
29885
29886
29887
29888
29889
29890
29891
29892
29893
29894
29895
29896
29897
29898
29899
29900
29901
29902
29903
29904
29905
29906
29907
29908
29909
29910
29911
29912
29913
29914
29915
29916
29917
29918
29919
29920
29921
29922
29923
29924
29925
29926
29927
29928
29929
29930
29931
29932
29933
29934
29935
29936
29937
29938
29939
29940
29941
29942
29943
29944
29945
29946
29947
29948
29949
29950
29951
29952
29953
29954
29955
29956
29957
29958
29959
29960
29961
29962
29963
29964
29965
29966
29967
29968
29969
29970
29971
29972
29973
29974
29975
29976
29977
29978
29979
29980
29981
29982
29983
29984
29985
29986
29987
29988
29989
29990
29991
29992
29993
29994
29995
29996
29997
29998
29999
30000
30001
30002
30003
30004
30005
30006
30007
30008
30009
30010
30011
30012
30013
30014
30015
30016
30017
30018
30019
30020
30021
30022
30023
30024
30025
30026
30027
30028
30029
30030
30031
30032
30033
30034
30035
30036
30037
30038
30039
30040
30041
30042
30043
30044
30045
30046
30047
30048
30049
30050
30051
30052
30053
30054
30055
30056
30057
30058
30059
30060
30061
30062
30063
30064
30065
30066
30067
30068
30069
30070
30071
30072
30073
30074
30075
30076
30077
30078
30079
30080
30081
30082
30083
30084
30085
30086
30087
30088
30089
30090
30091
30092
30093
30094
30095
30096
30097
30098
30099
30100
30101
30102
30103
30104
30105
30106
30107
30108
30109
30110
30111
30112
30113
30114
30115
30116
30117
30118
30119
30120
30121
30122
30123
30124
30125
30126
30127
30128
30129
30130
30131
30132
30133
30134
30135
30136
30137
30138
30139
30140
30141
30142
30143
30144
30145
30146
30147
30148
30149
30150
30151
30152
30153
30154
30155
30156
30157
30158
30159
30160
30161
30162
30163
30164
30165
30166
30167
30168
30169
30170
30171
30172
30173
30174
30175
30176
30177
30178
30179
30180
30181
30182
30183
30184
30185
30186
30187
30188
30189
30190
30191
30192
30193
30194
30195
30196
30197
30198
30199
30200
30201
30202
30203
30204
30205
30206
30207
30208
30209
30210
30211
30212
30213
30214
30215
30216
30217
30218
30219
30220
30221
30222
30223
30224
30225
30226
30227
30228
30229
30230
30231
30232
30233
30234
30235
30236
30237
30238
30239
30240
30241
30242
30243
30244
30245
30246
30247
30248
30249
30250
30251
30252
30253
30254
30255
30256
30257
30258
30259
30260
30261
30262
30263
30264
30265
30266
30267
30268
30269
30270
30271
30272
30273
30274
30275
30276
30277
30278
30279
30280
30281
30282
30283
30284
30285
30286
30287
30288
30289
30290
30291
30292
30293
30294
30295
30296
30297
30298
30299
30300
30301
30302
30303
30304
30305
30306
30307
30308
30309
30310
30311
30312
30313
30314
30315
30316
30317
30318
30319
30320
30321
30322
30323
30324
30325
30326
30327
30328
30329
30330
30331
30332
30333
30334
30335
30336
30337
30338
30339
30340
30341
30342
30343
30344
30345
30346
30347
30348
30349
30350
30351
30352
30353
30354
30355
30356
30357
30358
30359
30360
30361
30362
30363
30364
30365
30366
30367
30368
30369
30370
30371
30372
30373
30374
30375
30376
30377
30378
30379
30380
30381
30382
30383
30384
30385
30386
30387
30388
30389
30390
30391
30392
30393
30394
30395
30396
30397
30398
30399
30400
30401
30402
30403
30404
30405
30406
30407
30408
30409
30410
30411
30412
30413
30414
30415
30416
30417
30418
30419
30420
30421
30422
30423
30424
30425
30426
30427
30428
30429
30430
30431
30432
30433
30434
30435
30436
30437
30438
30439
30440
30441
30442
30443
30444
30445
30446
30447
30448
30449
30450
30451
30452
30453
30454
30455
30456
30457
30458
30459
30460
30461
30462
30463
30464
30465
30466
30467
30468
30469
30470
30471
30472
30473
30474
30475
30476
30477
30478
30479
30480
30481
30482
30483
30484
30485
30486
30487
30488
30489
30490
30491
30492
30493
30494
30495
30496
30497
30498
30499
30500
30501
30502
30503
30504
30505
30506
30507
30508
30509
30510
30511
30512
30513
30514
30515
30516
30517
30518
30519
30520
30521
30522
30523
30524
30525
30526
30527
30528
30529
30530
30531
30532
30533
30534
30535
30536
30537
30538
30539
30540
30541
30542
30543
30544
30545
30546
30547
30548
30549
30550
30551
30552
30553
30554
30555
30556
30557
30558
30559
30560
30561
30562
30563
30564
30565
30566
30567
30568
30569
30570
30571
30572
30573
30574
30575
30576
30577
30578
30579
30580
30581
30582
30583
30584
30585
30586
30587
30588
30589
30590
30591
30592
30593
30594
30595
30596
30597
30598
30599
30600
30601
30602
30603
30604
30605
30606
30607
30608
30609
30610
30611
30612
30613
30614
30615
30616
30617
30618
30619
30620
30621
30622
30623
30624
30625
30626
30627
30628
30629
30630
30631
30632
30633
30634
30635
30636
30637
30638
30639
30640
30641
30642
30643
30644
30645
30646
30647
30648
30649
30650
30651
30652
30653
30654
30655
30656
30657
30658
30659
30660
30661
30662
30663
30664
30665
30666
30667
30668
30669
30670
30671
30672
30673
30674
30675
30676
30677
30678
30679
30680
30681
30682
30683
30684
30685
30686
30687
30688
30689
30690
30691
30692
30693
30694
30695
30696
30697
30698
30699
30700
30701
30702
30703
30704
30705
30706
30707
30708
30709
30710
30711
30712
30713
30714
30715
30716
30717
30718
30719
30720
30721
30722
30723
30724
30725
30726
30727
30728
30729
30730
30731
30732
30733
30734
30735
30736
30737
30738
30739
30740
30741
30742
30743
30744
30745
30746
30747
30748
30749
30750
30751
30752
30753
30754
30755
30756
30757
30758
30759
30760
30761
30762
30763
30764
30765
30766
30767
30768
30769
30770
30771
30772
30773
30774
30775
30776
30777
30778
30779
30780
30781
30782
30783
30784
30785
30786
30787
30788
30789
30790
30791
30792
30793
30794
30795
30796
30797
30798
30799
30800
30801
30802
30803
30804
30805
30806
30807
30808
30809
30810
30811
30812
30813
30814
30815
30816
30817
30818
30819
30820
30821
30822
30823
30824
30825
30826
30827
30828
30829
30830
30831
30832
30833
30834
30835
30836
30837
30838
30839
30840
30841
30842
30843
30844
30845
30846
30847
30848
30849
30850
30851
30852
30853
30854
30855
30856
30857
30858
30859
30860
30861
30862
30863
30864
30865
30866
30867
30868
30869
30870
30871
30872
30873
30874
30875
30876
30877
30878
30879
30880
30881
30882
30883
30884
30885
30886
30887
30888
30889
30890
30891
30892
30893
30894
30895
30896
30897
30898
30899
30900
30901
30902
30903
30904
30905
30906
30907
30908
30909
30910
30911
30912
30913
30914
30915
30916
30917
30918
30919
30920
30921
30922
30923
30924
30925
30926
30927
30928
30929
30930
30931
30932
30933
30934
30935
30936
30937
30938
30939
30940
30941
30942
30943
30944
30945
30946
30947
30948
30949
30950
30951
30952
30953
30954
30955
30956
30957
30958
30959
30960
30961
30962
30963
30964
30965
30966
30967
30968
30969
30970
30971
30972
30973
30974
30975
30976
30977
30978
30979
30980
30981
30982
30983
30984
30985
30986
30987
30988
30989
30990
30991
30992
30993
30994
30995
30996
30997
30998
30999
31000
31001
31002
31003
31004
31005
31006
31007
31008
31009
31010
31011
31012
31013
31014
31015
31016
31017
31018
31019
31020
31021
31022
31023
31024
31025
31026
31027
31028
31029
31030
31031
31032
31033
31034
31035
31036
31037
31038
31039
31040
31041
31042
31043
31044
31045
31046
31047
31048
31049
31050
31051
31052
31053
31054
31055
31056
31057
31058
31059
31060
31061
31062
31063
31064
31065
31066
31067
31068
31069
31070
31071
31072
31073
31074
31075
31076
31077
31078
31079
31080
31081
31082
31083
31084
31085
31086
31087
31088
31089
31090
31091
31092
31093
31094
31095
31096
31097
31098
31099
31100
31101
31102
31103
31104
31105
31106
31107
31108
31109
31110
31111
31112
31113
31114
31115
31116
31117
31118
31119
31120
31121
31122
31123
31124
31125
31126
31127
31128
31129
31130
31131
31132
31133
31134
31135
31136
31137
31138
31139
31140
31141
31142
31143
31144
31145
31146
31147
31148
31149
31150
31151
31152
31153
31154
31155
31156
31157
31158
31159
31160
31161
31162
31163
31164
31165
31166
31167
31168
31169
31170
31171
31172
31173
31174
31175
31176
31177
31178
31179
31180
31181
31182
31183
31184
31185
31186
31187
31188
31189
31190
31191
31192
31193
31194
31195
31196
31197
31198
31199
31200
31201
31202
31203
31204
31205
31206
31207
31208
31209
31210
31211
31212
31213
31214
31215
31216
31217
31218
31219
31220
31221
31222
31223
31224
31225
31226
31227
31228
31229
31230
31231
31232
31233
31234
31235
31236
31237
31238
31239
31240
31241
31242
31243
31244
31245
31246
31247
31248
31249
31250
31251
31252
31253
31254
31255
31256
31257
31258
31259
31260
31261
31262
31263
31264
31265
31266
31267
31268
31269
31270
31271
31272
31273
31274
31275
31276
31277
31278
31279
31280
31281
31282
31283
31284
31285
31286
31287
31288
31289
31290
31291
31292
31293
31294
31295
31296
31297
31298
31299
31300
31301
31302
31303
31304
31305
31306
31307
31308
31309
31310
31311
31312
31313
31314
31315
31316
31317
31318
31319
31320
31321
31322
31323
31324
31325
31326
31327
31328
31329
31330
31331
31332
31333
31334
31335
31336
31337
31338
31339
31340
31341
31342
31343
31344
31345
31346
31347
31348
31349
31350
31351
31352
31353
31354
31355
31356
31357
31358
31359
31360
31361
31362
31363
31364
31365
31366
31367
31368
31369
31370
31371
31372
31373
31374
31375
31376
31377
31378
31379
31380
31381
31382
31383
31384
31385
31386
31387
31388
31389
31390
31391
31392
31393
31394
31395
31396
31397
31398
31399
31400
31401
31402
31403
31404
31405
31406
31407
31408
31409
31410
31411
31412
31413
31414
31415
31416
31417
31418
31419
31420
31421
31422
31423
31424
31425
31426
31427
31428
31429
31430
31431
31432
31433
31434
31435
31436
31437
31438
31439
31440
31441
31442
31443
31444
31445
31446
31447
31448
31449
31450
31451
31452
31453
31454
31455
31456
31457
31458
31459
31460
31461
31462
31463
31464
31465
31466
31467
31468
31469
31470
31471
31472
31473
31474
31475
31476
31477
31478
31479
31480
31481
31482
31483
31484
31485
31486
31487
31488
31489
31490
31491
31492
31493
31494
31495
31496
31497
31498
31499
31500
31501
31502
31503
31504
31505
31506
31507
31508
31509
31510
31511
31512
31513
31514
31515
31516
31517
31518
31519
31520
31521
31522
31523
31524
31525
31526
31527
31528
31529
31530
31531
31532
31533
31534
31535
31536
31537
31538
31539
31540
31541
31542
31543
31544
31545
31546
31547
31548
31549
31550
31551
31552
31553
31554
31555
31556
31557
31558
31559
31560
31561
31562
31563
31564
31565
31566
31567
31568
31569
31570
31571
31572
31573
31574
31575
31576
31577
31578
31579
31580
31581
31582
31583
31584
31585
31586
31587
31588
31589
31590
31591
31592
31593
31594
31595
31596
31597
31598
31599
31600
31601
31602
31603
31604
31605
31606
31607
31608
31609
31610
31611
31612
31613
31614
31615
31616
31617
31618
31619
31620
31621
31622
31623
31624
31625
31626
31627
31628
31629
31630
31631
31632
31633
31634
31635
31636
31637
31638
31639
31640
31641
31642
31643
31644
31645
31646
31647
31648
31649
31650
31651
31652
31653
31654
31655
31656
31657
31658
31659
31660
31661
31662
31663
31664
31665
31666
31667
31668
31669
31670
31671
31672
31673
31674
31675
31676
31677
31678
31679
31680
31681
31682
31683
31684
31685
31686
31687
31688
31689
31690
31691
31692
31693
31694
31695
31696
31697
31698
31699
31700
31701
31702
31703
31704
31705
31706
31707
31708
31709
31710
31711
31712
31713
31714
31715
31716
31717
31718
31719
31720
31721
31722
31723
31724
31725
31726
31727
31728
31729
31730
31731
31732
31733
31734
31735
31736
31737
31738
31739
31740
31741
31742
31743
31744
31745
31746
31747
31748
31749
31750
31751
31752
31753
31754
31755
31756
31757
31758
31759
31760
31761
31762
31763
31764
31765
31766
31767
31768
31769
31770
31771
31772
31773
31774
31775
31776
31777
31778
31779
31780
31781
31782
31783
31784
31785
31786
31787
31788
31789
31790
31791
31792
31793
31794
31795
31796
31797
31798
31799
31800
31801
31802
31803
31804
31805
31806
31807
31808
31809
31810
31811
31812
31813
31814
31815
31816
31817
31818
31819
31820
31821
31822
31823
31824
31825
31826
31827
31828
31829
31830
31831
31832
31833
31834
31835
31836
31837
31838
31839
31840
31841
31842
31843
31844
31845
31846
31847
31848
31849
31850
31851
31852
31853
31854
31855
31856
31857
31858
31859
31860
31861
31862
31863
31864
31865
31866
31867
31868
31869
31870
31871
31872
31873
31874
31875
31876
31877
31878
31879
31880
31881
31882
31883
31884
31885
31886
31887
31888
31889
31890
31891
31892
31893
31894
31895
31896
31897
31898
31899
31900
31901
31902
31903
31904
31905
31906
31907
31908
31909
31910
31911
31912
31913
31914
31915
31916
31917
31918
31919
31920
31921
31922
31923
31924
31925
31926
31927
31928
31929
31930
31931
31932
31933
31934
31935
31936
31937
31938
31939
31940
31941
31942
31943
31944
31945
31946
31947
31948
31949
31950
31951
31952
31953
31954
31955
31956
31957
31958
31959
31960
31961
31962
31963
31964
31965
31966
31967
31968
31969
31970
31971
31972
31973
31974
31975
31976
31977
31978
31979
31980
31981
31982
31983
31984
31985
31986
31987
31988
31989
31990
31991
31992
31993
31994
31995
31996
31997
31998
31999
32000
32001
32002
32003
32004
32005
32006
32007
32008
32009
32010
32011
32012
32013
32014
32015
32016
32017
32018
32019
32020
32021
32022
32023
32024
32025
32026
32027
32028
32029
32030
32031
32032
32033
32034
32035
32036
32037
32038
32039
32040
32041
32042
32043
32044
32045
32046
32047
32048
32049
32050
32051
32052
32053
32054
32055
32056
32057
32058
32059
32060
32061
32062
32063
32064
32065
32066
32067
32068
32069
32070
32071
32072
32073
32074
32075
32076
32077
32078
32079
32080
32081
32082
32083
32084
32085
32086
32087
32088
32089
32090
32091
32092
32093
32094
32095
32096
32097
32098
32099
32100
32101
32102
32103
32104
32105
32106
32107
32108
32109
32110
32111
32112
32113
32114
32115
32116
32117
32118
32119
32120
32121
32122
32123
32124
32125
32126
32127
32128
32129
32130
32131
32132
32133
32134
32135
32136
32137
32138
32139
32140
32141
32142
32143
32144
32145
32146
32147
32148
32149
32150
32151
32152
32153
32154
32155
32156
32157
32158
32159
32160
32161
32162
32163
32164
32165
32166
32167
32168
32169
32170
32171
32172
32173
32174
32175
32176
32177
32178
32179
32180
32181
32182
32183
32184
32185
32186
32187
32188
32189
32190
32191
32192
32193
32194
32195
32196
32197
32198
32199
32200
32201
32202
32203
32204
32205
32206
32207
32208
32209
32210
32211
32212
32213
32214
32215
32216
32217
32218
32219
32220
32221
32222
32223
32224
32225
32226
32227
32228
32229
32230
32231
32232
32233
32234
32235
32236
32237
32238
32239
32240
32241
32242
32243
32244
32245
32246
32247
32248
32249
32250
32251
32252
32253
32254
32255
32256
32257
32258
32259
32260
32261
32262
32263
32264
32265
32266
32267
32268
32269
32270
32271
32272
32273
32274
32275
32276
32277
32278
32279
32280
32281
32282
32283
32284
32285
32286
32287
32288
32289
32290
32291
32292
32293
32294
32295
32296
32297
32298
32299
32300
32301
32302
32303
32304
32305
32306
32307
32308
32309
32310
32311
32312
32313
32314
32315
32316
32317
32318
32319
32320
32321
32322
32323
32324
32325
32326
32327
32328
32329
32330
32331
32332
32333
32334
32335
32336
32337
32338
32339
32340
32341
32342
32343
32344
32345
32346
32347
32348
32349
32350
32351
32352
32353
32354
32355
32356
32357
32358
32359
32360
32361
32362
32363
32364
32365
32366
32367
32368
32369
32370
32371
32372
32373
32374
32375
32376
32377
32378
32379
32380
32381
32382
32383
32384
32385
32386
32387
32388
32389
32390
32391
32392
32393
32394
32395
32396
32397
32398
32399
32400
32401
32402
32403
32404
32405
32406
32407
32408
32409
32410
32411
32412
32413
32414
32415
32416
32417
32418
32419
32420
32421
32422
32423
32424
32425
32426
32427
32428
32429
32430
32431
32432
32433
32434
32435
32436
32437
32438
32439
32440
32441
32442
32443
32444
32445
32446
32447
32448
32449
32450
32451
32452
32453
32454
32455
32456
32457
32458
32459
32460
32461
32462
32463
32464
32465
32466
32467
32468
32469
32470
32471
32472
32473
32474
32475
32476
32477
32478
32479
32480
32481
32482
32483
32484
32485
32486
32487
32488
32489
32490
32491
32492
32493
32494
32495
32496
32497
32498
32499
32500
32501
32502
32503
32504
32505
32506
32507
32508
32509
32510
32511
32512
32513
32514
32515
32516
32517
32518
32519
32520
32521
32522
32523
32524
32525
32526
32527
32528
32529
32530
32531
32532
32533
32534
32535
32536
32537
32538
32539
32540
32541
32542
32543
32544
32545
32546
32547
32548
32549
32550
32551
32552
32553
32554
32555
32556
32557
32558
32559
32560
32561
32562
32563
32564
32565
32566
32567
32568
32569
32570
32571
32572
32573
32574
32575
32576
32577
32578
32579
32580
32581
32582
32583
32584
32585
32586
32587
32588
32589
32590
32591
32592
32593
32594
32595
32596
32597
32598
32599
32600
32601
32602
32603
32604
32605
32606
32607
32608
32609
32610
32611
32612
32613
32614
32615
32616
32617
32618
32619
32620
32621
32622
32623
32624
32625
32626
32627
32628
32629
32630
32631
32632
32633
32634
32635
32636
32637
32638
32639
32640
32641
32642
32643
32644
32645
32646
32647
32648
32649
32650
32651
32652
32653
32654
32655
32656
32657
32658
32659
32660
32661
32662
32663
32664
32665
32666
32667
32668
32669
32670
32671
32672
32673
32674
32675
32676
32677
32678
32679
32680
32681
32682
32683
32684
32685
32686
32687
32688
32689
32690
32691
32692
32693
32694
32695
32696
32697
32698
32699
32700
32701
32702
32703
32704
32705
32706
32707
32708
32709
32710
32711
32712
32713
32714
32715
32716
32717
32718
32719
32720
32721
32722
32723
32724
32725
32726
32727
32728
32729
32730
32731
32732
32733
32734
32735
32736
32737
32738
32739
32740
32741
32742
32743
32744
32745
32746
32747
32748
32749
32750
32751
32752
32753
32754
32755
32756
32757
32758
32759
32760
32761
32762
32763
32764
32765
32766
32767
32768
32769
32770
32771
32772
32773
32774
32775
32776
32777
32778
32779
32780
32781
32782
32783
32784
32785
32786
32787
32788
32789
32790
32791
32792
32793
32794
32795
32796
32797
32798
32799
32800
32801
32802
32803
32804
32805
32806
32807
32808
32809
32810
32811
32812
32813
32814
32815
32816
32817
32818
32819
32820
32821
32822
32823
32824
32825
32826
32827
32828
32829
32830
32831
32832
32833
32834
32835
32836
32837
32838
32839
32840
32841
32842
32843
32844
32845
32846
32847
32848
32849
32850
32851
32852
32853
32854
32855
32856
32857
32858
32859
32860
32861
32862
32863
32864
32865
32866
32867
32868
32869
32870
32871
32872
32873
32874
32875
32876
32877
32878
32879
32880
32881
32882
32883
32884
32885
32886
32887
32888
32889
32890
32891
32892
32893
32894
32895
32896
32897
32898
32899
32900
32901
32902
32903
32904
32905
32906
32907
32908
32909
32910
32911
32912
32913
32914
32915
32916
32917
32918
32919
32920
32921
32922
32923
32924
32925
32926
32927
32928
32929
32930
32931
32932
32933
32934
32935
32936
32937
32938
32939
32940
32941
32942
32943
32944
32945
32946
32947
32948
32949
32950
32951
32952
32953
32954
32955
32956
32957
32958
32959
32960
32961
32962
32963
32964
32965
32966
32967
32968
32969
32970
32971
32972
32973
32974
32975
32976
32977
32978
32979
32980
32981
32982
32983
32984
32985
32986
32987
32988
32989
32990
32991
32992
32993
32994
32995
32996
32997
32998
32999
33000
33001
33002
33003
33004
33005
33006
33007
33008
33009
33010
33011
33012
33013
33014
33015
33016
33017
33018
33019
33020
33021
33022
33023
33024
33025
33026
33027
33028
33029
33030
33031
33032
33033
33034
33035
33036
33037
33038
33039
33040
33041
33042
33043
33044
33045
33046
33047
33048
33049
33050
33051
33052
33053
33054
33055
33056
33057
33058
33059
33060
33061
33062
33063
33064
33065
33066
33067
33068
33069
33070
33071
33072
33073
33074
33075
33076
33077
33078
33079
33080
33081
33082
33083
33084
33085
33086
33087
33088
33089
33090
33091
33092
33093
33094
33095
33096
33097
33098
33099
33100
33101
33102
33103
33104
33105
33106
33107
33108
33109
33110
33111
33112
33113
33114
33115
33116
33117
33118
33119
33120
33121
33122
33123
33124
33125
33126
33127
33128
33129
33130
33131
33132
33133
33134
33135
33136
33137
33138
33139
33140
33141
33142
33143
33144
33145
33146
33147
33148
33149
33150
33151
33152
33153
33154
33155
33156
33157
33158
33159
33160
33161
33162
33163
33164
33165
33166
33167
33168
33169
33170
33171
33172
33173
33174
33175
33176
33177
33178
33179
33180
33181
33182
33183
33184
33185
33186
33187
33188
33189
33190
33191
33192
33193
33194
33195
33196
33197
33198
33199
33200
33201
33202
33203
33204
33205
33206
33207
33208
33209
33210
33211
33212
33213
33214
33215
33216
33217
33218
33219
33220
33221
33222
33223
33224
33225
33226
33227
33228
33229
33230
33231
33232
33233
33234
33235
33236
33237
33238
33239
33240
33241
33242
33243
33244
33245
33246
33247
33248
33249
33250
33251
33252
33253
33254
33255
33256
33257
33258
33259
33260
33261
33262
33263
33264
33265
33266
33267
33268
33269
33270
33271
33272
33273
33274
33275
33276
33277
33278
33279
33280
33281
33282
33283
33284
33285
33286
33287
33288
33289
33290
33291
33292
33293
33294
33295
33296
33297
33298
33299
33300
33301
33302
33303
33304
33305
33306
33307
33308
33309
33310
33311
33312
33313
33314
33315
33316
33317
33318
33319
33320
33321
33322
33323
33324
33325
33326
33327
33328
33329
33330
33331
33332
33333
33334
33335
33336
33337
33338
33339
33340
33341
33342
33343
33344
33345
33346
33347
33348
33349
33350
33351
33352
33353
33354
33355
33356
33357
33358
33359
33360
33361
33362
33363
33364
33365
33366
33367
33368
33369
33370
33371
33372
33373
33374
33375
33376
33377
33378
33379
33380
33381
33382
33383
33384
33385
33386
33387
33388
33389
33390
33391
33392
33393
33394
33395
33396
33397
33398
33399
33400
33401
33402
33403
33404
33405
33406
33407
33408
33409
33410
33411
33412
33413
33414
33415
33416
33417
33418
33419
33420
33421
33422
33423
33424
33425
33426
33427
33428
33429
33430
33431
33432
33433
33434
33435
33436
33437
33438
33439
33440
33441
33442
33443
33444
33445
33446
33447
33448
33449
33450
33451
33452
33453
33454
33455
33456
33457
33458
33459
33460
33461
33462
33463
33464
33465
33466
33467
33468
33469
33470
33471
33472
33473
33474
33475
33476
33477
33478
33479
33480
33481
33482
33483
33484
33485
33486
33487
33488
33489
33490
33491
33492
33493
33494
33495
33496
33497
33498
33499
33500
33501
33502
33503
33504
33505
33506
33507
33508
33509
33510
33511
33512
33513
33514
33515
33516
33517
33518
33519
33520
33521
33522
33523
33524
33525
33526
33527
33528
33529
33530
33531
33532
33533
33534
33535
33536
33537
33538
33539
33540
33541
33542
33543
33544
33545
33546
33547
33548
33549
33550
33551
33552
33553
33554
33555
33556
33557
33558
33559
33560
33561
33562
33563
33564
33565
33566
33567
33568
33569
33570
33571
33572
33573
33574
33575
33576
33577
33578
33579
33580
33581
33582
33583
33584
33585
33586
33587
33588
33589
33590
33591
33592
33593
33594
33595
33596
33597
33598
33599
33600
33601
33602
33603
33604
33605
33606
33607
33608
33609
33610
33611
33612
33613
33614
33615
33616
33617
33618
33619
33620
33621
33622
33623
33624
33625
33626
33627
33628
33629
33630
33631
33632
33633
33634
33635
33636
33637
33638
33639
33640
33641
33642
33643
33644
33645
33646
33647
33648
33649
33650
33651
33652
33653
33654
33655
33656
33657
33658
33659
33660
33661
33662
33663
33664
33665
33666
33667
33668
33669
33670
33671
33672
33673
33674
33675
33676
33677
33678
33679
33680
33681
33682
33683
33684
33685
33686
33687
33688
33689
33690
33691
33692
33693
33694
33695
33696
33697
33698
33699
33700
33701
33702
33703
33704
33705
33706
33707
33708
33709
33710
33711
33712
33713
33714
33715
33716
33717
33718
33719
33720
33721
33722
33723
33724
33725
33726
33727
33728
33729
33730
33731
33732
33733
33734
33735
33736
33737
33738
33739
33740
33741
33742
33743
33744
33745
33746
33747
33748
33749
33750
33751
33752
33753
33754
33755
33756
33757
33758
33759
33760
33761
33762
33763
33764
33765
33766
33767
33768
33769
33770
33771
33772
33773
33774
33775
33776
33777
33778
33779
33780
33781
33782
33783
33784
33785
33786
33787
33788
33789
33790
33791
33792
33793
33794
33795
33796
33797
33798
33799
33800
33801
33802
33803
33804
33805
33806
33807
33808
33809
33810
33811
33812
33813
33814
33815
33816
33817
33818
33819
33820
33821
33822
33823
33824
33825
33826
33827
33828
33829
33830
33831
33832
33833
33834
33835
33836
33837
33838
33839
33840
33841
33842
33843
33844
33845
33846
33847
33848
33849
33850
33851
33852
33853
33854
33855
33856
33857
33858
33859
33860
33861
33862
33863
33864
33865
33866
33867
33868
33869
33870
33871
33872
33873
33874
33875
33876
33877
33878
33879
33880
33881
33882
33883
33884
33885
33886
33887
33888
33889
33890
33891
33892
33893
33894
33895
33896
33897
33898
33899
33900
33901
33902
33903
33904
33905
33906
33907
33908
33909
33910
33911
33912
33913
33914
33915
33916
33917
33918
33919
33920
33921
33922
33923
33924
33925
33926
33927
33928
33929
33930
33931
33932
33933
33934
33935
33936
33937
33938
33939
33940
33941
33942
33943
33944
33945
33946
33947
33948
33949
33950
33951
33952
33953
33954
33955
33956
33957
33958
33959
33960
33961
33962
33963
33964
33965
33966
33967
33968
33969
33970
33971
33972
33973
33974
33975
33976
33977
33978
33979
33980
33981
33982
33983
33984
33985
33986
33987
33988
33989
33990
33991
33992
33993
33994
33995
33996
33997
33998
33999
34000
34001
34002
34003
34004
34005
34006
34007
34008
34009
34010
34011
34012
34013
34014
34015
34016
34017
34018
34019
34020
34021
34022
34023
34024
34025
34026
34027
34028
34029
34030
34031
34032
34033
34034
34035
34036
34037
34038
34039
34040
34041
34042
34043
34044
34045
34046
34047
34048
34049
34050
34051
34052
34053
34054
34055
34056
34057
34058
34059
34060
34061
34062
34063
34064
34065
34066
34067
34068
34069
34070
34071
34072
34073
34074
34075
34076
34077
34078
34079
34080
34081
34082
34083
34084
34085
34086
34087
34088
34089
34090
34091
34092
34093
34094
34095
34096
34097
34098
34099
34100
34101
34102
34103
34104
34105
34106
34107
34108
34109
34110
34111
34112
34113
34114
34115
34116
34117
34118
34119
34120
34121
34122
34123
34124
34125
34126
34127
34128
34129
34130
34131
34132
34133
34134
34135
34136
34137
34138
34139
34140
34141
34142
34143
34144
34145
34146
34147
34148
34149
34150
34151
34152
34153
34154
34155
34156
34157
34158
34159
34160
34161
34162
34163
34164
34165
34166
34167
34168
34169
34170
34171
34172
34173
34174
34175
34176
34177
34178
34179
34180
34181
34182
34183
34184
34185
34186
34187
34188
34189
34190
34191
34192
34193
34194
34195
34196
34197
34198
34199
34200
34201
34202
34203
34204
34205
34206
34207
34208
34209
34210
34211
34212
34213
34214
34215
34216
34217
34218
34219
34220
34221
34222
34223
34224
34225
34226
34227
34228
34229
34230
34231
34232
34233
34234
34235
34236
34237
34238
34239
34240
34241
34242
34243
34244
34245
34246
34247
34248
34249
34250
34251
34252
34253
34254
34255
34256
34257
34258
34259
34260
34261
34262
34263
34264
34265
34266
34267
34268
34269
34270
34271
34272
34273
34274
34275
34276
34277
34278
34279
34280
34281
34282
34283
34284
34285
34286
34287
34288
34289
34290
34291
34292
34293
34294
34295
34296
34297
34298
34299
34300
34301
34302
34303
34304
34305
34306
34307
34308
34309
34310
34311
34312
34313
34314
34315
34316
34317
34318
34319
34320
34321
34322
34323
34324
34325
34326
34327
34328
34329
34330
34331
34332
34333
34334
34335
34336
34337
34338
34339
34340
34341
34342
34343
34344
34345
34346
34347
34348
34349
34350
34351
34352
34353
34354
34355
34356
34357
34358
34359
34360
34361
34362
34363
34364
34365
34366
34367
34368
34369
34370
34371
34372
34373
34374
34375
34376
34377
34378
34379
34380
34381
34382
34383
34384
34385
34386
34387
34388
34389
34390
34391
34392
34393
34394
34395
34396
34397
34398
34399
34400
34401
34402
34403
34404
34405
34406
34407
34408
34409
34410
34411
34412
34413
34414
34415
34416
34417
34418
34419
34420
34421
34422
34423
34424
34425
34426
34427
34428
34429
34430
34431
34432
34433
34434
34435
34436
34437
34438
34439
34440
34441
34442
34443
34444
34445
34446
34447
34448
34449
34450
34451
34452
34453
34454
34455
34456
34457
34458
34459
34460
34461
34462
34463
34464
34465
34466
34467
34468
34469
34470
34471
34472
34473
34474
34475
34476
34477
34478
34479
34480
34481
34482
34483
34484
34485
34486
34487
34488
34489
34490
34491
34492
34493
34494
34495
34496
34497
34498
34499
34500
34501
34502
34503
34504
34505
34506
34507
34508
34509
34510
34511
34512
34513
34514
34515
34516
34517
34518
34519
34520
34521
34522
34523
34524
34525
34526
34527
34528
34529
34530
34531
34532
34533
34534
34535
34536
34537
34538
34539
34540
34541
34542
34543
34544
34545
34546
34547
34548
34549
34550
34551
34552
34553
34554
34555
34556
34557
34558
34559
34560
34561
34562
34563
34564
34565
34566
34567
34568
34569
34570
34571
34572
34573
34574
34575
34576
34577
34578
34579
34580
34581
34582
34583
34584
34585
34586
34587
34588
34589
34590
34591
34592
34593
34594
34595
34596
34597
34598
34599
34600
34601
34602
34603
34604
34605
34606
34607
34608
34609
34610
34611
34612
34613
34614
34615
34616
34617
34618
34619
34620
34621
34622
34623
34624
34625
34626
34627
34628
34629
34630
34631
34632
34633
34634
34635
34636
34637
34638
34639
34640
34641
34642
34643
34644
34645
34646
34647
34648
34649
34650
34651
34652
34653
34654
34655
34656
34657
34658
34659
34660
34661
34662
34663
34664
34665
34666
34667
34668
34669
34670
34671
34672
34673
34674
34675
34676
34677
34678
34679
34680
34681
34682
34683
34684
34685
34686
34687
34688
34689
34690
34691
34692
34693
34694
34695
34696
34697
34698
34699
34700
34701
34702
34703
34704
34705
34706
34707
34708
34709
34710
34711
34712
34713
34714
34715
34716
34717
34718
34719
34720
34721
34722
34723
34724
34725
34726
34727
34728
34729
34730
34731
34732
34733
34734
34735
34736
34737
34738
34739
34740
34741
34742
34743
34744
34745
34746
34747
34748
34749
34750
34751
34752
34753
34754
34755
34756
34757
34758
34759
34760
34761
34762
34763
34764
34765
34766
34767
34768
34769
34770
34771
34772
34773
34774
34775
34776
34777
34778
34779
34780
34781
34782
34783
34784
34785
34786
34787
34788
34789
34790
34791
34792
34793
34794
34795
34796
34797
34798
34799
34800
34801
34802
34803
34804
34805
34806
34807
34808
34809
34810
34811
34812
34813
34814
34815
34816
34817
34818
34819
34820
34821
34822
34823
34824
34825
34826
34827
34828
34829
34830
34831
34832
34833
34834
34835
34836
34837
34838
34839
34840
34841
34842
34843
34844
34845
34846
34847
34848
34849
34850
34851
34852
34853
34854
34855
34856
34857
34858
34859
34860
34861
34862
34863
34864
34865
34866
34867
34868
34869
34870
34871
34872
34873
34874
34875
34876
34877
34878
34879
34880
34881
34882
34883
34884
34885
34886
34887
34888
34889
34890
34891
34892
34893
34894
34895
34896
34897
34898
34899
34900
34901
34902
34903
34904
34905
34906
34907
34908
34909
34910
34911
34912
34913
34914
34915
34916
34917
34918
34919
34920
34921
34922
34923
34924
34925
34926
34927
34928
34929
34930
34931
34932
34933
34934
34935
34936
34937
34938
34939
34940
34941
34942
34943
34944
34945
34946
34947
34948
34949
34950
34951
34952
34953
34954
34955
34956
34957
34958
34959
34960
34961
34962
34963
34964
34965
34966
34967
34968
34969
34970
34971
34972
34973
34974
34975
34976
34977
34978
34979
34980
34981
34982
34983
34984
34985
34986
34987
34988
34989
34990
34991
34992
34993
34994
34995
34996
34997
34998
34999
35000
35001
35002
35003
35004
35005
35006
35007
35008
35009
35010
35011
35012
35013
35014
35015
35016
35017
35018
35019
35020
35021
35022
35023
35024
35025
35026
35027
35028
35029
35030
35031
35032
35033
35034
35035
35036
35037
35038
35039
35040
35041
35042
35043
35044
35045
35046
35047
35048
35049
35050
35051
35052
35053
35054
35055
35056
35057
35058
35059
35060
35061
35062
35063
35064
35065
35066
35067
35068
35069
35070
35071
35072
35073
35074
35075
35076
35077
35078
35079
35080
35081
35082
35083
35084
35085
35086
35087
35088
35089
35090
35091
35092
35093
35094
35095
35096
35097
35098
35099
35100
35101
35102
35103
35104
35105
35106
35107
35108
35109
35110
35111
35112
35113
35114
35115
35116
35117
35118
35119
35120
35121
35122
35123
35124
35125
35126
35127
35128
35129
35130
35131
35132
35133
35134
35135
35136
35137
35138
35139
35140
35141
35142
35143
35144
35145
35146
35147
35148
35149
35150
35151
35152
35153
35154
35155
35156
35157
35158
35159
35160
35161
35162
35163
35164
35165
35166
35167
35168
35169
35170
35171
35172
35173
35174
35175
35176
35177
35178
35179
35180
35181
35182
35183
35184
35185
35186
35187
35188
35189
35190
35191
35192
35193
35194
35195
35196
35197
35198
35199
35200
35201
35202
35203
35204
35205
35206
35207
35208
35209
35210
35211
35212
35213
35214
35215
35216
35217
35218
35219
35220
35221
35222
35223
35224
35225
35226
35227
35228
35229
35230
35231
35232
35233
35234
35235
35236
35237
35238
35239
35240
35241
35242
35243
35244
35245
35246
35247
35248
35249
35250
35251
35252
35253
35254
35255
35256
35257
35258
35259
35260
35261
35262
35263
35264
35265
35266
35267
35268
35269
35270
35271
35272
35273
35274
35275
35276
35277
35278
35279
35280
35281
35282
35283
35284
35285
35286
35287
35288
35289
35290
35291
35292
35293
35294
35295
35296
35297
35298
35299
35300
35301
35302
35303
35304
35305
35306
35307
35308
35309
35310
35311
35312
35313
35314
35315
35316
35317
35318
35319
35320
35321
35322
35323
35324
35325
35326
35327
35328
35329
35330
35331
35332
35333
35334
35335
35336
35337
35338
35339
35340
35341
35342
35343
35344
35345
35346
35347
35348
35349
35350
35351
35352
35353
35354
35355
35356
35357
35358
35359
35360
35361
35362
35363
35364
35365
35366
35367
35368
35369
35370
35371
35372
35373
35374
35375
35376
35377
35378
35379
35380
35381
35382
35383
35384
35385
35386
35387
35388
35389
35390
35391
35392
35393
35394
35395
35396
35397
35398
35399
35400
35401
35402
35403
35404
35405
35406
35407
35408
35409
35410
35411
35412
35413
35414
35415
35416
35417
35418
35419
35420
35421
35422
35423
35424
35425
35426
35427
35428
35429
35430
35431
35432
35433
35434
35435
35436
35437
35438
35439
35440
35441
35442
35443
35444
35445
35446
35447
35448
35449
35450
35451
35452
35453
35454
35455
35456
35457
35458
35459
35460
35461
35462
35463
35464
35465
35466
35467
35468
35469
35470
35471
35472
35473
35474
35475
35476
35477
35478
35479
35480
35481
35482
35483
35484
35485
35486
35487
35488
35489
35490
35491
35492
35493
35494
35495
35496
35497
35498
35499
35500
35501
35502
35503
35504
35505
35506
35507
35508
35509
35510
35511
35512
35513
35514
35515
35516
35517
35518
35519
35520
35521
35522
35523
35524
35525
35526
35527
35528
35529
35530
35531
35532
35533
35534
35535
35536
35537
35538
35539
35540
35541
35542
35543
35544
35545
35546
35547
35548
35549
35550
35551
35552
35553
35554
35555
35556
35557
35558
35559
35560
35561
35562
35563
35564
35565
35566
35567
35568
35569
35570
35571
35572
35573
35574
35575
35576
35577
35578
35579
35580
35581
35582
35583
35584
35585
35586
35587
35588
35589
35590
35591
35592
35593
35594
35595
35596
35597
35598
35599
35600
35601
35602
35603
35604
35605
35606
35607
35608
35609
35610
35611
35612
35613
35614
35615
35616
35617
35618
35619
35620
35621
35622
35623
35624
35625
35626
35627
35628
35629
35630
35631
35632
35633
35634
35635
35636
35637
35638
35639
35640
35641
35642
35643
35644
35645
35646
35647
35648
35649
35650
35651
35652
35653
35654
35655
35656
35657
35658
35659
35660
35661
35662
35663
35664
35665
35666
35667
35668
35669
35670
35671
35672
35673
35674
35675
35676
35677
35678
35679
35680
35681
35682
35683
35684
35685
35686
35687
35688
35689
35690
35691
35692
35693
35694
35695
35696
35697
35698
35699
35700
35701
35702
35703
35704
35705
35706
35707
35708
35709
35710
35711
35712
35713
35714
35715
35716
35717
35718
35719
35720
35721
35722
35723
35724
35725
35726
35727
35728
35729
35730
35731
35732
35733
35734
35735
35736
35737
35738
35739
35740
35741
35742
35743
35744
35745
35746
35747
35748
35749
35750
35751
35752
35753
35754
35755
35756
35757
35758
35759
35760
35761
35762
35763
35764
35765
35766
35767
35768
35769
35770
35771
35772
35773
35774
35775
35776
35777
35778
35779
35780
35781
35782
35783
35784
35785
35786
35787
35788
35789
35790
35791
35792
35793
35794
35795
35796
35797
35798
35799
35800
35801
35802
35803
35804
35805
35806
35807
35808
35809
35810
35811
35812
35813
35814
35815
35816
35817
35818
35819
35820
35821
35822
35823
35824
35825
35826
35827
35828
35829
35830
35831
35832
35833
35834
35835
35836
35837
35838
35839
35840
35841
35842
35843
35844
35845
35846
35847
35848
35849
35850
35851
35852
35853
35854
35855
35856
35857
35858
35859
35860
35861
35862
35863
35864
35865
35866
35867
35868
35869
35870
35871
35872
35873
35874
35875
35876
35877
35878
35879
35880
35881
35882
35883
35884
35885
35886
35887
35888
35889
35890
35891
35892
35893
35894
35895
35896
35897
35898
35899
35900
35901
35902
35903
35904
35905
35906
35907
35908
35909
35910
35911
35912
35913
35914
35915
35916
35917
35918
35919
35920
35921
35922
35923
35924
35925
35926
35927
35928
35929
35930
35931
35932
35933
35934
35935
35936
35937
35938
35939
35940
35941
35942
35943
35944
35945
35946
35947
35948
35949
35950
35951
35952
35953
35954
35955
35956
35957
35958
35959
35960
35961
35962
35963
35964
35965
35966
35967
35968
35969
35970
35971
35972
35973
35974
35975
35976
35977
35978
35979
35980
35981
35982
35983
35984
35985
35986
35987
35988
35989
35990
35991
35992
35993
35994
35995
35996
35997
35998
35999
36000
36001
36002
36003
36004
36005
36006
36007
36008
36009
36010
36011
36012
36013
36014
36015
36016
36017
36018
36019
36020
36021
36022
36023
36024
36025
36026
36027
36028
36029
36030
36031
36032
36033
36034
36035
36036
36037
36038
36039
36040
36041
36042
36043
36044
36045
36046
36047
36048
36049
36050
36051
36052
36053
36054
36055
36056
36057
36058
36059
36060
36061
36062
36063
36064
36065
36066
36067
36068
36069
36070
36071
36072
36073
36074
36075
36076
36077
36078
36079
36080
36081
36082
36083
36084
36085
36086
36087
36088
36089
36090
36091
36092
36093
36094
36095
36096
36097
36098
36099
36100
36101
36102
36103
36104
36105
36106
36107
36108
36109
36110
36111
36112
36113
36114
36115
36116
36117
36118
36119
36120
36121
36122
36123
36124
36125
36126
36127
36128
36129
36130
36131
36132
36133
36134
36135
36136
36137
36138
36139
36140
36141
36142
36143
36144
36145
36146
36147
36148
36149
36150
36151
36152
36153
36154
36155
36156
36157
36158
36159
36160
36161
36162
36163
36164
36165
36166
36167
36168
36169
36170
36171
36172
36173
36174
36175
36176
36177
36178
36179
36180
36181
36182
36183
36184
36185
36186
36187
36188
36189
36190
36191
36192
36193
36194
36195
36196
36197
36198
36199
36200
36201
36202
36203
36204
36205
36206
36207
36208
36209
36210
36211
36212
36213
36214
36215
36216
36217
36218
36219
36220
36221
36222
36223
36224
36225
36226
36227
36228
36229
36230
36231
36232
36233
36234
36235
36236
36237
36238
36239
36240
36241
36242
36243
36244
36245
36246
36247
36248
36249
36250
36251
36252
36253
36254
36255
36256
36257
36258
36259
36260
36261
36262
36263
36264
36265
36266
36267
36268
36269
36270
36271
36272
36273
36274
36275
36276
36277
36278
36279
36280
36281
36282
36283
36284
36285
36286
36287
36288
36289
36290
36291
36292
36293
36294
36295
36296
36297
36298
36299
36300
36301
36302
36303
36304
36305
36306
36307
36308
36309
36310
36311
36312
36313
36314
36315
36316
36317
36318
36319
36320
36321
36322
36323
36324
36325
36326
36327
36328
36329
36330
36331
36332
36333
36334
36335
36336
36337
36338
36339
36340
36341
36342
36343
36344
36345
36346
36347
36348
36349
36350
36351
36352
36353
36354
36355
36356
36357
36358
36359
36360
36361
36362
36363
36364
36365
36366
36367
36368
36369
36370
36371
36372
36373
36374
36375
36376
36377
36378
36379
36380
36381
36382
36383
36384
36385
36386
36387
36388
36389
36390
36391
36392
36393
36394
36395
36396
36397
36398
36399
36400
36401
36402
36403
36404
36405
36406
36407
36408
36409
36410
36411
36412
36413
36414
36415
36416
36417
36418
36419
36420
36421
36422
36423
36424
36425
36426
36427
36428
36429
36430
36431
36432
36433
36434
36435
36436
36437
36438
36439
36440
36441
36442
36443
36444
36445
36446
36447
36448
36449
36450
36451
36452
36453
36454
36455
36456
36457
36458
36459
36460
36461
36462
36463
36464
36465
36466
36467
36468
36469
36470
36471
36472
36473
36474
36475
36476
36477
36478
36479
36480
36481
36482
36483
36484
36485
36486
36487
36488
36489
36490
36491
36492
36493
36494
36495
36496
36497
36498
36499
36500
36501
36502
36503
36504
36505
36506
36507
36508
36509
36510
36511
36512
36513
36514
36515
36516
36517
36518
36519
36520
36521
36522
36523
36524
36525
36526
36527
36528
36529
36530
36531
36532
36533
36534
36535
36536
36537
36538
36539
36540
36541
36542
36543
36544
36545
36546
36547
36548
36549
36550
36551
36552
36553
36554
36555
36556
36557
36558
36559
36560
36561
36562
36563
36564
36565
36566
36567
36568
36569
36570
36571
36572
36573
36574
36575
36576
36577
36578
36579
36580
36581
36582
36583
36584
36585
36586
36587
36588
36589
36590
36591
36592
36593
36594
36595
36596
36597
36598
36599
36600
36601
36602
36603
36604
36605
36606
36607
36608
36609
36610
36611
36612
36613
36614
36615
36616
36617
36618
36619
36620
36621
36622
36623
36624
36625
36626
36627
36628
36629
36630
36631
36632
36633
36634
36635
36636
36637
36638
36639
36640
36641
36642
36643
36644
36645
36646
36647
36648
36649
36650
36651
36652
36653
36654
36655
36656
36657
36658
36659
36660
36661
36662
36663
36664
36665
36666
36667
36668
36669
36670
36671
36672
36673
36674
36675
36676
36677
36678
36679
36680
36681
36682
36683
36684
36685
36686
36687
36688
36689
36690
36691
36692
36693
36694
36695
36696
36697
36698
36699
36700
36701
36702
36703
36704
36705
36706
36707
36708
36709
36710
36711
36712
36713
36714
36715
36716
36717
36718
36719
36720
36721
36722
36723
36724
36725
36726
36727
36728
36729
36730
36731
36732
36733
36734
36735
36736
36737
36738
36739
36740
36741
36742
36743
36744
36745
36746
36747
36748
36749
36750
36751
36752
36753
36754
36755
36756
36757
36758
36759
36760
36761
36762
36763
36764
36765
36766
36767
36768
36769
36770
36771
36772
36773
36774
36775
36776
36777
36778
36779
36780
36781
36782
36783
36784
36785
36786
36787
36788
36789
36790
36791
36792
36793
36794
36795
36796
36797
36798
36799
36800
36801
36802
36803
36804
36805
36806
36807
36808
36809
36810
36811
36812
36813
36814
36815
36816
36817
36818
36819
36820
36821
36822
36823
36824
36825
36826
36827
36828
36829
36830
36831
36832
36833
36834
36835
36836
36837
36838
36839
36840
36841
36842
36843
36844
36845
36846
36847
36848
36849
36850
36851
36852
36853
36854
36855
36856
36857
36858
36859
36860
36861
36862
36863
36864
36865
36866
36867
36868
36869
36870
36871
36872
36873
36874
36875
36876
36877
36878
36879
36880
36881
36882
36883
36884
36885
36886
36887
36888
36889
36890
36891
36892
36893
36894
36895
36896
36897
36898
36899
36900
36901
36902
36903
36904
36905
36906
36907
36908
36909
36910
36911
36912
36913
36914
36915
36916
36917
36918
36919
36920
36921
36922
36923
36924
36925
36926
36927
36928
36929
36930
36931
36932
36933
36934
36935
36936
36937
36938
36939
36940
36941
36942
36943
36944
36945
36946
36947
36948
36949
36950
36951
36952
36953
36954
36955
36956
36957
36958
36959
36960
36961
36962
36963
36964
36965
36966
36967
36968
36969
36970
36971
36972
36973
36974
36975
36976
36977
36978
36979
36980
36981
36982
36983
36984
36985
36986
36987
36988
36989
36990
36991
36992
36993
36994
36995
36996
36997
36998
36999
37000
37001
37002
37003
37004
37005
37006
37007
37008
37009
37010
37011
37012
37013
37014
37015
37016
37017
37018
37019
37020
37021
37022
37023
37024
37025
37026
37027
37028
37029
37030
37031
37032
37033
37034
37035
37036
37037
37038
37039
37040
37041
37042
37043
37044
37045
37046
37047
37048
37049
37050
37051
37052
37053
37054
37055
37056
37057
37058
37059
37060
37061
37062
37063
37064
37065
37066
37067
37068
37069
37070
37071
37072
37073
37074
37075
37076
37077
37078
37079
37080
37081
37082
37083
37084
37085
37086
37087
37088
37089
37090
37091
37092
37093
37094
37095
37096
37097
37098
37099
37100
37101
37102
37103
37104
37105
37106
37107
37108
37109
37110
37111
37112
37113
37114
37115
37116
37117
37118
37119
37120
37121
37122
37123
37124
37125
37126
37127
37128
37129
37130
37131
37132
37133
37134
37135
37136
37137
37138
37139
37140
37141
37142
37143
37144
37145
37146
37147
37148
37149
37150
37151
37152
37153
37154
37155
37156
37157
37158
37159
37160
37161
37162
37163
37164
37165
37166
37167
37168
37169
37170
37171
37172
37173
37174
37175
37176
37177
37178
37179
37180
37181
37182
37183
37184
37185
37186
37187
37188
37189
37190
37191
37192
37193
37194
37195
37196
37197
37198
37199
37200
37201
37202
37203
37204
37205
37206
37207
37208
37209
37210
37211
37212
37213
37214
37215
37216
37217
37218
37219
37220
37221
37222
37223
37224
37225
37226
37227
37228
37229
37230
37231
37232
37233
37234
37235
37236
37237
37238
37239
37240
37241
37242
37243
37244
37245
37246
37247
37248
37249
37250
37251
37252
37253
37254
37255
37256
37257
37258
37259
37260
37261
37262
37263
37264
37265
37266
37267
37268
37269
37270
37271
37272
37273
37274
37275
37276
37277
37278
37279
37280
37281
37282
37283
37284
37285
37286
37287
37288
37289
37290
37291
37292
37293
37294
37295
37296
37297
37298
37299
37300
37301
37302
37303
37304
37305
37306
37307
37308
37309
37310
37311
37312
37313
37314
37315
37316
37317
37318
37319
37320
37321
37322
37323
37324
37325
37326
37327
37328
37329
37330
37331
37332
37333
37334
37335
37336
37337
37338
37339
37340
37341
37342
37343
37344
37345
37346
37347
37348
37349
37350
37351
37352
37353
37354
37355
37356
37357
37358
37359
37360
37361
37362
37363
37364
37365
37366
37367
37368
37369
37370
37371
37372
37373
37374
37375
37376
37377
37378
37379
37380
37381
37382
37383
37384
37385
37386
37387
37388
37389
37390
37391
37392
37393
37394
37395
37396
37397
37398
37399
37400
37401
37402
37403
37404
37405
37406
37407
37408
37409
37410
37411
37412
37413
37414
37415
37416
37417
37418
37419
37420
37421
37422
37423
37424
37425
37426
37427
37428
37429
37430
37431
37432
37433
37434
37435
37436
37437
37438
37439
37440
37441
37442
37443
37444
37445
37446
37447
37448
37449
37450
37451
37452
37453
37454
37455
37456
37457
37458
37459
37460
37461
37462
37463
37464
37465
37466
37467
37468
37469
37470
37471
37472
37473
37474
37475
37476
37477
37478
37479
37480
37481
37482
37483
37484
37485
37486
37487
37488
37489
37490
37491
37492
37493
37494
37495
37496
37497
37498
37499
37500
37501
37502
37503
37504
37505
37506
37507
37508
37509
37510
37511
37512
37513
37514
37515
37516
37517
37518
37519
37520
37521
37522
37523
37524
37525
37526
37527
37528
37529
37530
37531
37532
37533
37534
37535
37536
37537
37538
37539
37540
37541
37542
37543
37544
37545
37546
37547
37548
37549
37550
37551
37552
37553
37554
37555
37556
37557
37558
37559
37560
37561
37562
37563
37564
37565
37566
37567
37568
37569
37570
37571
37572
37573
37574
37575
37576
37577
37578
37579
37580
37581
37582
37583
37584
37585
37586
37587
37588
37589
37590
37591
37592
37593
37594
37595
37596
37597
37598
37599
37600
37601
37602
37603
37604
37605
37606
37607
37608
37609
37610
37611
37612
37613
37614
37615
37616
37617
37618
37619
37620
37621
37622
37623
37624
37625
37626
37627
37628
37629
37630
37631
37632
37633
37634
37635
37636
37637
37638
37639
37640
37641
37642
37643
37644
37645
37646
37647
37648
37649
37650
37651
37652
37653
37654
37655
37656
37657
37658
37659
37660
37661
37662
37663
37664
37665
37666
37667
37668
37669
37670
37671
37672
37673
37674
37675
37676
37677
37678
37679
37680
37681
37682
37683
37684
37685
37686
37687
37688
37689
37690
37691
37692
37693
37694
37695
37696
37697
37698
37699
37700
37701
37702
37703
37704
37705
37706
37707
37708
37709
37710
37711
37712
37713
37714
37715
37716
37717
37718
37719
37720
37721
37722
37723
37724
37725
37726
37727
37728
37729
37730
37731
37732
37733
37734
37735
37736
37737
37738
37739
37740
37741
37742
37743
37744
37745
37746
37747
37748
37749
37750
37751
37752
37753
37754
37755
37756
37757
37758
37759
37760
37761
37762
37763
37764
37765
37766
37767
37768
37769
37770
37771
37772
37773
37774
37775
37776
37777
37778
37779
37780
37781
37782
37783
37784
37785
37786
37787
37788
37789
37790
37791
37792
37793
37794
37795
37796
37797
37798
37799
37800
37801
37802
37803
37804
37805
37806
37807
37808
37809
37810
37811
37812
37813
37814
37815
37816
37817
37818
37819
37820
37821
37822
37823
37824
37825
37826
37827
37828
37829
37830
37831
37832
37833
37834
37835
37836
37837
37838
37839
37840
37841
37842
37843
37844
37845
37846
37847
37848
37849
37850
37851
37852
37853
37854
37855
37856
37857
37858
37859
37860
37861
37862
37863
37864
37865
37866
37867
37868
37869
37870
37871
37872
37873
37874
37875
37876
37877
37878
37879
37880
37881
37882
37883
37884
37885
37886
37887
37888
37889
37890
37891
37892
37893
37894
37895
37896
37897
37898
37899
37900
37901
37902
37903
37904
37905
37906
37907
37908
37909
37910
37911
37912
37913
37914
37915
37916
37917
37918
37919
37920
37921
37922
37923
37924
37925
37926
37927
37928
37929
37930
37931
37932
37933
37934
37935
37936
37937
37938
37939
37940
37941
37942
37943
37944
37945
37946
37947
37948
37949
37950
37951
37952
37953
37954
37955
37956
37957
37958
37959
37960
37961
37962
37963
37964
37965
37966
37967
37968
37969
37970
37971
37972
37973
37974
37975
37976
37977
37978
37979
37980
37981
37982
37983
37984
37985
37986
37987
37988
37989
37990
37991
37992
37993
37994
37995
37996
37997
37998
37999
38000
38001
38002
38003
38004
38005
38006
38007
38008
38009
38010
38011
38012
38013
38014
38015
38016
38017
38018
38019
38020
38021
38022
38023
38024
38025
38026
38027
38028
38029
38030
38031
38032
38033
38034
38035
38036
38037
38038
38039
38040
38041
38042
38043
38044
38045
38046
38047
38048
38049
38050
38051
38052
38053
38054
38055
38056
38057
38058
38059
38060
38061
38062
38063
38064
38065
38066
38067
38068
38069
38070
38071
38072
38073
38074
38075
38076
38077
38078
38079
38080
38081
38082
38083
38084
38085
38086
38087
38088
38089
38090
38091
38092
38093
38094
38095
38096
38097
38098
38099
38100
38101
38102
38103
38104
38105
38106
38107
38108
38109
38110
38111
38112
38113
38114
38115
38116
38117
38118
38119
38120
38121
38122
38123
38124
38125
38126
38127
38128
38129
38130
38131
38132
38133
38134
38135
38136
38137
38138
38139
38140
38141
38142
38143
38144
38145
38146
38147
38148
38149
38150
38151
38152
38153
38154
38155
38156
38157
38158
38159
38160
38161
38162
38163
38164
38165
38166
38167
38168
38169
38170
38171
38172
38173
38174
38175
38176
38177
38178
38179
38180
38181
38182
38183
38184
38185
38186
38187
38188
38189
38190
38191
38192
38193
38194
38195
38196
38197
38198
38199
38200
38201
38202
38203
38204
38205
38206
38207
38208
38209
38210
38211
38212
38213
38214
38215
38216
38217
38218
38219
38220
38221
38222
38223
38224
38225
38226
38227
38228
38229
38230
38231
38232
38233
38234
38235
38236
38237
38238
38239
38240
38241
38242
38243
38244
38245
38246
38247
38248
38249
38250
38251
38252
38253
38254
38255
38256
38257
38258
38259
38260
38261
38262
38263
38264
38265
38266
38267
38268
38269
38270
38271
38272
38273
38274
38275
38276
38277
38278
38279
38280
38281
38282
38283
38284
38285
38286
38287
38288
38289
38290
38291
38292
38293
38294
38295
38296
38297
38298
38299
38300
38301
38302
38303
38304
38305
38306
38307
38308
38309
38310
38311
38312
38313
38314
38315
38316
38317
38318
38319
38320
38321
38322
38323
38324
38325
38326
38327
38328
38329
38330
38331
38332
38333
38334
38335
38336
38337
38338
38339
38340
38341
38342
38343
38344
38345
38346
38347
38348
38349
38350
38351
38352
38353
38354
38355
38356
38357
38358
38359
38360
38361
38362
38363
38364
38365
38366
38367
38368
38369
38370
38371
38372
38373
38374
38375
38376
38377
38378
38379
38380
38381
38382
38383
38384
38385
38386
38387
38388
38389
38390
38391
38392
38393
38394
38395
38396
38397
38398
38399
38400
38401
38402
38403
38404
38405
38406
38407
38408
38409
38410
38411
38412
38413
38414
38415
38416
38417
38418
38419
38420
38421
38422
38423
38424
38425
38426
38427
38428
38429
38430
38431
38432
38433
38434
38435
38436
38437
38438
38439
38440
38441
38442
38443
38444
38445
38446
38447
38448
38449
38450
38451
38452
38453
38454
38455
38456
38457
38458
38459
38460
38461
38462
38463
38464
38465
38466
38467
38468
38469
38470
38471
38472
38473
38474
38475
38476
38477
38478
38479
38480
38481
38482
38483
38484
38485
38486
38487
38488
38489
38490
38491
38492
38493
38494
38495
38496
38497
38498
38499
38500
38501
38502
38503
38504
38505
38506
38507
38508
38509
38510
38511
38512
38513
38514
38515
38516
38517
38518
38519
38520
38521
38522
38523
38524
38525
38526
38527
38528
38529
38530
38531
38532
38533
38534
38535
38536
38537
38538
38539
38540
38541
38542
38543
38544
38545
38546
38547
38548
38549
38550
38551
38552
38553
38554
38555
38556
38557
38558
38559
38560
38561
38562
38563
38564
38565
38566
38567
38568
38569
38570
38571
38572
38573
38574
38575
38576
38577
38578
38579
38580
38581
38582
38583
38584
38585
38586
38587
38588
38589
38590
38591
38592
38593
38594
38595
38596
38597
38598
38599
38600
38601
38602
38603
38604
38605
38606
38607
38608
38609
38610
38611
38612
38613
38614
38615
38616
38617
38618
38619
38620
38621
38622
38623
38624
38625
38626
38627
38628
38629
38630
38631
38632
38633
38634
38635
38636
38637
38638
38639
38640
38641
38642
38643
38644
38645
38646
38647
38648
38649
38650
38651
38652
38653
38654
38655
38656
38657
38658
38659
38660
38661
38662
38663
38664
38665
38666
38667
38668
38669
38670
38671
38672
38673
38674
38675
38676
38677
38678
38679
38680
38681
38682
38683
38684
38685
38686
38687
38688
38689
38690
38691
38692
38693
38694
38695
38696
38697
38698
38699
38700
38701
38702
38703
38704
38705
38706
38707
38708
38709
38710
38711
38712
38713
38714
38715
38716
38717
38718
38719
38720
38721
38722
38723
38724
38725
38726
38727
38728
38729
38730
38731
38732
38733
38734
38735
38736
38737
38738
38739
38740
38741
38742
38743
38744
38745
38746
38747
38748
38749
38750
38751
38752
38753
38754
38755
38756
38757
38758
38759
38760
38761
38762
38763
38764
38765
38766
38767
38768
38769
38770
38771
38772
38773
38774
38775
38776
38777
38778
38779
38780
38781
38782
38783
38784
38785
38786
38787
38788
38789
38790
38791
38792
38793
38794
38795
38796
38797
38798
38799
38800
38801
38802
38803
38804
38805
38806
38807
38808
38809
38810
38811
38812
38813
38814
38815
38816
38817
38818
38819
38820
38821
38822
38823
38824
38825
38826
38827
38828
38829
38830
38831
38832
38833
38834
38835
38836
38837
38838
38839
38840
38841
38842
38843
38844
38845
38846
38847
38848
38849
38850
38851
38852
38853
38854
38855
38856
38857
38858
38859
38860
38861
38862
38863
38864
38865
38866
38867
38868
38869
38870
38871
38872
38873
38874
38875
38876
38877
38878
38879
38880
38881
38882
38883
38884
38885
38886
38887
38888
38889
38890
38891
38892
38893
38894
38895
38896
38897
38898
38899
38900
38901
38902
38903
38904
38905
38906
38907
38908
38909
38910
38911
38912
38913
38914
38915
38916
38917
38918
38919
38920
38921
38922
38923
38924
38925
38926
38927
38928
38929
38930
38931
38932
38933
38934
38935
38936
38937
38938
38939
38940
38941
38942
38943
38944
38945
38946
38947
38948
38949
38950
38951
38952
38953
38954
38955
38956
38957
38958
38959
38960
38961
38962
38963
38964
38965
38966
38967
38968
38969
38970
38971
38972
38973
38974
38975
38976
38977
38978
38979
38980
38981
38982
38983
38984
38985
38986
38987
38988
38989
38990
38991
38992
38993
38994
38995
38996
38997
38998
38999
39000
39001
39002
39003
39004
39005
39006
39007
39008
39009
39010
39011
39012
39013
39014
39015
39016
39017
39018
39019
39020
39021
39022
39023
39024
39025
39026
39027
39028
39029
39030
39031
39032
39033
39034
39035
39036
39037
39038
39039
39040
39041
39042
39043
39044
39045
39046
39047
39048
39049
39050
39051
39052
39053
39054
39055
39056
39057
39058
39059
39060
39061
39062
39063
39064
39065
39066
39067
39068
39069
39070
39071
39072
39073
39074
39075
39076
39077
39078
39079
39080
39081
39082
39083
39084
39085
39086
39087
39088
39089
39090
39091
39092
39093
39094
39095
39096
39097
39098
39099
39100
39101
39102
39103
39104
39105
39106
39107
39108
39109
39110
39111
39112
39113
39114
39115
39116
39117
39118
39119
39120
39121
39122
39123
39124
39125
39126
39127
39128
39129
39130
39131
39132
39133
39134
39135
39136
39137
39138
39139
39140
39141
39142
39143
39144
39145
39146
39147
39148
39149
39150
39151
39152
39153
39154
39155
39156
39157
39158
39159
39160
39161
39162
39163
39164
39165
39166
39167
39168
39169
39170
39171
39172
39173
39174
39175
39176
39177
39178
39179
39180
39181
39182
39183
39184
39185
39186
39187
39188
39189
39190
39191
39192
39193
39194
39195
39196
39197
39198
39199
39200
39201
39202
39203
39204
39205
39206
39207
39208
39209
39210
39211
39212
39213
39214
39215
39216
39217
39218
39219
39220
39221
39222
39223
39224
39225
39226
39227
39228
39229
39230
39231
39232
39233
39234
39235
39236
39237
39238
39239
39240
39241
39242
39243
39244
39245
39246
39247
39248
39249
39250
39251
39252
39253
39254
39255
39256
39257
39258
39259
39260
39261
39262
39263
39264
39265
39266
39267
39268
39269
39270
39271
39272
39273
39274
39275
39276
39277
39278
39279
39280
39281
39282
39283
39284
39285
39286
39287
39288
39289
39290
39291
39292
39293
39294
39295
39296
39297
39298
39299
39300
39301
39302
39303
39304
39305
39306
39307
39308
39309
39310
39311
39312
39313
39314
39315
39316
39317
39318
39319
39320
39321
39322
39323
39324
39325
39326
39327
39328
39329
39330
39331
39332
39333
39334
39335
39336
39337
39338
39339
39340
39341
39342
39343
39344
39345
39346
39347
39348
39349
39350
39351
39352
39353
39354
39355
39356
39357
39358
39359
39360
39361
39362
39363
39364
39365
39366
39367
39368
39369
39370
39371
39372
39373
39374
39375
39376
39377
39378
39379
39380
39381
39382
39383
39384
39385
39386
39387
39388
39389
39390
39391
39392
39393
39394
39395
39396
39397
39398
39399
39400
39401
39402
39403
39404
39405
39406
39407
39408
39409
39410
39411
39412
39413
39414
39415
39416
39417
39418
39419
39420
39421
39422
39423
39424
39425
39426
39427
39428
39429
39430
39431
39432
39433
39434
39435
39436
39437
39438
39439
39440
39441
39442
39443
39444
39445
39446
39447
39448
39449
39450
39451
39452
39453
39454
39455
39456
39457
39458
39459
39460
39461
39462
39463
39464
39465
39466
39467
39468
39469
39470
39471
39472
39473
39474
39475
39476
39477
39478
39479
39480
39481
39482
39483
39484
39485
39486
39487
39488
39489
39490
39491
39492
39493
39494
39495
39496
39497
39498
39499
39500
39501
39502
39503
39504
39505
39506
39507
39508
39509
39510
39511
39512
39513
39514
39515
39516
39517
39518
39519
39520
39521
39522
39523
39524
39525
39526
39527
39528
39529
39530
39531
39532
39533
39534
39535
39536
39537
39538
39539
39540
39541
39542
39543
39544
39545
39546
39547
39548
39549
39550
39551
39552
39553
39554
39555
39556
39557
39558
39559
39560
39561
39562
39563
39564
39565
39566
39567
39568
39569
39570
39571
39572
39573
39574
39575
39576
39577
39578
39579
39580
39581
39582
39583
39584
39585
39586
39587
39588
39589
39590
39591
39592
39593
39594
39595
39596
39597
39598
39599
39600
39601
39602
39603
39604
39605
39606
39607
39608
39609
39610
39611
39612
39613
39614
39615
39616
39617
39618
39619
39620
39621
39622
39623
39624
39625
39626
39627
39628
39629
39630
39631
39632
39633
39634
39635
39636
39637
39638
39639
39640
39641
39642
39643
39644
39645
39646
39647
39648
39649
39650
39651
39652
39653
39654
39655
39656
39657
39658
39659
39660
39661
39662
39663
39664
39665
39666
39667
39668
39669
39670
39671
39672
39673
39674
39675
39676
39677
39678
39679
39680
39681
39682
39683
39684
39685
39686
39687
39688
39689
39690
39691
39692
39693
39694
39695
39696
39697
39698
39699
39700
39701
39702
39703
39704
39705
39706
39707
39708
39709
39710
39711
39712
39713
39714
39715
39716
39717
39718
39719
39720
39721
39722
39723
39724
39725
39726
39727
39728
39729
39730
39731
39732
39733
39734
39735
39736
39737
39738
39739
39740
39741
39742
39743
39744
39745
39746
39747
39748
39749
39750
39751
39752
39753
39754
39755
39756
39757
39758
39759
39760
39761
39762
39763
39764
39765
39766
39767
39768
39769
39770
39771
39772
39773
39774
39775
39776
39777
39778
39779
39780
39781
39782
39783
39784
39785
39786
39787
39788
39789
39790
39791
39792
39793
39794
39795
39796
39797
39798
39799
39800
39801
39802
39803
39804
39805
39806
39807
39808
39809
39810
39811
39812
39813
39814
39815
39816
39817
39818
39819
39820
39821
39822
39823
39824
39825
39826
39827
39828
39829
39830
39831
39832
39833
39834
39835
39836
39837
39838
39839
39840
39841
39842
39843
39844
39845
39846
39847
39848
39849
39850
39851
39852
39853
39854
39855
39856
39857
39858
39859
39860
39861
39862
39863
39864
39865
39866
39867
39868
39869
39870
39871
39872
39873
39874
39875
39876
39877
39878
39879
39880
39881
39882
39883
39884
39885
39886
39887
39888
39889
39890
39891
39892
39893
39894
39895
39896
39897
39898
39899
39900
39901
39902
39903
39904
39905
39906
39907
39908
39909
39910
39911
39912
39913
39914
39915
39916
39917
39918
39919
39920
39921
39922
39923
39924
39925
39926
39927
39928
39929
39930
39931
39932
39933
39934
39935
39936
39937
39938
39939
39940
39941
39942
39943
39944
39945
39946
39947
39948
39949
39950
39951
39952
39953
39954
39955
39956
39957
39958
39959
39960
39961
39962
39963
39964
39965
39966
39967
39968
39969
39970
39971
39972
39973
39974
39975
39976
39977
39978
39979
39980
39981
39982
39983
39984
39985
39986
39987
39988
39989
39990
39991
39992
39993
39994
39995
39996
39997
39998
39999
40000
40001
40002
40003
40004
40005
40006
40007
40008
40009
40010
40011
40012
40013
40014
40015
40016
40017
40018
40019
40020
40021
40022
40023
40024
40025
40026
40027
40028
40029
40030
40031
40032
40033
40034
40035
40036
40037
40038
40039
40040
40041
40042
40043
40044
40045
40046
40047
40048
40049
40050
40051
40052
40053
40054
40055
40056
40057
40058
40059
40060
40061
40062
40063
40064
40065
40066
40067
40068
40069
40070
40071
40072
40073
40074
40075
40076
40077
40078
40079
40080
40081
40082
40083
40084
40085
40086
40087
40088
40089
40090
40091
40092
40093
40094
40095
40096
40097
40098
40099
40100
40101
40102
40103
40104
40105
40106
40107
40108
40109
40110
40111
40112
40113
40114
40115
40116
40117
40118
40119
40120
40121
40122
40123
40124
40125
40126
40127
40128
40129
40130
40131
40132
40133
40134
40135
40136
40137
40138
40139
40140
40141
40142
40143
40144
40145
40146
40147
40148
40149
40150
40151
40152
40153
40154
40155
40156
40157
40158
40159
40160
40161
40162
40163
40164
40165
40166
40167
40168
40169
40170
40171
40172
40173
40174
40175
40176
40177
40178
40179
40180
40181
40182
40183
40184
40185
40186
40187
40188
40189
40190
40191
40192
40193
40194
40195
40196
40197
40198
40199
40200
40201
40202
40203
40204
40205
40206
40207
40208
40209
40210
40211
40212
40213
40214
40215
40216
40217
40218
40219
40220
40221
40222
40223
40224
40225
40226
40227
40228
40229
40230
40231
40232
40233
40234
40235
40236
40237
40238
40239
40240
40241
40242
40243
40244
40245
40246
40247
40248
40249
40250
40251
40252
40253
40254
40255
40256
40257
40258
40259
40260
40261
40262
40263
40264
40265
40266
40267
40268
40269
40270
40271
40272
40273
40274
40275
40276
40277
40278
40279
40280
40281
40282
40283
40284
40285
40286
40287
40288
40289
40290
40291
40292
40293
40294
40295
40296
40297
40298
40299
40300
40301
40302
40303
40304
40305
40306
40307
40308
40309
40310
40311
40312
40313
40314
40315
40316
40317
40318
40319
40320
40321
40322
40323
40324
40325
40326
40327
40328
40329
40330
40331
40332
40333
40334
40335
40336
40337
40338
40339
40340
40341
40342
40343
40344
40345
40346
40347
40348
40349
40350
40351
40352
40353
40354
40355
40356
40357
40358
40359
40360
40361
40362
40363
40364
40365
40366
40367
40368
40369
40370
40371
40372
40373
40374
40375
40376
40377
40378
40379
40380
40381
40382
40383
40384
40385
40386
40387
40388
40389
40390
40391
40392
40393
40394
40395
40396
40397
40398
40399
40400
40401
40402
40403
40404
40405
40406
40407
40408
40409
40410
40411
40412
40413
40414
40415
40416
40417
40418
40419
40420
40421
40422
40423
40424
40425
40426
40427
40428
40429
40430
40431
40432
40433
40434
40435
40436
40437
40438
40439
40440
40441
40442
40443
40444
40445
40446
40447
40448
40449
40450
40451
40452
40453
40454
40455
40456
40457
40458
40459
40460
40461
40462
40463
40464
40465
40466
40467
40468
40469
40470
40471
40472
40473
40474
40475
40476
40477
40478
40479
40480
40481
40482
40483
40484
40485
40486
40487
40488
40489
40490
40491
40492
40493
40494
40495
40496
40497
40498
40499
40500
40501
40502
40503
40504
40505
40506
40507
40508
40509
40510
40511
40512
40513
40514
40515
40516
40517
40518
40519
40520
40521
40522
40523
40524
40525
40526
40527
40528
40529
40530
40531
40532
40533
40534
40535
40536
40537
40538
40539
40540
40541
40542
40543
40544
40545
40546
40547
40548
40549
40550
40551
40552
40553
40554
40555
40556
40557
40558
40559
40560
40561
40562
40563
40564
40565
40566
40567
40568
40569
40570
40571
40572
40573
40574
40575
40576
40577
40578
40579
40580
40581
40582
40583
40584
40585
40586
40587
40588
40589
40590
40591
40592
40593
40594
40595
40596
40597
40598
40599
40600
40601
40602
40603
40604
40605
40606
40607
40608
40609
40610
40611
40612
40613
40614
40615
40616
40617
40618
40619
40620
40621
40622
40623
40624
40625
40626
40627
40628
40629
40630
40631
40632
40633
40634
40635
40636
40637
40638
40639
40640
40641
40642
40643
40644
40645
40646
40647
40648
40649
40650
40651
40652
40653
40654
40655
40656
40657
40658
40659
40660
40661
40662
40663
40664
40665
40666
40667
40668
40669
40670
40671
40672
40673
40674
40675
40676
40677
40678
40679
40680
40681
40682
40683
40684
40685
40686
40687
40688
40689
40690
40691
40692
40693
40694
40695
40696
40697
40698
40699
40700
40701
40702
40703
40704
40705
40706
40707
40708
40709
40710
40711
40712
40713
40714
40715
40716
40717
40718
40719
40720
40721
40722
40723
40724
40725
40726
40727
40728
40729
40730
40731
40732
40733
40734
40735
40736
40737
40738
40739
40740
40741
40742
40743
40744
40745
40746
40747
40748
40749
40750
40751
40752
40753
40754
40755
40756
40757
40758
40759
40760
40761
40762
40763
40764
40765
40766
40767
40768
40769
40770
40771
40772
40773
40774
40775
40776
40777
40778
40779
40780
40781
40782
40783
40784
40785
40786
40787
40788
40789
40790
40791
40792
40793
40794
40795
40796
40797
40798
40799
40800
40801
40802
40803
40804
40805
40806
40807
40808
40809
40810
40811
40812
40813
40814
40815
40816
40817
40818
40819
40820
40821
40822
40823
40824
40825
40826
40827
40828
40829
40830
40831
40832
40833
40834
40835
40836
40837
40838
40839
40840
40841
40842
40843
40844
40845
40846
40847
40848
40849
40850
40851
40852
40853
40854
40855
40856
40857
40858
40859
40860
40861
40862
40863
40864
40865
40866
40867
40868
40869
40870
40871
40872
40873
40874
40875
40876
40877
40878
40879
40880
40881
40882
40883
40884
40885
40886
40887
40888
40889
40890
40891
40892
40893
40894
40895
40896
40897
40898
40899
40900
40901
40902
40903
40904
40905
40906
40907
40908
40909
40910
40911
40912
40913
40914
40915
40916
40917
40918
40919
40920
40921
40922
40923
40924
40925
40926
40927
40928
40929
40930
40931
40932
40933
40934
40935
40936
40937
40938
40939
40940
40941
40942
40943
40944
40945
40946
40947
40948
40949
40950
40951
40952
40953
40954
40955
40956
40957
40958
40959
40960
40961
40962
40963
40964
40965
40966
40967
40968
40969
40970
40971
40972
40973
40974
40975
40976
40977
40978
40979
40980
40981
40982
40983
40984
40985
40986
40987
40988
40989
40990
40991
40992
40993
40994
40995
40996
40997
40998
40999
41000
41001
41002
41003
41004
41005
41006
41007
41008
41009
41010
41011
41012
41013
41014
41015
41016
41017
41018
41019
41020
41021
41022
41023
41024
41025
41026
41027
41028
41029
41030
41031
41032
41033
41034
41035
41036
41037
41038
41039
41040
41041
41042
41043
41044
41045
41046
41047
41048
41049
41050
41051
41052
41053
41054
41055
41056
41057
41058
41059
41060
41061
41062
41063
41064
41065
41066
41067
41068
41069
41070
41071
41072
41073
41074
41075
41076
41077
41078
41079
41080
41081
41082
41083
41084
41085
41086
41087
41088
41089
41090
41091
41092
41093
41094
41095
41096
41097
41098
41099
41100
41101
41102
41103
41104
41105
41106
41107
41108
41109
41110
41111
41112
41113
41114
41115
41116
41117
41118
41119
41120
41121
41122
41123
41124
41125
41126
41127
41128
41129
41130
41131
41132
41133
41134
41135
41136
41137
41138
41139
41140
41141
41142
41143
41144
41145
41146
41147
41148
41149
41150
41151
41152
41153
41154
41155
41156
41157
41158
41159
41160
41161
41162
41163
41164
41165
41166
41167
41168
41169
41170
41171
41172
41173
41174
41175
41176
41177
41178
41179
41180
41181
41182
41183
41184
41185
41186
41187
41188
41189
41190
41191
41192
41193
41194
41195
41196
41197
41198
41199
41200
41201
41202
41203
41204
41205
41206
41207
41208
41209
41210
41211
41212
41213
41214
41215
41216
41217
41218
41219
41220
41221
41222
41223
41224
41225
41226
41227
41228
41229
41230
41231
41232
41233
41234
41235
41236
41237
41238
41239
41240
41241
41242
41243
41244
41245
41246
41247
41248
41249
41250
41251
41252
41253
41254
41255
41256
41257
41258
41259
41260
41261
41262
41263
41264
41265
41266
41267
41268
41269
41270
41271
41272
41273
41274
41275
41276
41277
41278
41279
41280
41281
41282
41283
41284
41285
41286
41287
41288
41289
41290
41291
41292
41293
41294
41295
41296
41297
41298
41299
41300
41301
41302
41303
41304
41305
41306
41307
41308
41309
41310
41311
41312
41313
41314
41315
41316
41317
41318
41319
41320
41321
41322
41323
41324
41325
41326
41327
41328
41329
41330
41331
41332
41333
41334
41335
41336
41337
41338
41339
41340
41341
41342
41343
41344
41345
41346
41347
41348
41349
41350
41351
41352
41353
41354
41355
41356
41357
41358
41359
41360
41361
41362
41363
41364
41365
41366
41367
41368
41369
41370
41371
41372
41373
41374
41375
41376
41377
41378
41379
41380
41381
41382
41383
41384
41385
41386
41387
41388
41389
41390
41391
41392
41393
41394
41395
41396
41397
41398
41399
41400
41401
41402
41403
41404
41405
41406
41407
41408
41409
41410
41411
41412
41413
41414
41415
41416
41417
41418
41419
41420
41421
41422
41423
41424
41425
41426
41427
41428
41429
41430
41431
41432
41433
41434
41435
41436
41437
41438
41439
41440
41441
41442
41443
41444
41445
41446
41447
41448
41449
41450
41451
41452
41453
41454
41455
41456
41457
41458
41459
41460
41461
41462
41463
41464
41465
41466
41467
41468
41469
41470
41471
41472
41473
41474
41475
41476
41477
41478
41479
41480
41481
41482
41483
41484
41485
41486
41487
41488
41489
41490
41491
41492
41493
41494
41495
41496
41497
41498
41499
41500
41501
41502
41503
41504
41505
41506
41507
41508
41509
41510
41511
41512
41513
41514
41515
41516
41517
41518
41519
41520
41521
41522
41523
41524
41525
41526
41527
41528
41529
41530
41531
41532
41533
41534
41535
41536
41537
41538
41539
41540
41541
41542
41543
41544
41545
41546
41547
41548
41549
41550
41551
41552
41553
41554
41555
41556
41557
41558
41559
41560
41561
41562
41563
41564
41565
41566
41567
41568
41569
41570
41571
41572
41573
41574
41575
41576
41577
41578
41579
41580
41581
41582
41583
41584
41585
41586
41587
41588
41589
41590
41591
41592
41593
41594
41595
41596
41597
41598
41599
41600
41601
41602
41603
41604
41605
41606
41607
41608
41609
41610
41611
41612
41613
41614
41615
41616
41617
41618
41619
41620
41621
41622
41623
41624
41625
41626
41627
41628
41629
41630
41631
41632
41633
41634
41635
41636
41637
41638
41639
41640
41641
41642
41643
41644
41645
41646
41647
41648
41649
41650
41651
41652
41653
41654
41655
41656
41657
41658
41659
41660
41661
41662
41663
41664
41665
41666
41667
41668
41669
41670
41671
41672
41673
41674
41675
41676
41677
41678
41679
41680
41681
41682
41683
41684
41685
41686
41687
41688
41689
41690
41691
41692
41693
41694
41695
41696
41697
41698
41699
41700
41701
41702
41703
41704
41705
41706
41707
41708
41709
41710
41711
41712
41713
41714
41715
41716
41717
41718
41719
41720
41721
41722
41723
41724
41725
41726
41727
41728
41729
41730
41731
41732
41733
41734
41735
41736
41737
41738
41739
41740
41741
41742
41743
41744
41745
41746
41747
41748
41749
41750
41751
41752
41753
41754
41755
41756
41757
41758
41759
41760
41761
41762
41763
41764
41765
41766
41767
41768
41769
41770
41771
41772
41773
41774
41775
41776
41777
41778
41779
41780
41781
41782
41783
41784
41785
41786
41787
41788
41789
41790
41791
41792
41793
41794
41795
41796
41797
41798
41799
41800
41801
41802
41803
41804
41805
41806
41807
41808
41809
41810
41811
41812
41813
41814
41815
41816
41817
41818
41819
41820
41821
41822
41823
41824
41825
41826
41827
41828
41829
41830
41831
41832
41833
41834
41835
41836
41837
41838
41839
41840
41841
41842
41843
41844
41845
41846
41847
41848
41849
41850
41851
41852
41853
41854
41855
41856
41857
41858
41859
41860
41861
41862
41863
41864
41865
41866
41867
41868
41869
41870
41871
41872
41873
41874
41875
41876
41877
41878
41879
41880
41881
41882
41883
41884
41885
41886
41887
41888
41889
41890
41891
41892
41893
41894
41895
41896
41897
41898
41899
41900
41901
41902
41903
41904
41905
41906
41907
41908
41909
41910
41911
41912
41913
41914
41915
41916
41917
41918
41919
41920
41921
41922
41923
41924
41925
41926
41927
41928
41929
41930
41931
41932
41933
41934
41935
41936
41937
41938
41939
41940
41941
41942
41943
41944
41945
41946
41947
41948
41949
41950
41951
41952
41953
41954
41955
41956
41957
41958
41959
41960
41961
41962
41963
41964
41965
41966
41967
41968
41969
41970
41971
41972
41973
41974
41975
41976
41977
41978
41979
41980
41981
41982
41983
41984
41985
41986
41987
41988
41989
41990
41991
41992
41993
41994
41995
41996
41997
41998
41999
42000
42001
42002
42003
42004
42005
42006
42007
42008
42009
42010
42011
42012
42013
42014
42015
42016
42017
42018
42019
42020
42021
42022
42023
42024
42025
42026
42027
42028
42029
42030
42031
42032
42033
42034
42035
42036
42037
42038
42039
42040
42041
42042
42043
42044
42045
42046
42047
42048
42049
42050
42051
42052
42053
42054
42055
42056
42057
42058
42059
42060
42061
42062
42063
42064
42065
42066
42067
42068
42069
42070
42071
42072
42073
42074
42075
42076
42077
42078
42079
42080
42081
42082
42083
42084
42085
42086
42087
42088
42089
42090
42091
42092
42093
42094
42095
42096
42097
42098
42099
42100
42101
42102
42103
42104
42105
42106
42107
42108
42109
42110
42111
42112
42113
42114
42115
42116
42117
42118
42119
42120
42121
42122
42123
42124
42125
42126
42127
42128
42129
42130
42131
42132
42133
42134
42135
42136
42137
42138
42139
42140
42141
42142
42143
42144
42145
42146
42147
42148
42149
42150
42151
42152
42153
42154
42155
42156
42157
42158
42159
42160
42161
42162
42163
42164
42165
42166
42167
42168
42169
42170
42171
42172
42173
42174
42175
42176
42177
42178
42179
42180
42181
42182
42183
42184
42185
42186
42187
42188
42189
42190
42191
42192
42193
42194
42195
42196
42197
42198
42199
42200
42201
42202
42203
42204
42205
42206
42207
42208
42209
42210
42211
42212
42213
42214
42215
42216
42217
42218
42219
42220
42221
42222
42223
42224
42225
42226
42227
42228
42229
42230
42231
42232
42233
42234
42235
42236
42237
42238
42239
42240
42241
42242
42243
42244
42245
42246
42247
42248
42249
42250
42251
42252
42253
42254
42255
42256
42257
42258
42259
42260
42261
42262
42263
42264
42265
42266
42267
42268
42269
42270
42271
42272
42273
42274
42275
42276
42277
42278
42279
42280
42281
42282
42283
42284
42285
42286
42287
42288
42289
42290
42291
42292
42293
42294
42295
42296
42297
42298
42299
42300
42301
42302
42303
42304
42305
42306
42307
42308
42309
42310
42311
42312
42313
42314
42315
42316
42317
42318
42319
42320
42321
42322
42323
42324
42325
42326
42327
42328
42329
42330
42331
42332
42333
42334
42335
42336
42337
42338
42339
42340
42341
42342
42343
42344
42345
42346
42347
42348
42349
42350
42351
42352
42353
42354
42355
42356
42357
42358
42359
42360
42361
42362
42363
42364
42365
42366
42367
42368
42369
42370
42371
42372
42373
42374
42375
42376
42377
42378
42379
42380
42381
42382
42383
42384
42385
42386
42387
42388
42389
42390
42391
42392
42393
42394
42395
42396
42397
42398
42399
42400
42401
42402
42403
42404
42405
42406
42407
42408
42409
42410
42411
42412
42413
42414
42415
42416
42417
42418
42419
42420
42421
42422
42423
42424
42425
42426
42427
42428
42429
42430
42431
42432
42433
42434
42435
42436
42437
42438
42439
42440
42441
42442
42443
42444
42445
42446
42447
42448
42449
42450
42451
42452
42453
42454
42455
42456
42457
42458
42459
42460
42461
42462
42463
42464
42465
42466
42467
42468
42469
42470
42471
42472
42473
42474
42475
42476
42477
42478
42479
42480
42481
42482
42483
42484
42485
42486
42487
42488
42489
42490
42491
42492
42493
42494
42495
42496
42497
42498
42499
42500
42501
42502
42503
42504
42505
42506
42507
42508
42509
42510
42511
42512
42513
42514
42515
42516
42517
42518
42519
42520
42521
42522
42523
42524
42525
42526
42527
42528
42529
42530
42531
42532
42533
42534
42535
42536
42537
42538
42539
42540
42541
42542
42543
42544
42545
42546
42547
42548
42549
42550
42551
42552
42553
42554
42555
42556
42557
42558
42559
42560
42561
42562
42563
42564
42565
42566
42567
42568
42569
42570
42571
42572
42573
42574
42575
42576
42577
42578
42579
42580
42581
42582
42583
42584
42585
42586
42587
42588
42589
42590
42591
42592
42593
42594
42595
42596
42597
42598
42599
42600
42601
42602
42603
42604
42605
42606
42607
42608
42609
42610
42611
42612
42613
42614
42615
42616
42617
42618
42619
42620
42621
42622
42623
42624
42625
42626
42627
42628
42629
42630
42631
42632
42633
42634
42635
42636
42637
42638
42639
42640
42641
42642
42643
42644
42645
42646
42647
42648
42649
42650
42651
42652
42653
42654
42655
42656
42657
42658
42659
42660
42661
42662
42663
42664
42665
42666
42667
42668
42669
42670
42671
42672
42673
42674
42675
42676
42677
42678
42679
42680
42681
42682
42683
42684
42685
42686
42687
42688
42689
42690
42691
42692
42693
42694
42695
42696
42697
42698
42699
42700
42701
42702
42703
42704
42705
42706
42707
42708
42709
42710
42711
42712
42713
42714
42715
42716
42717
42718
42719
42720
42721
42722
42723
42724
42725
42726
42727
42728
42729
42730
42731
42732
42733
42734
42735
42736
42737
42738
42739
42740
42741
42742
42743
42744
42745
42746
42747
42748
42749
42750
42751
42752
42753
42754
42755
42756
42757
42758
42759
42760
42761
42762
42763
42764
42765
42766
42767
42768
42769
42770
42771
42772
42773
42774
42775
42776
42777
42778
42779
42780
42781
42782
42783
42784
42785
42786
42787
42788
42789
42790
42791
42792
42793
42794
42795
42796
42797
42798
42799
42800
42801
42802
42803
42804
42805
42806
42807
42808
42809
42810
42811
42812
42813
42814
42815
42816
42817
42818
42819
42820
42821
42822
42823
42824
42825
42826
42827
42828
42829
42830
42831
42832
42833
42834
42835
42836
42837
42838
42839
42840
42841
42842
42843
42844
42845
42846
42847
42848
42849
42850
42851
42852
42853
42854
42855
42856
42857
42858
42859
42860
42861
42862
42863
42864
42865
42866
42867
42868
42869
42870
42871
42872
42873
42874
42875
42876
42877
42878
42879
42880
42881
42882
42883
42884
42885
42886
42887
42888
42889
42890
42891
42892
42893
42894
42895
42896
42897
42898
42899
42900
42901
42902
42903
42904
42905
42906
42907
42908
42909
42910
42911
42912
42913
42914
42915
42916
42917
42918
42919
42920
42921
42922
42923
42924
42925
42926
42927
42928
42929
42930
42931
42932
42933
42934
42935
42936
42937
42938
42939
42940
42941
42942
42943
42944
42945
42946
42947
42948
42949
42950
42951
42952
42953
42954
42955
42956
42957
42958
42959
42960
42961
42962
42963
42964
42965
42966
42967
42968
42969
42970
42971
42972
42973
42974
42975
42976
42977
42978
42979
42980
42981
42982
42983
42984
42985
42986
42987
42988
42989
42990
42991
42992
42993
42994
42995
42996
42997
42998
42999
43000
43001
43002
43003
43004
43005
43006
43007
43008
43009
43010
43011
43012
43013
43014
43015
43016
43017
43018
43019
43020
43021
43022
43023
43024
43025
43026
43027
43028
43029
43030
43031
43032
43033
43034
43035
43036
43037
43038
43039
43040
43041
43042
43043
43044
43045
43046
43047
43048
43049
43050
43051
43052
43053
43054
43055
43056
43057
43058
43059
43060
43061
43062
43063
43064
43065
43066
43067
43068
43069
43070
43071
43072
43073
43074
43075
43076
43077
43078
43079
43080
43081
43082
43083
43084
43085
43086
43087
43088
43089
43090
43091
43092
43093
43094
43095
43096
43097
43098
43099
43100
43101
43102
43103
43104
43105
43106
43107
43108
43109
43110
43111
43112
43113
43114
43115
43116
43117
43118
43119
43120
43121
43122
43123
43124
43125
43126
43127
43128
43129
43130
43131
43132
43133
43134
43135
43136
43137
43138
43139
43140
43141
43142
43143
43144
43145
43146
43147
43148
43149
43150
43151
43152
43153
43154
43155
43156
43157
43158
43159
43160
43161
43162
43163
43164
43165
43166
43167
43168
43169
43170
43171
43172
43173
43174
43175
43176
43177
43178
43179
43180
43181
43182
43183
43184
43185
43186
43187
43188
43189
43190
43191
43192
43193
43194
43195
43196
43197
43198
43199
43200
43201
43202
43203
43204
43205
43206
43207
43208
43209
43210
43211
43212
43213
43214
43215
43216
43217
43218
43219
43220
43221
43222
43223
43224
43225
43226
43227
43228
43229
43230
43231
43232
43233
43234
43235
43236
43237
43238
43239
43240
43241
43242
43243
43244
43245
43246
43247
43248
43249
43250
43251
43252
43253
43254
43255
43256
43257
43258
43259
43260
43261
43262
43263
43264
43265
43266
43267
43268
43269
43270
43271
43272
43273
43274
43275
43276
43277
43278
43279
43280
43281
43282
43283
43284
43285
43286
43287
43288
43289
43290
43291
43292
43293
43294
43295
43296
43297
43298
43299
43300
43301
43302
43303
43304
43305
43306
43307
43308
43309
43310
43311
43312
43313
43314
43315
43316
43317
43318
43319
43320
43321
43322
43323
43324
43325
43326
43327
43328
43329
43330
43331
43332
43333
43334
43335
43336
43337
43338
43339
43340
43341
43342
43343
43344
43345
43346
43347
43348
43349
43350
43351
43352
43353
43354
43355
43356
43357
43358
43359
43360
43361
43362
43363
43364
43365
43366
43367
43368
43369
43370
43371
43372
43373
43374
43375
43376
43377
43378
43379
43380
43381
43382
43383
43384
43385
43386
43387
43388
43389
43390
43391
43392
43393
43394
43395
43396
43397
43398
43399
43400
43401
43402
43403
43404
43405
43406
43407
43408
43409
43410
43411
43412
43413
43414
43415
43416
43417
43418
43419
43420
43421
43422
43423
43424
43425
43426
43427
43428
43429
43430
43431
43432
43433
43434
43435
43436
43437
43438
43439
43440
43441
43442
43443
43444
43445
43446
43447
43448
43449
43450
43451
43452
43453
43454
43455
43456
43457
43458
43459
43460
43461
43462
43463
43464
43465
43466
43467
43468
43469
43470
43471
43472
43473
43474
43475
43476
43477
43478
43479
43480
43481
43482
43483
43484
43485
43486
43487
43488
43489
43490
43491
43492
43493
43494
43495
43496
43497
43498
43499
43500
43501
43502
43503
43504
43505
43506
43507
43508
43509
43510
43511
43512
43513
43514
43515
43516
43517
43518
43519
43520
43521
43522
43523
43524
43525
43526
43527
43528
43529
43530
43531
43532
43533
43534
43535
43536
43537
43538
43539
43540
43541
43542
43543
43544
43545
43546
43547
43548
43549
43550
43551
43552
43553
43554
43555
43556
43557
43558
43559
43560
43561
43562
43563
43564
43565
43566
43567
43568
43569
43570
43571
43572
43573
43574
43575
43576
43577
43578
43579
43580
43581
43582
43583
43584
43585
43586
43587
43588
43589
43590
43591
43592
43593
43594
43595
43596
43597
43598
43599
43600
43601
43602
43603
43604
43605
43606
43607
43608
43609
43610
43611
43612
43613
43614
43615
43616
43617
43618
43619
43620
43621
43622
43623
43624
43625
43626
43627
43628
43629
43630
43631
43632
43633
43634
43635
43636
43637
43638
43639
43640
43641
43642
43643
43644
43645
43646
43647
43648
43649
43650
43651
43652
43653
43654
43655
43656
43657
43658
43659
43660
43661
43662
43663
43664
43665
43666
43667
43668
43669
43670
43671
43672
43673
43674
43675
43676
43677
43678
43679
43680
43681
43682
43683
43684
43685
43686
43687
43688
43689
43690
43691
43692
43693
43694
43695
43696
43697
43698
43699
43700
43701
43702
43703
43704
43705
43706
43707
43708
43709
43710
43711
43712
43713
43714
43715
43716
43717
43718
43719
43720
43721
43722
43723
43724
43725
43726
43727
43728
43729
43730
43731
43732
43733
43734
43735
43736
43737
43738
43739
43740
43741
43742
43743
43744
43745
43746
43747
43748
43749
43750
43751
43752
43753
43754
43755
43756
43757
43758
43759
43760
43761
43762
43763
43764
43765
43766
43767
43768
43769
43770
43771
43772
43773
43774
43775
43776
43777
43778
43779
43780
43781
43782
43783
43784
43785
43786
43787
43788
43789
43790
43791
43792
43793
43794
43795
43796
43797
43798
43799
43800
43801
43802
43803
43804
43805
43806
43807
43808
43809
43810
43811
43812
43813
43814
43815
43816
43817
43818
43819
43820
43821
43822
43823
43824
43825
43826
43827
43828
43829
43830
43831
43832
43833
43834
43835
43836
43837
43838
43839
43840
43841
43842
43843
43844
43845
43846
43847
43848
43849
43850
43851
43852
43853
43854
43855
43856
43857
43858
43859
43860
43861
43862
43863
43864
43865
43866
43867
43868
43869
43870
43871
43872
43873
43874
43875
43876
43877
43878
43879
43880
43881
43882
43883
43884
43885
43886
43887
43888
43889
43890
43891
43892
43893
43894
43895
43896
43897
43898
43899
43900
43901
43902
43903
43904
43905
43906
43907
43908
43909
43910
43911
43912
43913
43914
43915
43916
43917
43918
43919
43920
43921
43922
43923
43924
43925
43926
43927
43928
43929
43930
43931
43932
43933
43934
43935
43936
43937
43938
43939
43940
43941
43942
43943
43944
43945
43946
43947
43948
43949
43950
43951
43952
43953
43954
43955
43956
43957
43958
43959
43960
43961
43962
43963
43964
43965
43966
43967
43968
43969
43970
43971
43972
43973
43974
43975
43976
43977
43978
43979
43980
43981
43982
43983
43984
43985
43986
43987
43988
43989
43990
43991
43992
43993
43994
43995
43996
43997
43998
43999
44000
44001
44002
44003
44004
44005
44006
44007
44008
44009
44010
44011
44012
44013
44014
44015
44016
44017
44018
44019
44020
44021
44022
44023
44024
44025
44026
44027
44028
44029
44030
44031
44032
44033
44034
44035
44036
44037
44038
44039
44040
44041
44042
44043
44044
44045
44046
44047
44048
44049
44050
44051
44052
44053
44054
44055
44056
44057
44058
44059
44060
44061
44062
44063
44064
44065
44066
44067
44068
44069
44070
44071
44072
44073
44074
44075
44076
44077
44078
44079
44080
44081
44082
44083
44084
44085
44086
44087
44088
44089
44090
44091
44092
44093
44094
44095
44096
44097
44098
44099
44100
44101
44102
44103
44104
44105
44106
44107
44108
44109
44110
44111
44112
44113
44114
44115
44116
44117
44118
44119
44120
44121
44122
44123
44124
44125
44126
44127
44128
44129
44130
44131
44132
44133
44134
44135
44136
44137
44138
44139
44140
44141
44142
44143
44144
44145
44146
44147
44148
44149
44150
44151
44152
44153
44154
44155
44156
44157
44158
44159
44160
44161
44162
44163
44164
44165
44166
44167
44168
44169
44170
44171
44172
44173
44174
44175
44176
44177
44178
44179
44180
44181
44182
44183
44184
44185
44186
44187
44188
44189
44190
44191
44192
44193
44194
44195
44196
44197
44198
44199
44200
44201
44202
44203
44204
44205
44206
44207
44208
44209
44210
44211
44212
44213
44214
44215
44216
44217
44218
44219
44220
44221
44222
44223
44224
44225
44226
44227
44228
44229
44230
44231
44232
44233
44234
44235
44236
44237
44238
44239
44240
44241
44242
44243
44244
44245
44246
44247
44248
44249
44250
44251
44252
44253
44254
44255
44256
44257
44258
44259
44260
44261
44262
44263
44264
44265
44266
44267
44268
44269
44270
44271
44272
44273
44274
44275
44276
44277
44278
44279
44280
44281
44282
44283
44284
44285
44286
44287
44288
44289
44290
44291
44292
44293
44294
44295
44296
44297
44298
44299
44300
44301
44302
44303
44304
44305
44306
44307
44308
44309
44310
44311
44312
44313
44314
44315
44316
44317
44318
44319
44320
44321
44322
44323
44324
44325
44326
44327
44328
44329
44330
44331
44332
44333
44334
44335
44336
44337
44338
44339
44340
44341
44342
44343
44344
44345
44346
44347
44348
44349
44350
44351
44352
44353
44354
44355
44356
44357
44358
44359
44360
44361
44362
44363
44364
44365
44366
44367
44368
44369
44370
44371
44372
44373
44374
44375
44376
44377
44378
44379
44380
44381
44382
44383
44384
44385
44386
44387
44388
44389
44390
44391
44392
44393
44394
44395
44396
44397
44398
44399
44400
44401
44402
44403
44404
44405
44406
44407
44408
44409
44410
44411
44412
44413
44414
44415
44416
44417
44418
44419
44420
44421
44422
44423
44424
44425
44426
44427
44428
44429
44430
44431
44432
44433
44434
44435
44436
44437
44438
44439
44440
44441
44442
44443
44444
44445
44446
44447
44448
44449
44450
44451
44452
44453
44454
44455
44456
44457
44458
44459
44460
44461
44462
44463
44464
44465
44466
44467
44468
44469
44470
44471
44472
44473
44474
44475
44476
44477
44478
44479
44480
44481
44482
44483
44484
44485
44486
44487
44488
44489
44490
44491
44492
44493
44494
44495
44496
44497
44498
44499
44500
44501
44502
44503
44504
44505
44506
44507
44508
44509
44510
44511
44512
44513
44514
44515
44516
44517
44518
44519
44520
44521
44522
44523
44524
44525
44526
44527
44528
44529
44530
44531
44532
44533
44534
44535
44536
44537
44538
44539
44540
44541
44542
44543
44544
44545
44546
44547
44548
44549
44550
44551
44552
44553
44554
44555
44556
44557
44558
44559
44560
44561
44562
44563
44564
44565
44566
44567
44568
44569
44570
44571
44572
44573
44574
44575
44576
44577
44578
44579
44580
44581
44582
44583
44584
44585
44586
44587
44588
44589
44590
44591
44592
44593
44594
44595
44596
44597
44598
44599
44600
44601
44602
44603
44604
44605
44606
44607
44608
44609
44610
44611
44612
44613
44614
44615
44616
44617
44618
44619
44620
44621
44622
44623
44624
44625
44626
44627
44628
44629
44630
44631
44632
44633
44634
44635
44636
44637
44638
44639
44640
44641
44642
44643
44644
44645
44646
44647
44648
44649
44650
44651
44652
44653
44654
44655
44656
44657
44658
44659
44660
44661
44662
44663
44664
44665
44666
44667
44668
44669
44670
44671
44672
44673
44674
44675
44676
44677
44678
44679
44680
44681
44682
44683
44684
44685
44686
44687
44688
44689
44690
44691
44692
44693
44694
44695
44696
44697
44698
44699
44700
44701
44702
44703
44704
44705
44706
44707
44708
44709
44710
44711
44712
44713
44714
44715
44716
44717
44718
44719
44720
44721
44722
44723
44724
44725
44726
44727
44728
44729
44730
44731
44732
44733
44734
44735
44736
44737
44738
44739
44740
44741
44742
44743
44744
44745
44746
44747
44748
44749
44750
44751
44752
44753
44754
44755
44756
44757
44758
44759
44760
44761
44762
44763
44764
44765
44766
44767
44768
44769
44770
44771
44772
44773
44774
44775
44776
44777
44778
44779
44780
44781
44782
44783
44784
44785
44786
44787
44788
44789
44790
44791
44792
44793
44794
44795
44796
44797
44798
44799
44800
44801
44802
44803
44804
44805
44806
44807
44808
44809
44810
44811
44812
44813
44814
44815
44816
44817
44818
44819
44820
44821
44822
44823
44824
44825
44826
44827
44828
44829
44830
44831
44832
44833
44834
44835
44836
44837
44838
44839
44840
44841
44842
44843
44844
44845
44846
44847
44848
44849
44850
44851
44852
44853
44854
44855
44856
44857
44858
44859
44860
44861
44862
44863
44864
44865
44866
44867
44868
44869
44870
44871
44872
44873
44874
44875
44876
44877
44878
44879
44880
44881
44882
44883
44884
44885
44886
44887
44888
44889
44890
44891
44892
44893
44894
44895
44896
44897
44898
44899
44900
44901
44902
44903
44904
44905
44906
44907
44908
44909
44910
44911
44912
44913
44914
44915
44916
44917
44918
44919
44920
44921
44922
44923
44924
44925
44926
44927
44928
44929
44930
44931
44932
44933
44934
44935
44936
44937
44938
44939
44940
44941
44942
44943
44944
44945
44946
44947
44948
44949
44950
44951
44952
44953
44954
44955
44956
44957
44958
44959
44960
44961
44962
44963
44964
44965
44966
44967
44968
44969
44970
44971
44972
44973
44974
44975
44976
44977
44978
44979
44980
44981
44982
44983
44984
44985
44986
44987
44988
44989
44990
44991
44992
44993
44994
44995
44996
44997
44998
44999
45000
45001
45002
45003
45004
45005
45006
45007
45008
45009
45010
45011
45012
45013
45014
45015
45016
45017
45018
45019
45020
45021
45022
45023
45024
45025
45026
45027
45028
45029
45030
45031
45032
45033
45034
45035
45036
45037
45038
45039
45040
45041
45042
45043
45044
45045
45046
45047
45048
45049
45050
45051
45052
45053
45054
45055
45056
45057
45058
45059
45060
45061
45062
45063
45064
45065
45066
45067
45068
45069
45070
45071
45072
45073
45074
45075
45076
45077
45078
45079
45080
45081
45082
45083
45084
45085
45086
45087
45088
45089
45090
45091
45092
45093
45094
45095
45096
45097
45098
45099
45100
45101
45102
45103
45104
45105
45106
45107
45108
45109
45110
45111
45112
45113
45114
45115
45116
45117
45118
45119
45120
45121
45122
45123
45124
45125
45126
45127
45128
45129
45130
45131
45132
45133
45134
45135
45136
45137
45138
45139
45140
45141
45142
45143
45144
45145
45146
45147
45148
45149
45150
45151
45152
45153
45154
45155
45156
45157
45158
45159
45160
45161
45162
45163
45164
45165
45166
45167
45168
45169
45170
45171
45172
45173
45174
45175
45176
45177
45178
45179
45180
45181
45182
45183
45184
45185
45186
45187
45188
45189
45190
45191
45192
45193
45194
45195
45196
45197
45198
45199
45200
45201
45202
45203
45204
45205
45206
45207
45208
45209
45210
45211
45212
45213
45214
45215
45216
45217
45218
45219
45220
45221
45222
45223
45224
45225
45226
45227
45228
45229
45230
45231
45232
45233
45234
45235
45236
45237
45238
45239
45240
45241
45242
45243
45244
45245
45246
45247
45248
45249
45250
45251
45252
45253
45254
45255
45256
45257
45258
45259
45260
45261
45262
45263
45264
45265
45266
45267
45268
45269
45270
45271
45272
45273
45274
45275
45276
45277
45278
45279
45280
45281
45282
45283
45284
45285
45286
45287
45288
45289
45290
45291
45292
45293
45294
45295
45296
45297
45298
45299
45300
45301
45302
45303
45304
45305
45306
45307
45308
45309
45310
45311
45312
45313
45314
45315
45316
45317
45318
45319
45320
45321
45322
45323
45324
45325
45326
45327
45328
45329
45330
45331
45332
45333
45334
45335
45336
45337
45338
45339
45340
45341
45342
45343
45344
45345
45346
45347
45348
45349
45350
45351
45352
45353
45354
45355
45356
45357
45358
45359
45360
45361
45362
45363
45364
45365
45366
45367
45368
45369
45370
45371
45372
45373
45374
45375
45376
45377
45378
45379
45380
45381
45382
45383
45384
45385
45386
45387
45388
45389
45390
45391
45392
45393
45394
45395
45396
45397
45398
45399
45400
45401
45402
45403
45404
45405
45406
45407
45408
45409
45410
45411
45412
45413
45414
45415
45416
45417
45418
45419
45420
45421
45422
45423
45424
45425
45426
45427
45428
45429
45430
45431
45432
45433
45434
45435
45436
45437
45438
45439
45440
45441
45442
45443
45444
45445
45446
45447
45448
45449
45450
45451
45452
45453
45454
45455
45456
45457
45458
45459
45460
45461
45462
45463
45464
45465
45466
45467
45468
45469
45470
45471
45472
45473
45474
45475
45476
45477
45478
45479
45480
45481
45482
45483
45484
45485
45486
45487
45488
45489
45490
45491
45492
45493
45494
45495
45496
45497
45498
45499
45500
45501
45502
45503
45504
45505
45506
45507
45508
45509
45510
45511
45512
45513
45514
45515
45516
45517
45518
45519
45520
45521
45522
45523
45524
45525
45526
45527
45528
45529
45530
45531
45532
45533
45534
45535
45536
45537
45538
45539
45540
45541
45542
45543
45544
45545
45546
45547
45548
45549
45550
45551
45552
45553
45554
45555
45556
45557
45558
45559
45560
45561
45562
45563
45564
45565
45566
45567
45568
45569
45570
45571
45572
45573
45574
45575
45576
45577
45578
45579
45580
45581
45582
45583
45584
45585
45586
45587
45588
45589
45590
45591
45592
45593
45594
45595
45596
45597
45598
45599
45600
45601
45602
45603
45604
45605
45606
45607
45608
45609
45610
45611
45612
45613
45614
45615
45616
45617
45618
45619
45620
45621
45622
45623
45624
45625
45626
45627
45628
45629
45630
45631
45632
45633
45634
45635
45636
45637
45638
45639
45640
45641
45642
45643
45644
45645
45646
45647
45648
45649
45650
45651
45652
45653
45654
45655
45656
45657
45658
45659
45660
45661
45662
45663
45664
45665
45666
45667
45668
45669
45670
45671
45672
45673
45674
45675
45676
45677
45678
45679
45680
45681
45682
45683
45684
45685
45686
45687
45688
45689
45690
45691
45692
45693
45694
45695
45696
45697
45698
45699
45700
45701
45702
45703
45704
45705
45706
45707
45708
45709
45710
45711
45712
45713
45714
45715
45716
45717
45718
45719
45720
45721
45722
45723
45724
45725
45726
45727
45728
45729
45730
45731
45732
45733
45734
45735
45736
45737
45738
45739
45740
45741
45742
45743
45744
45745
45746
45747
45748
45749
45750
45751
45752
45753
45754
45755
45756
45757
45758
45759
45760
45761
45762
45763
45764
45765
45766
45767
45768
45769
45770
45771
45772
45773
45774
45775
45776
45777
45778
45779
45780
45781
45782
45783
45784
45785
45786
45787
45788
45789
45790
45791
45792
45793
45794
45795
45796
45797
45798
45799
45800
45801
45802
45803
45804
45805
45806
45807
45808
45809
45810
45811
45812
45813
45814
45815
45816
45817
45818
45819
45820
45821
45822
45823
45824
45825
45826
45827
45828
45829
45830
45831
45832
45833
45834
45835
45836
45837
45838
45839
45840
45841
45842
45843
45844
45845
45846
45847
45848
45849
45850
45851
45852
45853
45854
45855
45856
45857
45858
45859
45860
45861
45862
45863
45864
45865
45866
45867
45868
45869
45870
45871
45872
45873
45874
45875
45876
45877
45878
45879
45880
45881
45882
45883
45884
45885
45886
45887
45888
45889
45890
45891
45892
45893
45894
45895
45896
45897
45898
45899
45900
45901
45902
45903
45904
45905
45906
45907
45908
45909
45910
45911
45912
45913
45914
45915
45916
45917
45918
45919
45920
45921
45922
45923
45924
45925
45926
45927
45928
45929
45930
45931
45932
45933
45934
45935
45936
45937
45938
45939
45940
45941
45942
45943
45944
45945
45946
45947
45948
45949
45950
45951
45952
45953
45954
45955
45956
45957
45958
45959
45960
45961
45962
45963
45964
45965
45966
45967
45968
45969
45970
45971
45972
45973
45974
45975
45976
45977
45978
45979
45980
45981
45982
45983
45984
45985
45986
45987
45988
45989
45990
45991
45992
45993
45994
45995
45996
45997
45998
45999
46000
46001
46002
46003
46004
46005
46006
46007
46008
46009
46010
46011
46012
46013
46014
46015
46016
46017
46018
46019
46020
46021
46022
46023
46024
46025
46026
46027
46028
46029
46030
46031
46032
46033
46034
46035
46036
46037
46038
46039
46040
46041
46042
46043
46044
46045
46046
46047
46048
46049
46050
46051
46052
46053
46054
46055
46056
46057
46058
46059
46060
46061
46062
46063
46064
46065
46066
46067
46068
46069
46070
46071
46072
46073
46074
46075
46076
46077
46078
46079
46080
46081
46082
46083
46084
46085
46086
46087
46088
46089
46090
46091
46092
46093
46094
46095
46096
46097
46098
46099
46100
46101
46102
46103
46104
46105
46106
46107
46108
46109
46110
46111
46112
46113
46114
46115
46116
46117
46118
46119
46120
46121
46122
46123
46124
46125
46126
46127
46128
46129
46130
46131
46132
46133
46134
46135
46136
46137
46138
46139
46140
46141
46142
46143
46144
46145
46146
46147
46148
46149
46150
46151
46152
46153
46154
46155
46156
46157
46158
46159
46160
46161
46162
46163
46164
46165
46166
46167
46168
46169
46170
46171
46172
46173
46174
46175
46176
46177
46178
46179
46180
46181
46182
46183
46184
46185
46186
46187
46188
46189
46190
46191
46192
46193
46194
46195
46196
46197
46198
46199
46200
46201
46202
46203
46204
46205
46206
46207
46208
46209
46210
46211
46212
46213
46214
46215
46216
46217
46218
46219
46220
46221
46222
46223
46224
46225
46226
46227
46228
46229
46230
46231
46232
46233
46234
46235
46236
46237
46238
46239
46240
46241
46242
46243
46244
46245
46246
46247
46248
46249
46250
46251
46252
46253
46254
46255
46256
46257
46258
46259
46260
46261
46262
46263
46264
46265
46266
46267
46268
46269
46270
46271
46272
46273
46274
46275
46276
46277
46278
46279
46280
46281
46282
46283
46284
46285
46286
46287
46288
46289
46290
46291
46292
46293
46294
46295
46296
46297
46298
46299
46300
46301
46302
46303
46304
46305
46306
46307
46308
46309
46310
46311
46312
46313
46314
46315
46316
46317
46318
46319
46320
46321
46322
46323
46324
46325
46326
46327
46328
46329
46330
46331
46332
46333
46334
46335
46336
46337
46338
46339
46340
46341
46342
46343
46344
46345
46346
46347
46348
46349
46350
46351
46352
46353
46354
46355
46356
46357
46358
46359
46360
46361
46362
46363
46364
46365
46366
46367
46368
46369
46370
46371
46372
46373
46374
46375
46376
46377
46378
46379
46380
46381
46382
46383
46384
46385
46386
46387
46388
46389
46390
46391
46392
46393
46394
46395
46396
46397
46398
46399
46400
46401
46402
46403
46404
46405
46406
46407
46408
46409
46410
46411
46412
46413
46414
46415
46416
46417
46418
46419
46420
46421
46422
46423
46424
46425
46426
46427
46428
46429
46430
46431
46432
46433
46434
46435
46436
46437
46438
46439
46440
46441
46442
46443
46444
46445
46446
46447
46448
46449
46450
46451
46452
46453
46454
46455
46456
46457
46458
46459
46460
46461
46462
46463
46464
46465
46466
46467
46468
46469
46470
46471
46472
46473
46474
46475
46476
46477
46478
46479
46480
46481
46482
46483
46484
46485
46486
46487
46488
46489
46490
46491
46492
46493
46494
46495
46496
46497
46498
46499
46500
46501
46502
46503
46504
46505
46506
46507
46508
46509
46510
46511
46512
46513
46514
46515
46516
46517
46518
46519
46520
46521
46522
46523
46524
46525
46526
46527
46528
46529
46530
46531
46532
46533
46534
46535
46536
46537
46538
46539
46540
46541
46542
46543
46544
46545
46546
46547
46548
46549
46550
46551
46552
46553
46554
46555
46556
46557
46558
46559
46560
46561
46562
46563
46564
46565
46566
46567
46568
46569
46570
46571
46572
46573
46574
46575
46576
46577
46578
46579
46580
46581
46582
46583
46584
46585
46586
46587
46588
46589
46590
46591
46592
46593
46594
46595
46596
46597
46598
46599
46600
46601
46602
46603
46604
46605
46606
46607
46608
46609
46610
46611
46612
46613
46614
46615
46616
46617
46618
46619
46620
46621
46622
46623
46624
46625
46626
46627
46628
46629
46630
46631
46632
46633
46634
46635
46636
46637
46638
46639
46640
46641
46642
46643
46644
46645
46646
46647
46648
46649
46650
46651
46652
46653
46654
46655
46656
46657
46658
46659
46660
46661
46662
46663
46664
46665
46666
46667
46668
46669
46670
46671
46672
46673
46674
46675
46676
46677
46678
46679
46680
46681
46682
46683
46684
46685
46686
46687
46688
46689
46690
46691
46692
46693
46694
46695
46696
46697
46698
46699
46700
46701
46702
46703
46704
46705
46706
46707
46708
46709
46710
46711
46712
46713
46714
46715
46716
46717
46718
46719
46720
46721
46722
46723
46724
46725
46726
46727
46728
46729
46730
46731
46732
46733
46734
46735
46736
46737
46738
46739
46740
46741
46742
46743
46744
46745
46746
46747
46748
46749
46750
46751
46752
46753
46754
46755
46756
46757
46758
46759
46760
46761
46762
46763
46764
46765
46766
46767
46768
46769
46770
46771
46772
46773
46774
46775
46776
46777
46778
46779
46780
46781
46782
46783
46784
46785
46786
46787
46788
46789
46790
46791
46792
46793
46794
46795
46796
46797
46798
46799
46800
46801
46802
46803
46804
46805
46806
46807
46808
46809
46810
46811
46812
46813
46814
46815
46816
46817
46818
46819
46820
46821
46822
46823
46824
46825
46826
46827
46828
46829
46830
46831
46832
46833
46834
46835
46836
46837
46838
46839
46840
46841
46842
46843
46844
46845
46846
46847
46848
46849
46850
46851
46852
46853
46854
46855
46856
46857
46858
46859
46860
46861
46862
46863
46864
46865
46866
46867
46868
46869
46870
46871
46872
46873
46874
46875
46876
46877
46878
46879
46880
46881
46882
46883
46884
46885
46886
46887
46888
46889
46890
46891
46892
46893
46894
46895
46896
46897
46898
46899
46900
46901
46902
46903
46904
46905
46906
46907
46908
46909
46910
46911
46912
46913
46914
46915
46916
46917
46918
46919
46920
46921
46922
46923
46924
46925
46926
46927
46928
46929
46930
46931
46932
46933
46934
46935
46936
46937
46938
46939
46940
46941
46942
46943
46944
46945
46946
46947
46948
46949
46950
46951
46952
46953
46954
46955
46956
46957
46958
46959
46960
46961
46962
46963
46964
46965
46966
46967
46968
46969
46970
46971
46972
46973
46974
46975
46976
46977
46978
46979
46980
46981
46982
46983
46984
46985
46986
46987
46988
46989
46990
46991
46992
46993
46994
46995
46996
46997
46998
46999
47000
47001
47002
47003
47004
47005
47006
47007
47008
47009
47010
47011
47012
47013
47014
47015
47016
47017
47018
47019
47020
47021
47022
47023
47024
47025
47026
47027
47028
47029
47030
47031
47032
47033
47034
47035
47036
47037
47038
47039
47040
47041
47042
47043
47044
47045
47046
47047
47048
47049
47050
47051
47052
47053
47054
47055
47056
47057
47058
47059
47060
47061
47062
47063
47064
47065
47066
47067
47068
47069
47070
47071
47072
47073
47074
47075
47076
47077
47078
47079
47080
47081
47082
47083
47084
47085
47086
47087
47088
47089
47090
47091
47092
47093
47094
47095
47096
47097
47098
47099
47100
47101
47102
47103
47104
47105
47106
47107
47108
47109
47110
47111
47112
47113
47114
47115
47116
47117
47118
47119
47120
47121
47122
47123
47124
47125
47126
47127
47128
47129
47130
47131
47132
47133
47134
47135
47136
47137
47138
47139
47140
47141
47142
47143
47144
47145
47146
47147
47148
47149
47150
47151
47152
47153
47154
47155
47156
47157
47158
47159
47160
47161
47162
47163
47164
47165
47166
47167
47168
47169
47170
47171
47172
47173
47174
47175
47176
47177
47178
47179
47180
47181
47182
47183
47184
47185
47186
47187
47188
47189
47190
47191
47192
47193
47194
47195
47196
47197
47198
47199
47200
47201
47202
47203
47204
47205
47206
47207
47208
47209
47210
47211
47212
47213
47214
47215
47216
47217
47218
47219
47220
47221
47222
47223
47224
47225
47226
47227
47228
47229
47230
47231
47232
47233
47234
47235
47236
47237
47238
47239
47240
47241
47242
47243
47244
47245
47246
47247
47248
47249
47250
47251
47252
47253
47254
47255
47256
47257
47258
47259
47260
47261
47262
47263
47264
47265
47266
47267
47268
47269
47270
47271
47272
47273
47274
47275
47276
47277
47278
47279
47280
47281
47282
47283
47284
47285
47286
47287
47288
47289
47290
47291
47292
47293
47294
47295
47296
47297
47298
47299
47300
47301
47302
47303
47304
47305
47306
47307
47308
47309
47310
47311
47312
47313
47314
47315
47316
47317
47318
47319
47320
47321
47322
47323
47324
47325
47326
47327
47328
47329
47330
47331
47332
47333
47334
47335
47336
47337
47338
47339
47340
47341
47342
47343
47344
47345
47346
47347
47348
47349
47350
47351
47352
47353
47354
47355
47356
47357
47358
47359
47360
47361
47362
47363
47364
47365
47366
47367
47368
47369
47370
47371
47372
47373
47374
47375
47376
47377
47378
47379
47380
47381
47382
47383
47384
47385
47386
47387
47388
47389
47390
47391
47392
47393
47394
47395
47396
47397
47398
47399
47400
47401
47402
47403
47404
47405
47406
47407
47408
47409
47410
47411
47412
47413
47414
47415
47416
47417
47418
47419
47420
47421
47422
47423
47424
47425
47426
47427
47428
47429
47430
47431
47432
47433
47434
47435
47436
47437
47438
47439
47440
47441
47442
47443
47444
47445
47446
47447
47448
47449
47450
47451
47452
47453
47454
47455
47456
47457
47458
47459
47460
47461
47462
47463
47464
47465
47466
47467
47468
47469
47470
47471
47472
47473
47474
47475
47476
47477
47478
47479
47480
47481
47482
47483
47484
47485
47486
47487
47488
47489
47490
47491
47492
47493
47494
47495
47496
47497
47498
47499
47500
47501
47502
47503
47504
47505
47506
47507
47508
47509
47510
47511
47512
47513
47514
47515
47516
47517
47518
47519
47520
47521
47522
47523
47524
47525
47526
47527
47528
47529
47530
47531
47532
47533
47534
47535
47536
47537
47538
47539
47540
47541
47542
47543
47544
47545
47546
47547
47548
47549
47550
47551
47552
47553
47554
47555
47556
47557
47558
47559
47560
47561
47562
47563
47564
47565
47566
47567
47568
47569
47570
47571
47572
47573
47574
47575
47576
47577
47578
47579
47580
47581
47582
47583
47584
47585
47586
47587
47588
47589
47590
47591
47592
47593
47594
47595
47596
47597
47598
47599
47600
47601
47602
47603
47604
47605
47606
47607
47608
47609
47610
47611
47612
47613
47614
47615
47616
47617
47618
47619
47620
47621
47622
47623
47624
47625
47626
47627
47628
47629
47630
47631
47632
47633
47634
47635
47636
47637
47638
47639
47640
47641
47642
47643
47644
47645
47646
47647
47648
47649
47650
47651
47652
47653
47654
47655
47656
47657
47658
47659
47660
47661
47662
47663
47664
47665
47666
47667
47668
47669
47670
47671
47672
47673
47674
47675
47676
47677
47678
47679
47680
47681
47682
47683
47684
47685
47686
47687
47688
47689
47690
47691
47692
47693
47694
47695
47696
47697
47698
47699
47700
47701
47702
47703
47704
47705
47706
47707
47708
47709
47710
47711
47712
47713
47714
47715
47716
47717
47718
47719
47720
47721
47722
47723
47724
47725
47726
47727
47728
47729
47730
47731
47732
47733
47734
47735
47736
47737
47738
47739
47740
47741
47742
47743
47744
47745
47746
47747
47748
47749
47750
47751
47752
47753
47754
47755
47756
47757
47758
47759
47760
47761
47762
47763
47764
47765
47766
47767
47768
47769
47770
47771
47772
47773
47774
47775
47776
47777
47778
47779
47780
47781
47782
47783
47784
47785
47786
47787
47788
47789
47790
47791
47792
47793
47794
47795
47796
47797
47798
47799
47800
47801
47802
47803
47804
47805
47806
47807
47808
47809
47810
47811
47812
47813
47814
47815
47816
47817
47818
47819
47820
47821
47822
47823
47824
47825
47826
47827
47828
47829
47830
47831
47832
47833
47834
47835
47836
47837
47838
47839
47840
47841
47842
47843
47844
47845
47846
47847
47848
47849
47850
47851
47852
47853
47854
47855
47856
47857
47858
47859
47860
47861
47862
47863
47864
47865
47866
47867
47868
47869
47870
47871
47872
47873
47874
47875
47876
47877
47878
47879
47880
47881
47882
47883
47884
47885
47886
47887
47888
47889
47890
47891
47892
47893
47894
47895
47896
47897
47898
47899
47900
47901
47902
47903
47904
47905
47906
47907
47908
47909
47910
47911
47912
47913
47914
47915
47916
47917
47918
47919
47920
47921
47922
47923
47924
47925
47926
47927
47928
47929
47930
47931
47932
47933
47934
47935
47936
47937
47938
47939
47940
47941
47942
47943
47944
47945
47946
47947
47948
47949
47950
47951
47952
47953
47954
47955
47956
47957
47958
47959
47960
47961
47962
47963
47964
47965
47966
47967
47968
47969
47970
47971
47972
47973
47974
47975
47976
47977
47978
47979
47980
47981
47982
47983
47984
47985
47986
47987
47988
47989
47990
47991
47992
47993
47994
47995
47996
47997
47998
47999
48000
48001
48002
48003
48004
48005
48006
48007
48008
48009
48010
48011
48012
48013
48014
48015
48016
48017
48018
48019
48020
48021
48022
48023
48024
48025
48026
48027
48028
48029
48030
48031
48032
48033
48034
48035
48036
48037
48038
48039
48040
48041
48042
48043
48044
48045
48046
48047
48048
48049
48050
48051
48052
48053
48054
48055
48056
48057
48058
48059
48060
48061
48062
48063
48064
48065
48066
48067
48068
48069
48070
48071
48072
48073
48074
48075
48076
48077
48078
48079
48080
48081
48082
48083
48084
48085
48086
48087
48088
48089
48090
48091
48092
48093
48094
48095
48096
48097
48098
48099
48100
48101
48102
48103
48104
48105
48106
48107
48108
48109
48110
48111
48112
48113
48114
48115
48116
48117
48118
48119
48120
48121
48122
48123
48124
48125
48126
48127
48128
48129
48130
48131
48132
48133
48134
48135
48136
48137
48138
48139
48140
48141
48142
48143
48144
48145
48146
48147
48148
48149
48150
48151
48152
48153
48154
48155
48156
48157
48158
48159
48160
48161
48162
48163
48164
48165
48166
48167
48168
48169
48170
48171
48172
48173
48174
48175
48176
48177
48178
48179
48180
48181
48182
48183
48184
48185
48186
48187
48188
48189
48190
48191
48192
48193
48194
48195
48196
48197
48198
48199
48200
48201
48202
48203
48204
48205
48206
48207
48208
48209
48210
48211
48212
48213
48214
48215
48216
48217
48218
48219
48220
48221
48222
48223
48224
48225
48226
48227
48228
48229
48230
48231
48232
48233
48234
48235
48236
48237
48238
48239
48240
48241
48242
48243
48244
48245
48246
48247
48248
48249
48250
48251
48252
48253
48254
48255
48256
48257
48258
48259
48260
48261
48262
48263
48264
48265
48266
48267
48268
48269
48270
48271
48272
48273
48274
48275
48276
48277
48278
48279
48280
48281
48282
48283
48284
48285
48286
48287
48288
48289
48290
48291
48292
48293
48294
48295
48296
48297
48298
48299
48300
48301
48302
48303
48304
48305
48306
48307
48308
48309
48310
48311
48312
48313
48314
48315
48316
48317
48318
48319
48320
48321
48322
48323
48324
48325
48326
48327
48328
48329
48330
48331
48332
48333
48334
48335
48336
48337
48338
48339
48340
48341
48342
48343
48344
48345
48346
48347
48348
48349
48350
48351
48352
48353
48354
48355
48356
48357
48358
48359
48360
48361
48362
48363
48364
48365
48366
48367
48368
48369
48370
48371
48372
48373
48374
48375
48376
48377
48378
48379
48380
48381
48382
48383
48384
48385
48386
48387
48388
48389
48390
48391
48392
48393
48394
48395
48396
48397
48398
48399
48400
48401
48402
48403
48404
48405
48406
48407
48408
48409
48410
48411
48412
48413
48414
48415
48416
48417
48418
48419
48420
48421
48422
48423
48424
48425
48426
48427
48428
48429
48430
48431
48432
48433
48434
48435
48436
48437
48438
48439
48440
48441
48442
48443
48444
48445
48446
48447
48448
48449
48450
48451
48452
48453
48454
48455
48456
48457
48458
48459
48460
48461
48462
48463
48464
48465
48466
48467
48468
48469
48470
48471
48472
48473
48474
48475
48476
48477
48478
48479
48480
48481
48482
48483
48484
48485
48486
48487
48488
48489
48490
48491
48492
48493
48494
48495
48496
48497
48498
48499
48500
48501
48502
48503
48504
48505
48506
48507
48508
48509
48510
48511
48512
48513
48514
48515
48516
48517
48518
48519
48520
48521
48522
48523
48524
48525
48526
48527
48528
48529
48530
48531
48532
48533
48534
48535
48536
48537
48538
48539
48540
48541
48542
48543
48544
48545
48546
48547
48548
48549
48550
48551
48552
48553
48554
48555
48556
48557
48558
48559
48560
48561
48562
48563
48564
48565
48566
48567
48568
48569
48570
48571
48572
48573
48574
48575
48576
48577
48578
48579
48580
48581
48582
48583
48584
48585
48586
48587
48588
48589
48590
48591
48592
48593
48594
48595
48596
48597
48598
48599
48600
48601
48602
48603
48604
48605
48606
48607
48608
48609
48610
48611
48612
48613
48614
48615
48616
48617
48618
48619
48620
48621
48622
48623
48624
48625
48626
48627
48628
48629
48630
48631
48632
48633
48634
48635
48636
48637
48638
48639
48640
48641
48642
48643
48644
48645
48646
48647
48648
48649
48650
48651
48652
48653
48654
48655
48656
48657
48658
48659
48660
48661
48662
48663
48664
48665
48666
48667
48668
48669
48670
48671
48672
48673
48674
48675
48676
48677
48678
48679
48680
48681
48682
48683
48684
48685
48686
48687
48688
48689
48690
48691
48692
48693
48694
48695
48696
48697
48698
48699
48700
48701
48702
48703
48704
48705
48706
48707
48708
48709
48710
48711
48712
48713
48714
48715
48716
48717
48718
48719
48720
48721
48722
48723
48724
48725
48726
48727
48728
48729
48730
48731
48732
48733
48734
48735
48736
48737
48738
48739
48740
48741
48742
48743
48744
48745
48746
48747
48748
48749
48750
48751
48752
48753
48754
48755
48756
48757
48758
48759
48760
48761
48762
48763
48764
48765
48766
48767
48768
48769
48770
48771
48772
48773
48774
48775
48776
48777
48778
48779
48780
48781
48782
48783
48784
48785
48786
48787
48788
48789
48790
48791
48792
48793
48794
48795
48796
48797
48798
48799
48800
48801
48802
48803
48804
48805
48806
48807
48808
48809
48810
48811
48812
48813
48814
48815
48816
48817
48818
48819
48820
48821
48822
48823
48824
48825
48826
48827
48828
48829
48830
48831
48832
48833
48834
48835
48836
48837
48838
48839
48840
48841
48842
48843
48844
48845
48846
48847
48848
48849
48850
48851
48852
48853
48854
48855
48856
48857
48858
48859
48860
48861
48862
48863
48864
48865
48866
48867
48868
48869
48870
48871
48872
48873
48874
48875
48876
48877
48878
48879
48880
48881
48882
48883
48884
48885
48886
48887
48888
48889
48890
48891
48892
48893
48894
48895
48896
48897
48898
48899
48900
48901
48902
48903
48904
48905
48906
48907
48908
48909
48910
48911
48912
48913
48914
48915
48916
48917
48918
48919
48920
48921
48922
48923
48924
48925
48926
48927
48928
48929
48930
48931
48932
48933
48934
48935
48936
48937
48938
48939
48940
48941
48942
48943
48944
48945
48946
48947
48948
48949
48950
48951
48952
48953
48954
48955
48956
48957
48958
48959
48960
48961
48962
48963
48964
48965
48966
48967
48968
48969
48970
48971
48972
48973
48974
48975
48976
48977
48978
48979
48980
48981
48982
48983
48984
48985
48986
48987
48988
48989
48990
48991
48992
48993
48994
48995
48996
48997
48998
48999
49000
49001
49002
49003
49004
49005
49006
49007
49008
49009
49010
49011
49012
49013
49014
49015
49016
49017
49018
49019
49020
49021
49022
49023
49024
49025
49026
49027
49028
49029
49030
49031
49032
49033
49034
49035
49036
49037
49038
49039
49040
49041
49042
49043
49044
49045
49046
49047
49048
49049
49050
49051
49052
49053
49054
49055
49056
49057
49058
49059
49060
49061
49062
49063
49064
49065
49066
49067
49068
49069
49070
49071
49072
49073
49074
49075
49076
49077
49078
49079
49080
49081
49082
49083
49084
49085
49086
49087
49088
49089
49090
49091
49092
49093
49094
49095
49096
49097
49098
49099
49100
49101
49102
49103
49104
49105
49106
49107
49108
49109
49110
49111
49112
49113
49114
49115
49116
49117
49118
49119
49120
49121
49122
49123
49124
49125
49126
49127
49128
49129
49130
49131
49132
49133
49134
49135
49136
49137
49138
49139
49140
49141
49142
49143
49144
49145
49146
49147
49148
49149
49150
49151
49152
49153
49154
49155
49156
49157
49158
49159
49160
49161
49162
49163
49164
49165
49166
49167
49168
49169
49170
49171
49172
49173
49174
49175
49176
49177
49178
49179
49180
49181
49182
49183
49184
49185
49186
49187
49188
49189
49190
49191
49192
49193
49194
49195
49196
49197
49198
49199
49200
49201
49202
49203
49204
49205
49206
49207
49208
49209
49210
49211
49212
49213
49214
49215
49216
49217
49218
49219
49220
49221
49222
49223
49224
49225
49226
49227
49228
49229
49230
49231
49232
49233
49234
49235
49236
49237
49238
49239
49240
49241
49242
49243
49244
49245
49246
49247
49248
49249
49250
49251
49252
49253
49254
49255
49256
49257
49258
49259
49260
49261
49262
49263
49264
49265
49266
49267
49268
49269
49270
49271
49272
49273
49274
49275
49276
49277
49278
49279
49280
49281
49282
49283
49284
49285
49286
49287
49288
49289
49290
49291
49292
49293
49294
49295
49296
49297
49298
49299
49300
49301
49302
49303
49304
49305
49306
49307
49308
49309
49310
49311
49312
49313
49314
49315
49316
49317
49318
49319
49320
49321
49322
49323
49324
49325
49326
49327
49328
49329
49330
49331
49332
49333
49334
49335
49336
49337
49338
49339
49340
49341
49342
49343
49344
49345
49346
49347
49348
49349
49350
49351
49352
49353
49354
49355
49356
49357
49358
49359
49360
49361
49362
49363
49364
49365
49366
49367
49368
49369
49370
49371
49372
49373
49374
49375
49376
49377
49378
49379
49380
49381
49382
49383
49384
49385
49386
49387
49388
49389
49390
49391
49392
49393
49394
49395
49396
49397
49398
49399
49400
49401
49402
49403
49404
49405
49406
49407
49408
49409
49410
49411
49412
49413
49414
49415
49416
49417
49418
49419
49420
49421
49422
49423
49424
49425
49426
49427
49428
49429
49430
49431
49432
49433
49434
49435
49436
49437
49438
49439
49440
49441
49442
49443
49444
49445
49446
49447
49448
49449
49450
49451
49452
49453
49454
49455
49456
49457
49458
49459
49460
49461
49462
49463
49464
49465
49466
49467
49468
49469
49470
49471
49472
49473
49474
49475
49476
49477
49478
49479
49480
49481
49482
49483
49484
49485
49486
49487
49488
49489
49490
49491
49492
49493
49494
49495
49496
49497
49498
49499
49500
49501
49502
49503
49504
49505
49506
49507
49508
49509
49510
49511
49512
49513
49514
49515
49516
49517
49518
49519
49520
49521
49522
49523
49524
49525
49526
49527
49528
49529
49530
49531
49532
49533
49534
49535
49536
49537
49538
49539
49540
49541
49542
49543
49544
49545
49546
49547
49548
49549
49550
49551
49552
49553
49554
49555
49556
49557
49558
49559
49560
49561
49562
49563
49564
49565
49566
49567
49568
49569
49570
49571
49572
49573
49574
49575
49576
49577
49578
49579
49580
49581
49582
49583
49584
49585
49586
49587
49588
49589
49590
49591
49592
49593
49594
49595
49596
49597
49598
49599
49600
49601
49602
49603
49604
49605
49606
49607
49608
49609
49610
49611
49612
49613
49614
49615
49616
49617
49618
49619
49620
49621
49622
49623
49624
49625
49626
49627
49628
49629
49630
49631
49632
49633
49634
49635
49636
49637
49638
49639
49640
49641
49642
49643
49644
49645
49646
49647
49648
49649
49650
49651
49652
49653
49654
49655
49656
49657
49658
49659
49660
49661
49662
49663
49664
49665
49666
49667
49668
49669
49670
49671
49672
49673
49674
49675
49676
49677
49678
49679
49680
49681
49682
49683
49684
49685
49686
49687
49688
49689
49690
49691
49692
49693
49694
49695
49696
49697
49698
49699
49700
49701
49702
49703
49704
49705
49706
49707
49708
49709
49710
49711
49712
49713
49714
49715
49716
49717
49718
49719
49720
49721
49722
49723
49724
49725
49726
49727
49728
49729
49730
49731
49732
49733
49734
49735
49736
49737
49738
49739
49740
49741
49742
49743
49744
49745
49746
49747
49748
49749
49750
49751
49752
49753
49754
49755
49756
49757
49758
49759
49760
49761
49762
49763
49764
49765
49766
49767
49768
49769
49770
49771
49772
49773
49774
49775
49776
49777
49778
49779
49780
49781
49782
49783
49784
49785
49786
49787
49788
49789
49790
49791
49792
49793
49794
49795
49796
49797
49798
49799
49800
49801
49802
49803
49804
49805
49806
49807
49808
49809
49810
49811
49812
49813
49814
49815
49816
49817
49818
49819
49820
49821
49822
49823
49824
49825
49826
49827
49828
49829
49830
49831
49832
49833
49834
49835
49836
49837
49838
49839
49840
49841
49842
49843
49844
49845
49846
49847
49848
49849
49850
49851
49852
49853
49854
49855
49856
49857
49858
49859
49860
49861
49862
49863
49864
49865
49866
49867
49868
49869
49870
49871
49872
49873
49874
49875
49876
49877
49878
49879
49880
49881
49882
49883
49884
49885
49886
49887
49888
49889
49890
49891
49892
49893
49894
49895
49896
49897
49898
49899
49900
49901
49902
49903
49904
49905
49906
49907
49908
49909
49910
49911
49912
49913
49914
49915
49916
49917
49918
49919
49920
49921
49922
49923
49924
49925
49926
49927
49928
49929
49930
49931
49932
49933
49934
49935
49936
49937
49938
49939
49940
49941
49942
49943
49944
49945
49946
49947
49948
49949
49950
49951
49952
49953
49954
49955
49956
49957
49958
49959
49960
49961
49962
49963
49964
49965
49966
49967
49968
49969
49970
49971
49972
49973
49974
49975
49976
49977
49978
49979
49980
49981
49982
49983
49984
49985
49986
49987
49988
49989
49990
49991
49992
49993
49994
49995
49996
49997
49998
49999
50000
50001
50002
50003
50004
50005
50006
50007
50008
50009
50010
50011
50012
50013
50014
50015
50016
50017
50018
50019
50020
50021
50022
50023
50024
50025
50026
50027
50028
50029
50030
50031
50032
50033
50034
50035
50036
50037
50038
50039
50040
50041
50042
50043
50044
50045
50046
50047
50048
50049
50050
50051
50052
50053
50054
50055
50056
50057
50058
50059
50060
50061
50062
50063
50064
50065
50066
50067
50068
50069
50070
50071
50072
50073
50074
50075
50076
50077
50078
50079
50080
50081
50082
50083
50084
50085
50086
50087
50088
50089
50090
50091
50092
50093
50094
50095
50096
50097
50098
50099
50100
50101
50102
50103
50104
50105
50106
50107
50108
50109
50110
50111
50112
50113
50114
50115
50116
50117
50118
50119
50120
50121
50122
50123
50124
50125
50126
50127
50128
50129
50130
50131
50132
50133
50134
50135
50136
50137
50138
50139
50140
50141
50142
50143
50144
50145
50146
50147
50148
50149
50150
50151
50152
50153
50154
50155
50156
50157
50158
50159
50160
50161
50162
50163
50164
50165
50166
50167
50168
50169
50170
50171
50172
50173
50174
50175
50176
50177
50178
50179
50180
50181
50182
50183
50184
50185
50186
50187
50188
50189
50190
50191
50192
50193
50194
50195
50196
50197
50198
50199
50200
50201
50202
50203
50204
50205
50206
50207
50208
50209
50210
50211
50212
50213
50214
50215
50216
50217
50218
50219
50220
50221
50222
50223
50224
50225
50226
50227
50228
50229
50230
50231
50232
50233
50234
50235
50236
50237
50238
50239
50240
50241
50242
50243
50244
50245
50246
50247
50248
50249
50250
50251
50252
50253
50254
50255
50256
50257
50258
50259
50260
50261
50262
50263
50264
50265
50266
50267
50268
50269
50270
50271
50272
50273
50274
50275
50276
50277
50278
50279
50280
50281
50282
50283
50284
50285
50286
50287
50288
50289
50290
50291
50292
50293
50294
50295
50296
50297
50298
50299
50300
50301
50302
50303
50304
50305
50306
50307
50308
50309
50310
50311
50312
50313
50314
50315
50316
50317
50318
50319
50320
50321
50322
50323
50324
50325
50326
50327
50328
50329
50330
50331
50332
50333
50334
50335
50336
50337
50338
50339
50340
50341
50342
50343
50344
50345
50346
50347
50348
50349
50350
50351
50352
50353
50354
50355
50356
50357
50358
50359
50360
50361
50362
50363
50364
50365
50366
50367
50368
50369
50370
50371
50372
50373
50374
50375
50376
50377
50378
50379
50380
50381
50382
50383
50384
50385
50386
50387
50388
50389
50390
50391
50392
50393
50394
50395
50396
50397
50398
50399
50400
50401
50402
50403
50404
50405
50406
50407
50408
50409
50410
50411
50412
50413
50414
50415
50416
50417
50418
50419
50420
50421
50422
50423
50424
50425
50426
50427
50428
50429
50430
50431
50432
50433
50434
50435
50436
50437
50438
50439
50440
50441
50442
50443
50444
50445
50446
50447
50448
50449
50450
50451
50452
50453
50454
50455
50456
50457
50458
50459
50460
50461
50462
50463
50464
50465
50466
50467
50468
50469
50470
50471
50472
50473
50474
50475
50476
50477
50478
50479
50480
50481
50482
50483
50484
50485
50486
50487
50488
50489
50490
50491
50492
50493
50494
50495
50496
50497
50498
50499
50500
50501
50502
50503
50504
50505
50506
50507
50508
50509
50510
50511
50512
50513
50514
50515
50516
50517
50518
50519
50520
50521
50522
50523
50524
50525
50526
50527
50528
50529
50530
50531
50532
50533
50534
50535
50536
50537
50538
50539
50540
50541
50542
50543
50544
50545
50546
50547
50548
50549
50550
50551
50552
50553
50554
50555
50556
50557
50558
50559
50560
50561
50562
50563
50564
50565
50566
50567
50568
50569
50570
50571
50572
50573
50574
50575
50576
50577
50578
50579
50580
50581
50582
50583
50584
50585
50586
50587
50588
50589
50590
50591
50592
50593
50594
50595
50596
50597
50598
50599
50600
50601
50602
50603
50604
50605
50606
50607
50608
50609
50610
50611
50612
50613
50614
50615
50616
50617
50618
50619
50620
50621
50622
50623
50624
50625
50626
50627
50628
50629
50630
50631
50632
50633
50634
50635
50636
50637
50638
50639
50640
50641
50642
50643
50644
50645
50646
50647
50648
50649
50650
50651
50652
50653
50654
50655
50656
50657
50658
50659
50660
50661
50662
50663
50664
50665
50666
50667
50668
50669
50670
50671
50672
50673
50674
50675
50676
50677
50678
50679
50680
50681
50682
50683
50684
50685
50686
50687
50688
50689
50690
50691
50692
50693
50694
50695
50696
50697
50698
50699
50700
50701
50702
50703
50704
50705
50706
50707
50708
50709
50710
50711
50712
50713
50714
50715
50716
50717
50718
50719
50720
50721
50722
50723
50724
50725
50726
50727
50728
50729
50730
50731
50732
50733
50734
50735
50736
50737
50738
50739
50740
50741
50742
50743
50744
50745
50746
50747
50748
50749
50750
50751
50752
50753
50754
50755
50756
50757
50758
50759
50760
50761
50762
50763
50764
50765
50766
50767
50768
50769
50770
50771
50772
50773
50774
50775
50776
50777
50778
50779
50780
50781
50782
50783
50784
50785
50786
50787
50788
50789
50790
50791
50792
50793
50794
50795
50796
50797
50798
50799
50800
50801
50802
50803
50804
50805
50806
50807
50808
50809
50810
50811
50812
50813
50814
50815
50816
50817
50818
50819
50820
50821
50822
50823
50824
50825
50826
50827
50828
50829
50830
50831
50832
50833
50834
50835
50836
50837
50838
50839
50840
50841
50842
50843
50844
50845
50846
50847
50848
50849
50850
50851
50852
50853
50854
50855
50856
50857
50858
50859
50860
50861
50862
50863
50864
50865
50866
50867
50868
50869
50870
50871
50872
50873
50874
50875
50876
50877
50878
50879
50880
50881
50882
50883
50884
50885
50886
50887
50888
50889
50890
50891
50892
50893
50894
50895
50896
50897
50898
50899
50900
50901
50902
50903
50904
50905
50906
50907
50908
50909
50910
50911
50912
50913
50914
50915
50916
50917
50918
50919
50920
50921
50922
50923
50924
50925
50926
50927
50928
50929
50930
50931
50932
50933
50934
50935
50936
50937
50938
50939
50940
50941
50942
50943
50944
50945
50946
50947
50948
50949
50950
50951
50952
50953
50954
50955
50956
50957
50958
50959
50960
50961
50962
50963
50964
50965
50966
50967
50968
50969
50970
50971
50972
50973
50974
50975
50976
50977
50978
50979
50980
50981
50982
50983
50984
50985
50986
50987
50988
50989
50990
50991
50992
50993
50994
50995
50996
50997
50998
50999
51000
51001
51002
51003
51004
51005
51006
51007
51008
51009
51010
51011
51012
51013
51014
51015
51016
51017
51018
51019
51020
51021
51022
51023
51024
51025
51026
51027
51028
51029
51030
51031
51032
51033
51034
51035
51036
51037
51038
51039
51040
51041
51042
51043
51044
51045
51046
51047
51048
51049
51050
51051
51052
51053
51054
51055
51056
51057
51058
51059
51060
51061
51062
51063
51064
51065
51066
51067
51068
51069
51070
51071
51072
51073
51074
51075
51076
51077
51078
51079
51080
51081
51082
51083
51084
51085
51086
51087
51088
51089
51090
51091
51092
51093
51094
51095
51096
51097
51098
51099
51100
51101
51102
51103
51104
51105
51106
51107
51108
51109
51110
51111
51112
51113
51114
51115
51116
51117
51118
51119
51120
51121
51122
51123
51124
51125
51126
51127
51128
51129
51130
51131
51132
51133
51134
51135
51136
51137
51138
51139
51140
51141
51142
51143
51144
51145
51146
51147
51148
51149
51150
51151
51152
51153
51154
51155
51156
51157
51158
51159
51160
51161
51162
51163
51164
51165
51166
51167
51168
51169
51170
51171
51172
51173
51174
51175
51176
51177
51178
51179
51180
51181
51182
51183
51184
51185
51186
51187
51188
51189
51190
51191
51192
51193
51194
51195
51196
51197
51198
51199
51200
51201
51202
51203
51204
51205
51206
51207
51208
51209
51210
51211
51212
51213
51214
51215
51216
51217
51218
51219
51220
51221
51222
51223
51224
51225
51226
51227
51228
51229
51230
51231
51232
51233
51234
51235
51236
51237
51238
51239
51240
51241
51242
51243
51244
51245
51246
51247
51248
51249
51250
51251
51252
51253
51254
51255
51256
51257
51258
51259
51260
51261
51262
51263
51264
51265
51266
51267
51268
51269
51270
51271
51272
51273
51274
51275
51276
51277
51278
51279
51280
51281
51282
51283
51284
51285
51286
51287
51288
51289
51290
51291
51292
51293
51294
51295
51296
51297
51298
51299
51300
51301
51302
51303
51304
51305
51306
51307
51308
51309
51310
51311
51312
51313
51314
51315
51316
51317
51318
51319
51320
51321
51322
51323
51324
51325
51326
51327
51328
51329
51330
51331
51332
51333
51334
51335
51336
51337
51338
51339
51340
51341
51342
51343
51344
51345
51346
51347
51348
51349
51350
51351
51352
51353
51354
51355
51356
51357
51358
51359
51360
51361
51362
51363
51364
51365
51366
51367
51368
51369
51370
51371
51372
51373
51374
51375
51376
51377
51378
51379
51380
51381
51382
51383
51384
51385
51386
51387
51388
51389
51390
51391
51392
51393
51394
51395
51396
51397
51398
51399
51400
51401
51402
51403
51404
51405
51406
51407
51408
51409
51410
51411
51412
51413
51414
51415
51416
51417
51418
51419
51420
51421
51422
51423
51424
51425
51426
51427
51428
51429
51430
51431
51432
51433
51434
51435
51436
51437
51438
51439
51440
51441
51442
51443
51444
51445
51446
51447
51448
51449
51450
51451
51452
51453
51454
51455
51456
51457
51458
51459
51460
51461
51462
51463
51464
51465
51466
51467
51468
51469
51470
51471
51472
51473
51474
51475
51476
51477
51478
51479
51480
51481
51482
51483
51484
51485
51486
51487
51488
51489
51490
51491
51492
51493
51494
51495
51496
51497
51498
51499
51500
51501
51502
51503
51504
51505
51506
51507
51508
51509
51510
51511
51512
51513
51514
51515
51516
51517
51518
51519
51520
51521
51522
51523
51524
51525
51526
51527
51528
51529
51530
51531
51532
51533
51534
51535
51536
51537
51538
51539
51540
51541
51542
51543
51544
51545
51546
51547
51548
51549
51550
51551
51552
51553
51554
51555
51556
51557
51558
51559
51560
51561
51562
51563
51564
51565
51566
51567
51568
51569
51570
51571
51572
51573
51574
51575
51576
51577
51578
51579
51580
51581
51582
51583
51584
51585
51586
51587
51588
51589
51590
51591
51592
51593
51594
51595
51596
51597
51598
51599
51600
51601
51602
51603
51604
51605
51606
51607
51608
51609
51610
51611
51612
51613
51614
51615
51616
51617
51618
51619
51620
51621
51622
51623
51624
51625
51626
51627
51628
51629
51630
51631
51632
51633
51634
51635
51636
51637
51638
51639
51640
51641
51642
51643
51644
51645
51646
51647
51648
51649
51650
51651
51652
51653
51654
51655
51656
51657
51658
51659
51660
51661
51662
51663
51664
51665
51666
51667
51668
51669
51670
51671
51672
51673
51674
51675
51676
51677
51678
51679
51680
51681
51682
51683
51684
51685
51686
51687
51688
51689
51690
51691
51692
51693
51694
51695
51696
51697
51698
51699
51700
51701
51702
51703
51704
51705
51706
51707
51708
51709
51710
51711
51712
51713
51714
51715
51716
51717
51718
51719
51720
51721
51722
51723
51724
51725
51726
51727
51728
51729
51730
51731
51732
51733
51734
51735
51736
51737
51738
51739
51740
51741
51742
51743
51744
51745
51746
51747
51748
51749
51750
51751
51752
51753
51754
51755
51756
51757
51758
51759
51760
51761
51762
51763
51764
51765
51766
51767
51768
51769
51770
51771
51772
51773
51774
51775
51776
51777
51778
51779
51780
51781
51782
51783
51784
51785
51786
51787
51788
51789
51790
51791
51792
51793
51794
51795
51796
51797
51798
51799
51800
51801
51802
51803
51804
51805
51806
51807
51808
51809
51810
51811
51812
51813
51814
51815
51816
51817
51818
51819
51820
51821
51822
51823
51824
51825
51826
51827
51828
51829
51830
51831
51832
51833
51834
51835
51836
51837
51838
51839
51840
51841
51842
51843
51844
51845
51846
51847
51848
51849
51850
51851
51852
51853
51854
51855
51856
51857
51858
51859
51860
51861
51862
51863
51864
51865
51866
51867
51868
51869
51870
51871
51872
51873
51874
51875
51876
51877
51878
51879
51880
51881
51882
51883
51884
51885
51886
51887
51888
51889
51890
51891
51892
51893
51894
51895
51896
51897
51898
51899
51900
51901
51902
51903
51904
51905
51906
51907
51908
51909
51910
51911
51912
51913
51914
51915
51916
51917
51918
51919
51920
51921
51922
51923
51924
51925
51926
51927
51928
51929
51930
51931
51932
51933
51934
51935
51936
51937
51938
51939
51940
51941
51942
51943
51944
51945
51946
51947
51948
51949
51950
51951
51952
51953
51954
51955
51956
51957
51958
51959
51960
51961
51962
51963
51964
51965
51966
51967
51968
51969
51970
51971
51972
51973
51974
51975
51976
51977
51978
51979
51980
51981
51982
51983
51984
51985
51986
51987
51988
51989
51990
51991
51992
51993
51994
51995
51996
51997
51998
51999
52000
52001
52002
52003
52004
52005
52006
52007
52008
52009
52010
52011
52012
52013
52014
52015
52016
52017
52018
52019
52020
52021
52022
52023
52024
52025
52026
52027
52028
52029
52030
52031
52032
52033
52034
52035
52036
52037
52038
52039
52040
52041
52042
52043
52044
52045
52046
52047
52048
52049
52050
52051
52052
52053
52054
52055
52056
52057
52058
52059
52060
52061
52062
52063
52064
52065
52066
52067
52068
52069
52070
52071
52072
52073
52074
52075
52076
52077
52078
52079
52080
52081
52082
52083
52084
52085
52086
52087
52088
52089
52090
52091
52092
52093
52094
52095
52096
52097
52098
52099
52100
52101
52102
52103
52104
52105
52106
52107
52108
52109
52110
52111
52112
52113
52114
52115
52116
52117
52118
52119
52120
52121
52122
52123
52124
52125
52126
52127
52128
52129
52130
52131
52132
52133
52134
52135
52136
52137
52138
52139
52140
52141
52142
52143
52144
52145
52146
52147
52148
52149
52150
52151
52152
52153
52154
52155
52156
52157
52158
52159
52160
52161
52162
52163
52164
52165
52166
52167
52168
52169
52170
52171
52172
52173
52174
52175
52176
52177
52178
52179
52180
52181
52182
52183
52184
52185
52186
52187
52188
52189
52190
52191
52192
52193
52194
52195
52196
52197
52198
52199
52200
52201
52202
52203
52204
52205
52206
52207
52208
52209
52210
52211
52212
52213
52214
52215
52216
52217
52218
52219
52220
52221
52222
52223
52224
52225
52226
52227
52228
52229
52230
52231
52232
52233
52234
52235
52236
52237
52238
52239
52240
52241
52242
52243
52244
52245
52246
52247
52248
52249
52250
52251
52252
52253
52254
52255
52256
52257
52258
52259
52260
52261
52262
52263
52264
52265
52266
52267
52268
52269
52270
52271
52272
52273
52274
52275
52276
52277
52278
52279
52280
52281
52282
52283
52284
52285
52286
52287
52288
52289
52290
52291
52292
52293
52294
52295
52296
52297
52298
52299
52300
52301
52302
52303
52304
52305
52306
52307
52308
52309
52310
52311
52312
52313
52314
52315
52316
52317
52318
52319
52320
52321
52322
52323
52324
52325
52326
52327
52328
52329
52330
52331
52332
52333
52334
52335
52336
52337
52338
52339
52340
52341
52342
52343
52344
52345
52346
52347
52348
52349
52350
52351
52352
52353
52354
52355
52356
52357
52358
52359
52360
52361
52362
52363
52364
52365
52366
52367
52368
52369
52370
52371
52372
52373
52374
52375
52376
52377
52378
52379
52380
52381
52382
52383
52384
52385
52386
52387
52388
52389
52390
52391
52392
52393
52394
52395
52396
52397
52398
52399
52400
52401
52402
52403
52404
52405
52406
52407
52408
52409
52410
52411
52412
52413
52414
52415
52416
52417
52418
52419
52420
52421
52422
52423
52424
52425
52426
52427
52428
52429
52430
52431
52432
52433
52434
52435
52436
52437
52438
52439
52440
52441
52442
52443
52444
52445
52446
52447
52448
52449
52450
52451
52452
52453
52454
52455
52456
52457
52458
52459
52460
52461
52462
52463
52464
52465
52466
52467
52468
52469
52470
52471
52472
52473
52474
52475
52476
52477
52478
52479
52480
52481
52482
52483
52484
52485
52486
52487
52488
52489
52490
52491
52492
52493
52494
52495
52496
52497
52498
52499
52500
52501
52502
52503
52504
52505
52506
52507
52508
52509
52510
52511
52512
52513
52514
52515
52516
52517
52518
52519
52520
52521
52522
52523
52524
52525
52526
52527
52528
52529
52530
52531
52532
52533
52534
52535
52536
52537
52538
52539
52540
52541
52542
52543
52544
52545
52546
52547
52548
52549
52550
52551
52552
52553
52554
52555
52556
52557
52558
52559
52560
52561
52562
52563
52564
52565
52566
52567
52568
52569
52570
52571
52572
52573
52574
52575
52576
52577
52578
52579
52580
52581
52582
52583
52584
52585
52586
52587
52588
52589
52590
52591
52592
52593
52594
52595
52596
52597
52598
52599
52600
52601
52602
52603
52604
52605
52606
52607
52608
52609
52610
52611
52612
52613
52614
52615
52616
52617
52618
52619
52620
52621
52622
52623
52624
52625
52626
52627
52628
52629
52630
52631
52632
52633
52634
52635
52636
52637
52638
52639
52640
52641
52642
52643
52644
52645
52646
52647
52648
52649
52650
52651
52652
52653
52654
52655
52656
52657
52658
52659
52660
52661
52662
52663
52664
52665
52666
52667
52668
52669
52670
52671
52672
52673
52674
52675
52676
52677
52678
52679
52680
52681
52682
52683
52684
52685
52686
52687
52688
52689
52690
52691
52692
52693
52694
52695
52696
52697
52698
52699
52700
52701
52702
52703
52704
52705
52706
52707
52708
52709
52710
52711
52712
52713
52714
52715
52716
52717
52718
52719
52720
52721
52722
52723
52724
52725
52726
52727
52728
52729
52730
52731
52732
52733
52734
52735
52736
52737
52738
52739
52740
52741
52742
52743
52744
52745
52746
52747
52748
52749
52750
52751
52752
52753
52754
52755
52756
52757
52758
52759
52760
52761
52762
52763
52764
52765
52766
52767
52768
52769
52770
52771
52772
52773
52774
52775
52776
52777
52778
52779
52780
52781
52782
52783
52784
52785
52786
52787
52788
52789
52790
52791
52792
52793
52794
52795
52796
52797
52798
52799
52800
52801
52802
52803
52804
52805
52806
52807
52808
52809
52810
52811
52812
52813
52814
52815
52816
52817
52818
52819
52820
52821
52822
52823
52824
52825
52826
52827
52828
52829
52830
52831
52832
52833
52834
52835
52836
52837
52838
52839
52840
52841
52842
52843
52844
52845
52846
52847
52848
52849
52850
52851
52852
52853
52854
52855
52856
52857
52858
52859
52860
52861
52862
52863
52864
52865
52866
52867
52868
52869
52870
52871
52872
52873
52874
52875
52876
52877
52878
52879
52880
52881
52882
52883
52884
52885
52886
52887
52888
52889
52890
52891
52892
52893
52894
52895
52896
52897
52898
52899
52900
52901
52902
52903
52904
52905
52906
52907
52908
52909
52910
52911
52912
52913
52914
52915
52916
52917
52918
52919
52920
52921
52922
52923
52924
52925
52926
52927
52928
52929
52930
52931
52932
52933
52934
52935
52936
52937
52938
52939
52940
52941
52942
52943
52944
52945
52946
52947
52948
52949
52950
52951
52952
52953
52954
52955
52956
52957
52958
52959
52960
52961
52962
52963
52964
52965
52966
52967
52968
52969
52970
52971
52972
52973
52974
52975
52976
52977
52978
52979
52980
52981
52982
52983
52984
52985
52986
52987
52988
52989
52990
52991
52992
52993
52994
52995
52996
52997
52998
52999
53000
53001
53002
53003
53004
53005
53006
53007
53008
53009
53010
53011
53012
53013
53014
53015
53016
53017
53018
53019
53020
53021
53022
53023
53024
53025
53026
53027
53028
53029
53030
53031
53032
53033
53034
53035
53036
53037
53038
53039
53040
53041
53042
53043
53044
53045
53046
53047
53048
53049
53050
53051
53052
53053
53054
53055
53056
53057
53058
53059
53060
53061
53062
53063
53064
53065
53066
53067
53068
53069
53070
53071
53072
53073
53074
53075
53076
53077
53078
53079
53080
53081
53082
53083
53084
53085
53086
53087
53088
53089
53090
53091
53092
53093
53094
53095
53096
53097
53098
53099
53100
53101
53102
53103
53104
53105
53106
53107
53108
53109
53110
53111
53112
53113
53114
53115
53116
53117
53118
53119
53120
53121
53122
53123
53124
53125
53126
53127
53128
53129
53130
53131
53132
53133
53134
53135
53136
53137
53138
53139
53140
53141
53142
53143
53144
53145
53146
53147
53148
53149
53150
53151
53152
53153
53154
53155
53156
53157
53158
53159
53160
53161
53162
53163
53164
53165
53166
53167
53168
53169
53170
53171
53172
53173
53174
53175
53176
53177
53178
53179
53180
53181
53182
53183
53184
53185
53186
53187
53188
53189
53190
53191
53192
53193
53194
53195
53196
53197
53198
53199
53200
53201
53202
53203
53204
53205
53206
53207
53208
53209
53210
53211
53212
53213
53214
53215
53216
53217
53218
53219
53220
53221
53222
53223
53224
53225
53226
53227
53228
53229
53230
53231
53232
53233
53234
53235
53236
53237
53238
53239
53240
53241
53242
53243
53244
53245
53246
53247
53248
53249
53250
53251
53252
53253
53254
53255
53256
53257
53258
53259
53260
53261
53262
53263
53264
53265
53266
53267
53268
53269
53270
53271
53272
53273
53274
53275
53276
53277
53278
53279
53280
53281
53282
53283
53284
53285
53286
53287
53288
53289
53290
53291
53292
53293
53294
53295
53296
53297
53298
53299
53300
53301
53302
53303
53304
53305
53306
53307
53308
53309
53310
53311
53312
53313
53314
53315
53316
53317
53318
53319
53320
53321
53322
53323
53324
53325
53326
53327
53328
53329
53330
53331
53332
53333
53334
53335
53336
53337
53338
53339
53340
53341
53342
53343
53344
53345
53346
53347
53348
53349
53350
53351
53352
53353
53354
53355
53356
53357
53358
53359
53360
53361
53362
53363
53364
53365
53366
53367
53368
53369
53370
53371
53372
53373
53374
53375
53376
53377
53378
53379
53380
53381
53382
53383
53384
53385
53386
53387
53388
53389
53390
53391
53392
53393
53394
53395
53396
53397
53398
53399
53400
53401
53402
53403
53404
53405
53406
53407
53408
53409
53410
53411
53412
53413
53414
53415
53416
53417
53418
53419
53420
53421
53422
53423
53424
53425
53426
53427
53428
53429
53430
53431
53432
53433
53434
53435
53436
53437
53438
53439
53440
53441
53442
53443
53444
53445
53446
53447
53448
53449
53450
53451
53452
53453
53454
53455
53456
53457
53458
53459
53460
53461
53462
53463
53464
53465
53466
53467
53468
53469
53470
53471
53472
53473
53474
53475
53476
53477
53478
53479
53480
53481
53482
53483
53484
53485
53486
53487
53488
53489
53490
53491
53492
53493
53494
53495
53496
53497
53498
53499
53500
53501
53502
53503
53504
53505
53506
53507
53508
53509
53510
53511
53512
53513
53514
53515
53516
53517
53518
53519
53520
53521
53522
53523
53524
53525
53526
53527
53528
53529
53530
53531
53532
53533
53534
53535
53536
53537
53538
53539
53540
53541
53542
53543
53544
53545
53546
53547
53548
53549
53550
53551
53552
53553
53554
53555
53556
53557
53558
53559
53560
53561
53562
53563
53564
53565
53566
53567
53568
53569
53570
53571
53572
53573
53574
53575
53576
53577
53578
53579
53580
53581
53582
53583
53584
53585
53586
53587
53588
53589
53590
53591
53592
53593
53594
53595
53596
53597
53598
53599
53600
53601
53602
53603
53604
53605
53606
53607
53608
53609
53610
53611
53612
53613
53614
53615
53616
53617
53618
53619
53620
53621
53622
53623
53624
53625
53626
53627
53628
53629
53630
53631
53632
53633
53634
53635
53636
53637
53638
53639
53640
53641
53642
53643
53644
53645
53646
53647
53648
53649
53650
53651
53652
53653
53654
53655
53656
53657
53658
53659
53660
53661
53662
53663
53664
53665
53666
53667
53668
53669
53670
53671
53672
53673
53674
53675
53676
53677
53678
53679
53680
53681
53682
53683
53684
53685
53686
53687
53688
53689
53690
53691
53692
53693
53694
53695
53696
53697
53698
53699
53700
53701
53702
53703
53704
53705
53706
53707
53708
53709
53710
53711
53712
53713
53714
53715
53716
53717
53718
53719
53720
53721
53722
53723
53724
53725
53726
53727
53728
53729
53730
53731
53732
53733
53734
53735
53736
53737
53738
53739
53740
53741
53742
53743
53744
53745
53746
53747
53748
53749
53750
53751
53752
53753
53754
53755
53756
53757
53758
53759
53760
53761
53762
53763
53764
53765
53766
53767
53768
53769
53770
53771
53772
53773
53774
53775
53776
53777
53778
53779
53780
53781
53782
53783
53784
53785
53786
53787
53788
53789
53790
53791
53792
53793
53794
53795
53796
53797
53798
53799
53800
53801
53802
53803
53804
53805
53806
53807
53808
53809
53810
53811
53812
53813
53814
53815
53816
53817
53818
53819
53820
53821
53822
53823
53824
53825
53826
53827
53828
53829
53830
53831
53832
53833
53834
53835
53836
53837
53838
53839
53840
53841
53842
53843
53844
53845
53846
53847
53848
53849
53850
53851
53852
53853
53854
53855
53856
53857
53858
53859
53860
53861
53862
53863
53864
53865
53866
53867
53868
53869
53870
53871
53872
53873
53874
53875
53876
53877
53878
53879
53880
53881
53882
53883
53884
53885
53886
53887
53888
53889
53890
53891
53892
53893
53894
53895
53896
53897
53898
53899
53900
53901
53902
53903
53904
53905
53906
53907
53908
53909
53910
53911
53912
53913
53914
53915
53916
53917
53918
53919
53920
53921
53922
53923
53924
53925
53926
53927
53928
53929
53930
53931
53932
53933
53934
53935
53936
53937
53938
53939
53940
53941
53942
53943
53944
53945
53946
53947
53948
53949
53950
53951
53952
53953
53954
53955
53956
53957
53958
53959
53960
53961
53962
53963
53964
53965
53966
53967
53968
53969
53970
53971
53972
53973
53974
53975
53976
53977
53978
53979
53980
53981
53982
53983
53984
53985
53986
53987
53988
53989
53990
53991
53992
53993
53994
53995
53996
53997
53998
53999
54000
54001
54002
54003
54004
54005
54006
54007
54008
54009
54010
54011
54012
54013
54014
54015
54016
54017
54018
54019
54020
54021
54022
54023
54024
54025
54026
54027
54028
54029
54030
54031
54032
54033
54034
54035
54036
54037
54038
54039
54040
54041
54042
54043
54044
54045
54046
54047
54048
54049
54050
54051
54052
54053
54054
54055
54056
54057
54058
54059
54060
54061
54062
54063
54064
54065
54066
54067
54068
54069
54070
54071
54072
54073
54074
54075
54076
54077
54078
54079
54080
54081
54082
54083
54084
54085
54086
54087
54088
54089
54090
54091
54092
54093
54094
54095
54096
54097
54098
54099
54100
54101
54102
54103
54104
54105
54106
54107
54108
54109
54110
54111
54112
54113
54114
54115
54116
54117
54118
54119
54120
54121
54122
54123
54124
54125
54126
54127
54128
54129
54130
54131
54132
54133
54134
54135
54136
54137
54138
54139
54140
54141
54142
54143
54144
54145
54146
54147
54148
54149
54150
54151
54152
54153
54154
54155
54156
54157
54158
54159
54160
54161
54162
54163
54164
54165
54166
54167
54168
54169
54170
54171
54172
54173
54174
54175
54176
54177
54178
54179
54180
54181
54182
54183
54184
54185
54186
54187
54188
54189
54190
54191
54192
54193
54194
54195
54196
54197
54198
54199
54200
54201
54202
54203
54204
54205
54206
54207
54208
54209
54210
54211
54212
54213
54214
54215
54216
54217
54218
54219
54220
54221
54222
54223
54224
54225
54226
54227
54228
54229
54230
54231
54232
54233
54234
54235
54236
54237
54238
54239
54240
54241
54242
54243
54244
54245
54246
54247
54248
54249
54250
54251
54252
54253
54254
54255
54256
54257
54258
54259
54260
54261
54262
54263
54264
54265
54266
54267
54268
54269
54270
54271
54272
54273
54274
54275
54276
54277
54278
54279
54280
54281
54282
54283
54284
54285
54286
54287
54288
54289
54290
54291
54292
54293
54294
54295
54296
54297
54298
54299
54300
54301
54302
54303
54304
54305
54306
54307
54308
54309
54310
54311
54312
54313
54314
54315
54316
54317
54318
54319
54320
54321
54322
54323
54324
54325
54326
54327
54328
54329
54330
54331
54332
54333
54334
54335
54336
54337
54338
54339
54340
54341
54342
54343
54344
54345
54346
54347
54348
54349
54350
54351
54352
54353
54354
54355
54356
54357
54358
54359
54360
54361
54362
54363
54364
54365
54366
54367
54368
54369
54370
54371
54372
54373
54374
54375
54376
54377
54378
54379
54380
54381
54382
54383
54384
54385
54386
54387
54388
54389
54390
54391
54392
54393
54394
54395
54396
54397
54398
54399
54400
54401
54402
54403
54404
54405
54406
54407
54408
54409
54410
54411
54412
54413
54414
54415
54416
54417
54418
54419
54420
54421
54422
54423
54424
54425
54426
54427
54428
54429
54430
54431
54432
54433
54434
54435
54436
54437
54438
54439
54440
54441
54442
54443
54444
54445
54446
54447
54448
54449
54450
54451
54452
54453
54454
54455
54456
54457
54458
54459
54460
54461
54462
54463
54464
54465
54466
54467
54468
54469
54470
54471
54472
54473
54474
54475
54476
54477
54478
54479
54480
54481
54482
54483
54484
54485
54486
54487
54488
54489
54490
54491
54492
54493
54494
54495
54496
54497
54498
54499
54500
54501
54502
54503
54504
54505
54506
54507
54508
54509
54510
54511
54512
54513
54514
54515
54516
54517
54518
54519
54520
54521
54522
54523
54524
54525
54526
54527
54528
54529
54530
54531
54532
54533
54534
54535
54536
54537
54538
54539
54540
54541
54542
54543
54544
54545
54546
54547
54548
54549
54550
54551
54552
54553
54554
54555
54556
54557
54558
54559
54560
54561
54562
54563
54564
54565
54566
54567
54568
54569
54570
54571
54572
54573
54574
54575
54576
54577
54578
54579
54580
54581
54582
54583
54584
54585
54586
54587
54588
54589
54590
54591
54592
54593
54594
54595
54596
54597
54598
54599
54600
54601
54602
54603
54604
54605
54606
54607
54608
54609
54610
54611
54612
54613
54614
54615
54616
54617
54618
54619
54620
54621
54622
54623
54624
54625
54626
54627
54628
54629
54630
54631
54632
54633
54634
54635
54636
54637
54638
54639
54640
54641
54642
54643
54644
54645
54646
54647
54648
54649
54650
54651
54652
54653
54654
54655
54656
54657
54658
54659
54660
54661
54662
54663
54664
54665
54666
54667
54668
54669
54670
54671
54672
54673
54674
54675
54676
54677
54678
54679
54680
54681
54682
54683
54684
54685
54686
54687
54688
54689
54690
54691
54692
54693
54694
54695
54696
54697
54698
54699
54700
54701
54702
54703
54704
54705
54706
54707
54708
54709
54710
54711
54712
54713
54714
54715
54716
54717
54718
54719
54720
54721
54722
54723
54724
54725
54726
54727
54728
54729
54730
54731
54732
54733
54734
54735
54736
54737
54738
54739
54740
54741
54742
54743
54744
54745
54746
54747
54748
54749
54750
54751
54752
54753
54754
54755
54756
54757
54758
54759
54760
54761
54762
54763
54764
54765
54766
54767
54768
54769
54770
54771
54772
54773
54774
54775
54776
54777
54778
54779
54780
54781
54782
54783
54784
54785
54786
54787
54788
54789
54790
54791
54792
54793
54794
54795
54796
54797
54798
54799
54800
54801
54802
54803
54804
54805
54806
54807
54808
54809
54810
54811
54812
54813
54814
54815
54816
54817
54818
54819
54820
54821
54822
54823
54824
54825
54826
54827
54828
54829
54830
54831
54832
54833
54834
54835
54836
54837
54838
54839
54840
54841
54842
54843
54844
54845
54846
54847
54848
54849
54850
54851
54852
54853
54854
54855
54856
54857
54858
54859
54860
54861
54862
54863
54864
54865
54866
54867
54868
54869
54870
54871
54872
54873
54874
54875
54876
54877
54878
54879
54880
54881
54882
54883
54884
54885
54886
54887
54888
54889
54890
54891
54892
54893
54894
54895
54896
54897
54898
54899
54900
54901
54902
54903
54904
54905
54906
54907
54908
54909
54910
54911
54912
54913
54914
54915
54916
54917
54918
54919
54920
54921
54922
54923
54924
54925
54926
54927
54928
54929
54930
54931
54932
54933
54934
54935
54936
54937
54938
54939
54940
54941
54942
54943
54944
54945
54946
54947
54948
54949
54950
54951
54952
54953
54954
54955
54956
54957
54958
54959
54960
54961
54962
54963
54964
54965
54966
54967
54968
54969
54970
54971
54972
54973
54974
54975
54976
54977
54978
54979
54980
54981
54982
54983
54984
54985
54986
54987
54988
54989
54990
54991
54992
54993
54994
54995
54996
54997
54998
54999
55000
55001
55002
55003
55004
55005
55006
55007
55008
55009
55010
55011
55012
55013
55014
55015
55016
55017
55018
55019
55020
55021
55022
55023
55024
55025
55026
55027
55028
55029
55030
55031
55032
55033
55034
55035
55036
55037
55038
55039
55040
55041
55042
55043
55044
55045
55046
55047
55048
55049
55050
55051
55052
55053
55054
55055
55056
55057
55058
55059
55060
55061
55062
55063
55064
55065
55066
55067
55068
55069
55070
55071
55072
55073
55074
55075
55076
55077
55078
55079
55080
55081
55082
55083
55084
55085
55086
55087
55088
55089
55090
55091
55092
55093
55094
55095
55096
55097
55098
55099
55100
55101
55102
55103
55104
55105
55106
55107
55108
55109
55110
55111
55112
55113
55114
55115
55116
55117
55118
55119
55120
55121
55122
55123
55124
55125
55126
55127
55128
55129
55130
55131
55132
55133
55134
55135
55136
55137
55138
55139
55140
55141
55142
55143
55144
55145
55146
55147
55148
55149
55150
55151
55152
55153
55154
55155
55156
55157
55158
55159
55160
55161
55162
55163
55164
55165
55166
55167
55168
55169
55170
55171
55172
55173
55174
55175
55176
55177
55178
55179
55180
55181
55182
55183
55184
55185
55186
55187
55188
55189
55190
55191
55192
55193
55194
55195
55196
55197
55198
55199
55200
55201
55202
55203
55204
55205
55206
55207
55208
55209
55210
55211
55212
55213
55214
55215
55216
55217
55218
55219
55220
55221
55222
55223
55224
55225
55226
55227
55228
55229
55230
55231
55232
55233
55234
55235
55236
55237
55238
55239
55240
55241
55242
55243
55244
55245
55246
55247
55248
55249
55250
55251
55252
55253
55254
55255
55256
55257
55258
55259
55260
55261
55262
55263
55264
55265
55266
55267
55268
55269
55270
55271
55272
55273
55274
55275
55276
55277
55278
55279
55280
55281
55282
55283
55284
55285
55286
55287
55288
55289
55290
55291
55292
55293
55294
55295
55296
55297
55298
55299
55300
55301
55302
55303
55304
55305
55306
55307
55308
55309
55310
55311
55312
55313
55314
55315
55316
55317
55318
55319
55320
55321
55322
55323
55324
55325
55326
55327
55328
55329
55330
55331
55332
55333
55334
55335
55336
55337
55338
55339
55340
55341
55342
55343
55344
55345
55346
55347
55348
55349
55350
55351
55352
55353
55354
55355
55356
55357
55358
55359
55360
55361
55362
55363
55364
55365
55366
55367
55368
55369
55370
55371
55372
55373
55374
55375
55376
55377
55378
55379
55380
55381
55382
55383
55384
55385
55386
55387
55388
55389
55390
55391
55392
55393
55394
55395
55396
55397
55398
55399
55400
55401
55402
55403
55404
55405
55406
55407
55408
55409
55410
55411
55412
55413
55414
55415
55416
55417
55418
55419
55420
55421
55422
55423
55424
55425
55426
55427
55428
55429
55430
55431
55432
55433
55434
55435
55436
55437
55438
55439
55440
55441
55442
55443
55444
55445
55446
55447
55448
55449
55450
55451
55452
55453
55454
55455
55456
55457
55458
55459
55460
55461
55462
55463
55464
55465
55466
55467
55468
55469
55470
55471
55472
55473
55474
55475
55476
55477
55478
55479
55480
55481
55482
55483
55484
55485
55486
55487
55488
55489
55490
55491
55492
55493
55494
55495
55496
55497
55498
55499
55500
55501
55502
55503
55504
55505
55506
55507
55508
55509
55510
55511
55512
55513
55514
55515
55516
55517
55518
55519
55520
55521
55522
55523
55524
55525
55526
55527
55528
55529
55530
55531
55532
55533
55534
55535
55536
55537
55538
55539
55540
55541
55542
55543
55544
55545
55546
55547
55548
55549
55550
55551
55552
55553
55554
55555
55556
55557
55558
55559
55560
55561
55562
55563
55564
55565
55566
55567
55568
55569
55570
55571
55572
55573
55574
55575
55576
55577
55578
55579
55580
55581
55582
55583
55584
55585
55586
55587
55588
55589
55590
55591
55592
55593
55594
55595
55596
55597
55598
55599
55600
55601
55602
55603
55604
55605
55606
55607
55608
55609
55610
55611
55612
55613
55614
55615
55616
55617
55618
55619
55620
55621
55622
55623
55624
55625
55626
55627
55628
55629
55630
55631
55632
55633
55634
55635
55636
55637
55638
55639
55640
55641
55642
55643
55644
55645
55646
55647
55648
55649
55650
55651
55652
55653
55654
55655
55656
55657
55658
55659
55660
55661
55662
55663
55664
55665
55666
55667
55668
55669
55670
55671
55672
55673
55674
55675
55676
55677
55678
55679
55680
55681
55682
55683
55684
55685
55686
55687
55688
55689
55690
55691
55692
55693
55694
55695
55696
55697
55698
55699
55700
55701
55702
55703
55704
55705
55706
55707
55708
55709
55710
55711
55712
55713
55714
55715
55716
55717
55718
55719
55720
55721
55722
55723
55724
55725
55726
55727
55728
55729
55730
55731
55732
55733
55734
55735
55736
55737
55738
55739
55740
55741
55742
55743
55744
55745
55746
55747
55748
55749
55750
55751
55752
55753
55754
55755
55756
55757
55758
55759
55760
55761
55762
55763
55764
55765
55766
55767
55768
55769
55770
55771
55772
55773
55774
55775
55776
55777
55778
55779
55780
55781
55782
55783
55784
55785
55786
55787
55788
55789
55790
55791
55792
55793
55794
55795
55796
55797
55798
55799
55800
55801
55802
55803
55804
55805
55806
55807
55808
55809
55810
55811
55812
55813
55814
55815
55816
55817
55818
55819
55820
55821
55822
55823
55824
55825
55826
55827
55828
55829
55830
55831
55832
55833
55834
55835
55836
55837
55838
55839
55840
55841
55842
55843
55844
55845
55846
55847
55848
55849
55850
55851
55852
55853
55854
55855
55856
55857
55858
55859
55860
55861
55862
55863
55864
55865
55866
55867
55868
55869
55870
55871
55872
55873
55874
55875
55876
55877
55878
55879
55880
55881
55882
55883
55884
55885
55886
55887
55888
55889
55890
55891
55892
55893
55894
55895
55896
55897
55898
55899
55900
55901
55902
55903
55904
55905
55906
55907
55908
55909
55910
55911
55912
55913
55914
55915
55916
55917
55918
55919
55920
55921
55922
55923
55924
55925
55926
55927
55928
55929
55930
55931
55932
55933
55934
55935
55936
55937
55938
55939
55940
55941
55942
55943
55944
55945
55946
55947
55948
55949
55950
55951
55952
55953
55954
55955
55956
55957
55958
55959
55960
55961
55962
55963
55964
55965
55966
55967
55968
55969
55970
55971
55972
55973
55974
55975
55976
55977
55978
55979
55980
55981
55982
55983
55984
55985
55986
55987
55988
55989
55990
55991
55992
55993
55994
55995
55996
55997
55998
55999
56000
56001
56002
56003
56004
56005
56006
56007
56008
56009
56010
56011
56012
56013
56014
56015
56016
56017
56018
56019
56020
56021
56022
56023
56024
56025
56026
56027
56028
56029
56030
56031
56032
56033
56034
56035
56036
56037
56038
56039
56040
56041
56042
56043
56044
56045
56046
56047
56048
56049
56050
56051
56052
56053
56054
56055
56056
56057
56058
56059
56060
56061
56062
56063
56064
56065
56066
56067
56068
56069
56070
56071
56072
56073
56074
56075
56076
56077
56078
56079
56080
56081
56082
56083
56084
56085
56086
56087
56088
56089
56090
56091
56092
56093
56094
56095
56096
56097
56098
56099
56100
56101
56102
56103
56104
56105
56106
56107
56108
56109
56110
56111
56112
56113
56114
56115
56116
56117
56118
56119
56120
56121
56122
56123
56124
56125
56126
56127
56128
56129
56130
56131
56132
56133
56134
56135
56136
56137
56138
56139
56140
56141
56142
56143
56144
56145
56146
56147
56148
56149
56150
56151
56152
56153
56154
56155
56156
56157
56158
56159
56160
56161
56162
56163
56164
56165
56166
56167
56168
56169
56170
56171
56172
56173
56174
56175
56176
56177
56178
56179
56180
56181
56182
56183
56184
56185
56186
56187
56188
56189
56190
56191
56192
56193
56194
56195
56196
56197
56198
56199
56200
56201
56202
56203
56204
56205
56206
56207
56208
56209
56210
56211
56212
56213
56214
56215
56216
56217
56218
56219
56220
56221
56222
56223
56224
56225
56226
56227
56228
56229
56230
56231
56232
56233
56234
56235
56236
56237
56238
56239
56240
56241
56242
56243
56244
56245
56246
56247
56248
56249
56250
56251
56252
56253
56254
56255
56256
56257
56258
56259
56260
56261
56262
56263
56264
56265
56266
56267
56268
56269
56270
56271
56272
56273
56274
56275
56276
56277
56278
56279
56280
56281
56282
56283
56284
56285
56286
56287
56288
56289
56290
56291
56292
56293
56294
56295
56296
56297
56298
56299
56300
56301
56302
56303
56304
56305
56306
56307
56308
56309
56310
56311
56312
56313
56314
56315
56316
56317
56318
56319
56320
56321
56322
56323
56324
56325
56326
56327
56328
56329
56330
56331
56332
56333
56334
56335
56336
56337
56338
56339
56340
56341
56342
56343
56344
56345
56346
56347
56348
56349
56350
56351
56352
56353
56354
56355
56356
56357
56358
56359
56360
56361
56362
56363
56364
56365
56366
56367
56368
56369
56370
56371
56372
56373
56374
56375
56376
56377
56378
56379
56380
56381
56382
56383
56384
56385
56386
56387
56388
56389
56390
56391
56392
56393
56394
56395
56396
56397
56398
56399
56400
56401
56402
56403
56404
56405
56406
56407
56408
56409
56410
56411
56412
56413
56414
56415
56416
56417
56418
56419
56420
56421
56422
56423
56424
56425
56426
56427
56428
56429
56430
56431
56432
56433
56434
56435
56436
56437
56438
56439
56440
56441
56442
56443
56444
56445
56446
56447
56448
56449
56450
56451
56452
56453
56454
56455
56456
56457
56458
56459
56460
56461
56462
56463
56464
56465
56466
56467
56468
56469
56470
56471
56472
56473
56474
56475
56476
56477
56478
56479
56480
56481
56482
56483
56484
56485
56486
56487
56488
56489
56490
56491
56492
56493
56494
56495
56496
56497
56498
56499
56500
56501
56502
56503
56504
56505
56506
56507
56508
56509
56510
56511
56512
56513
56514
56515
56516
56517
56518
56519
56520
56521
56522
56523
56524
56525
56526
56527
56528
56529
56530
56531
56532
56533
56534
56535
56536
56537
56538
56539
56540
56541
56542
56543
56544
56545
56546
56547
56548
56549
56550
56551
56552
56553
56554
56555
56556
56557
56558
56559
56560
56561
56562
56563
56564
56565
56566
56567
56568
56569
56570
56571
56572
56573
56574
56575
56576
56577
56578
56579
56580
56581
56582
56583
56584
56585
56586
56587
56588
56589
56590
56591
56592
56593
56594
56595
56596
56597
56598
56599
56600
56601
56602
56603
56604
56605
56606
56607
56608
56609
56610
56611
56612
56613
56614
56615
56616
56617
56618
56619
56620
56621
56622
56623
56624
56625
56626
56627
56628
56629
56630
56631
56632
56633
56634
56635
56636
56637
56638
56639
56640
56641
56642
56643
56644
56645
56646
56647
56648
56649
56650
56651
56652
56653
56654
56655
56656
56657
56658
56659
56660
56661
56662
56663
56664
56665
56666
56667
56668
56669
56670
56671
56672
56673
56674
56675
56676
56677
56678
56679
56680
56681
56682
56683
56684
56685
56686
56687
56688
56689
56690
56691
56692
56693
56694
56695
56696
56697
56698
56699
56700
56701
56702
56703
56704
56705
56706
56707
56708
56709
56710
56711
56712
56713
56714
56715
56716
56717
56718
56719
56720
56721
56722
56723
56724
56725
56726
56727
56728
56729
56730
56731
56732
56733
56734
56735
56736
56737
56738
56739
56740
56741
56742
56743
56744
56745
56746
56747
56748
56749
56750
56751
56752
56753
56754
56755
56756
56757
56758
56759
56760
56761
56762
56763
56764
56765
56766
56767
56768
56769
56770
56771
56772
56773
56774
56775
56776
56777
56778
56779
56780
56781
56782
56783
56784
56785
56786
56787
56788
56789
56790
56791
56792
56793
56794
56795
56796
56797
56798
56799
56800
56801
56802
56803
56804
56805
56806
56807
56808
56809
56810
56811
56812
56813
56814
56815
56816
56817
56818
56819
56820
56821
56822
56823
56824
56825
56826
56827
56828
56829
56830
56831
56832
56833
56834
56835
56836
56837
56838
56839
56840
56841
56842
56843
56844
56845
56846
56847
56848
56849
56850
56851
56852
56853
56854
56855
56856
56857
56858
56859
56860
56861
56862
56863
56864
56865
56866
56867
56868
56869
56870
56871
56872
56873
56874
56875
56876
56877
56878
56879
56880
56881
56882
56883
56884
56885
56886
56887
56888
56889
56890
56891
56892
56893
56894
56895
56896
56897
56898
56899
56900
56901
56902
56903
56904
56905
56906
56907
56908
56909
56910
56911
56912
56913
56914
56915
56916
56917
56918
56919
56920
56921
56922
56923
56924
56925
56926
56927
56928
56929
56930
56931
56932
56933
56934
56935
56936
56937
56938
56939
56940
56941
56942
56943
56944
56945
56946
56947
56948
56949
56950
56951
56952
56953
56954
56955
56956
56957
56958
56959
56960
56961
56962
56963
56964
56965
56966
56967
56968
56969
56970
56971
56972
56973
56974
56975
56976
56977
56978
56979
56980
56981
56982
56983
56984
56985
56986
56987
56988
56989
56990
56991
56992
56993
56994
56995
56996
56997
56998
56999
57000
57001
57002
57003
57004
57005
57006
57007
57008
57009
57010
57011
57012
57013
57014
57015
57016
57017
57018
57019
57020
57021
57022
57023
57024
57025
57026
57027
57028
57029
57030
57031
57032
57033
57034
57035
57036
57037
57038
57039
57040
57041
57042
57043
57044
57045
57046
57047
57048
57049
57050
57051
57052
57053
57054
57055
57056
57057
57058
57059
57060
57061
57062
57063
57064
57065
57066
57067
57068
57069
57070
57071
57072
57073
57074
57075
57076
57077
57078
57079
57080
57081
57082
57083
57084
57085
57086
57087
57088
57089
57090
57091
57092
57093
57094
57095
57096
57097
57098
57099
57100
57101
57102
57103
57104
57105
57106
57107
57108
57109
57110
57111
57112
57113
57114
57115
57116
57117
57118
57119
57120
57121
57122
57123
57124
57125
57126
57127
57128
57129
57130
57131
57132
57133
57134
57135
57136
57137
57138
57139
57140
57141
57142
57143
57144
57145
57146
57147
57148
57149
57150
57151
57152
57153
57154
57155
57156
57157
57158
57159
57160
57161
57162
57163
57164
57165
57166
57167
57168
57169
57170
57171
57172
57173
57174
57175
57176
57177
57178
57179
57180
57181
57182
57183
57184
57185
57186
57187
57188
57189
57190
57191
57192
57193
57194
57195
57196
57197
57198
57199
57200
57201
57202
57203
57204
57205
57206
57207
57208
57209
57210
57211
57212
57213
57214
57215
57216
57217
57218
57219
57220
57221
57222
57223
57224
57225
57226
57227
57228
57229
57230
57231
57232
57233
57234
57235
57236
57237
57238
57239
57240
57241
57242
57243
57244
57245
57246
57247
57248
57249
57250
57251
57252
57253
57254
57255
57256
57257
57258
57259
57260
57261
57262
57263
57264
57265
57266
57267
57268
57269
57270
57271
57272
57273
57274
57275
57276
57277
57278
57279
57280
57281
57282
57283
57284
57285
57286
57287
57288
57289
57290
57291
57292
57293
57294
57295
57296
57297
57298
57299
57300
57301
57302
57303
57304
57305
57306
57307
57308
57309
57310
57311
57312
57313
57314
57315
57316
57317
57318
57319
57320
57321
57322
57323
57324
57325
57326
57327
57328
57329
57330
57331
57332
57333
57334
57335
57336
57337
57338
57339
57340
57341
57342
57343
57344
57345
57346
57347
57348
57349
57350
57351
57352
57353
57354
57355
57356
57357
57358
57359
57360
57361
57362
57363
57364
57365
57366
57367
57368
57369
57370
57371
57372
57373
57374
57375
57376
57377
57378
57379
57380
57381
57382
57383
57384
57385
57386
57387
57388
57389
57390
57391
57392
57393
57394
57395
57396
57397
57398
57399
57400
57401
57402
57403
57404
57405
57406
57407
57408
57409
57410
57411
57412
57413
57414
57415
57416
57417
57418
57419
57420
57421
57422
57423
57424
57425
57426
57427
57428
57429
57430
57431
57432
57433
57434
57435
57436
57437
57438
57439
57440
57441
57442
57443
57444
57445
57446
57447
57448
57449
57450
57451
57452
57453
57454
57455
57456
57457
57458
57459
57460
57461
57462
57463
57464
57465
57466
57467
57468
57469
57470
57471
57472
57473
57474
57475
57476
57477
57478
57479
57480
57481
57482
57483
57484
57485
57486
57487
57488
57489
57490
57491
57492
57493
57494
57495
57496
57497
57498
57499
57500
57501
57502
57503
57504
57505
57506
57507
57508
57509
57510
57511
57512
57513
57514
57515
57516
57517
57518
57519
57520
57521
57522
57523
57524
57525
57526
57527
57528
57529
57530
57531
57532
57533
57534
57535
57536
57537
57538
57539
57540
57541
57542
57543
57544
57545
57546
57547
57548
57549
57550
57551
57552
57553
57554
57555
57556
57557
57558
57559
57560
57561
57562
57563
57564
57565
57566
57567
57568
57569
57570
57571
57572
57573
57574
57575
57576
57577
57578
57579
57580
57581
57582
57583
57584
57585
57586
57587
57588
57589
57590
57591
57592
57593
57594
57595
57596
57597
57598
57599
57600
57601
57602
57603
57604
57605
57606
57607
57608
57609
57610
57611
57612
57613
57614
57615
57616
57617
57618
57619
57620
57621
57622
57623
57624
57625
57626
57627
57628
57629
57630
57631
57632
57633
57634
57635
57636
57637
57638
57639
57640
57641
57642
57643
57644
57645
57646
57647
57648
57649
57650
57651
57652
57653
57654
57655
57656
57657
57658
57659
57660
57661
57662
57663
57664
57665
57666
57667
57668
57669
57670
57671
57672
57673
57674
57675
57676
57677
57678
57679
57680
57681
57682
57683
57684
57685
57686
57687
57688
57689
57690
57691
57692
57693
57694
57695
57696
57697
57698
57699
57700
57701
57702
57703
57704
57705
57706
57707
57708
57709
57710
57711
57712
57713
57714
57715
57716
57717
57718
57719
57720
57721
57722
57723
57724
57725
57726
57727
57728
57729
57730
57731
57732
57733
57734
57735
57736
57737
57738
57739
57740
57741
57742
57743
57744
57745
57746
57747
57748
57749
57750
57751
57752
57753
57754
57755
57756
57757
57758
57759
57760
57761
57762
57763
57764
57765
57766
57767
57768
57769
57770
57771
57772
57773
57774
57775
57776
57777
57778
57779
57780
57781
57782
57783
57784
57785
57786
57787
57788
57789
57790
57791
57792
57793
57794
57795
57796
57797
57798
57799
57800
57801
57802
57803
57804
57805
57806
57807
57808
57809
57810
57811
57812
57813
57814
57815
57816
57817
57818
57819
57820
57821
57822
57823
57824
57825
57826
57827
57828
57829
57830
57831
57832
57833
57834
57835
57836
57837
57838
57839
57840
57841
57842
57843
57844
57845
57846
57847
57848
57849
57850
57851
57852
57853
57854
57855
57856
57857
57858
57859
57860
57861
57862
57863
57864
57865
57866
57867
57868
57869
57870
57871
57872
57873
57874
57875
57876
57877
57878
57879
57880
57881
57882
57883
57884
57885
57886
57887
57888
57889
57890
57891
57892
57893
57894
57895
57896
57897
57898
57899
57900
57901
57902
57903
57904
57905
57906
57907
57908
57909
57910
57911
57912
57913
57914
57915
57916
57917
57918
57919
57920
57921
57922
57923
57924
57925
57926
57927
57928
57929
57930
57931
57932
57933
57934
57935
57936
57937
57938
57939
57940
57941
57942
57943
57944
57945
57946
57947
57948
57949
57950
57951
57952
57953
57954
57955
57956
57957
57958
57959
57960
57961
57962
57963
57964
57965
57966
57967
57968
57969
57970
57971
57972
57973
57974
57975
57976
57977
57978
57979
57980
57981
57982
57983
57984
57985
57986
57987
57988
57989
57990
57991
57992
57993
57994
57995
57996
57997
57998
57999
58000
58001
58002
58003
58004
58005
58006
58007
58008
58009
58010
58011
58012
58013
58014
58015
58016
58017
58018
58019
58020
58021
58022
58023
58024
58025
58026
58027
58028
58029
58030
58031
58032
58033
58034
58035
58036
58037
58038
58039
58040
58041
58042
58043
58044
58045
58046
58047
58048
58049
58050
58051
58052
58053
58054
58055
58056
58057
58058
58059
58060
58061
58062
58063
58064
58065
58066
58067
58068
58069
58070
58071
58072
58073
58074
58075
58076
58077
58078
58079
58080
58081
58082
58083
58084
58085
58086
58087
58088
58089
58090
58091
58092
58093
58094
58095
58096
58097
58098
58099
58100
58101
58102
58103
58104
58105
58106
58107
58108
58109
58110
58111
58112
58113
58114
58115
58116
58117
58118
58119
58120
58121
58122
58123
58124
58125
58126
58127
58128
58129
58130
58131
58132
58133
58134
58135
58136
58137
58138
58139
58140
58141
58142
58143
58144
58145
58146
58147
58148
58149
58150
58151
58152
58153
58154
58155
58156
58157
58158
58159
58160
58161
58162
58163
58164
58165
58166
58167
58168
58169
58170
58171
58172
58173
58174
58175
58176
58177
58178
58179
58180
58181
58182
58183
58184
58185
58186
58187
58188
58189
58190
58191
58192
58193
58194
58195
58196
58197
58198
58199
58200
58201
58202
58203
58204
58205
58206
58207
58208
58209
58210
58211
58212
58213
58214
58215
58216
58217
58218
58219
58220
58221
58222
58223
58224
58225
58226
58227
58228
58229
58230
58231
58232
58233
58234
58235
58236
58237
58238
58239
58240
58241
58242
58243
58244
58245
58246
58247
58248
58249
58250
58251
58252
58253
58254
58255
58256
58257
58258
58259
58260
58261
58262
58263
58264
58265
58266
58267
58268
58269
58270
58271
58272
58273
58274
58275
58276
58277
58278
58279
58280
58281
58282
58283
58284
58285
58286
58287
58288
58289
58290
58291
58292
58293
58294
58295
58296
58297
58298
58299
58300
58301
58302
58303
58304
58305
58306
58307
58308
58309
58310
58311
58312
58313
58314
58315
58316
58317
58318
58319
58320
58321
58322
58323
58324
58325
58326
58327
58328
58329
58330
58331
58332
58333
58334
58335
58336
58337
58338
58339
58340
58341
58342
58343
58344
58345
58346
58347
58348
58349
58350
58351
58352
58353
58354
58355
58356
58357
58358
58359
58360
58361
58362
58363
58364
58365
58366
58367
58368
58369
58370
58371
58372
58373
58374
58375
58376
58377
58378
58379
58380
58381
58382
58383
58384
58385
58386
58387
58388
58389
58390
58391
58392
58393
58394
58395
58396
58397
58398
58399
58400
58401
58402
58403
58404
58405
58406
58407
58408
58409
58410
58411
58412
58413
58414
58415
58416
58417
58418
58419
58420
58421
58422
58423
58424
58425
58426
58427
58428
58429
58430
58431
58432
58433
58434
58435
58436
58437
58438
58439
58440
58441
58442
58443
58444
58445
58446
58447
58448
58449
58450
58451
58452
58453
58454
58455
58456
58457
58458
58459
58460
58461
58462
58463
58464
58465
58466
58467
58468
58469
58470
58471
58472
58473
58474
58475
58476
58477
58478
58479
58480
58481
58482
58483
58484
58485
58486
58487
58488
58489
58490
58491
58492
58493
58494
58495
58496
58497
58498
58499
58500
58501
58502
58503
58504
58505
58506
58507
58508
58509
58510
58511
58512
58513
58514
58515
58516
58517
58518
58519
58520
58521
58522
58523
58524
58525
58526
58527
58528
58529
58530
58531
58532
58533
58534
58535
58536
58537
58538
58539
58540
58541
58542
58543
58544
58545
58546
58547
58548
58549
58550
58551
58552
58553
58554
58555
58556
58557
58558
58559
58560
58561
58562
58563
58564
58565
58566
58567
58568
58569
58570
58571
58572
58573
58574
58575
58576
58577
58578
58579
58580
58581
58582
58583
58584
58585
58586
58587
58588
58589
58590
58591
58592
58593
58594
58595
58596
58597
58598
58599
58600
58601
58602
58603
58604
58605
58606
58607
58608
58609
58610
58611
58612
58613
58614
58615
58616
58617
58618
58619
58620
58621
58622
58623
58624
58625
58626
58627
58628
58629
58630
58631
58632
58633
58634
58635
58636
58637
58638
58639
58640
58641
58642
58643
58644
58645
58646
58647
58648
58649
58650
58651
58652
58653
58654
58655
58656
58657
58658
58659
58660
58661
58662
58663
58664
58665
58666
58667
58668
58669
58670
58671
58672
58673
58674
58675
58676
58677
58678
58679
58680
58681
58682
58683
58684
58685
58686
58687
58688
58689
58690
58691
58692
58693
58694
58695
58696
58697
58698
58699
58700
58701
58702
58703
58704
58705
58706
58707
58708
58709
58710
58711
58712
58713
58714
58715
58716
58717
58718
58719
58720
58721
58722
58723
58724
58725
58726
58727
58728
58729
58730
58731
58732
58733
58734
58735
58736
58737
58738
58739
58740
58741
58742
58743
58744
58745
58746
58747
58748
58749
58750
58751
58752
58753
58754
58755
58756
58757
58758
58759
58760
58761
58762
58763
58764
58765
58766
58767
58768
58769
58770
58771
58772
58773
58774
58775
58776
58777
58778
58779
58780
58781
58782
58783
58784
58785
58786
58787
58788
58789
58790
58791
58792
58793
58794
58795
58796
58797
58798
58799
58800
58801
58802
58803
58804
58805
58806
58807
58808
58809
58810
58811
58812
58813
58814
58815
58816
58817
58818
58819
58820
58821
58822
58823
58824
58825
58826
58827
58828
58829
58830
58831
58832
58833
58834
58835
58836
58837
58838
58839
58840
58841
58842
58843
58844
58845
58846
58847
58848
58849
58850
58851
58852
58853
58854
58855
58856
58857
58858
58859
58860
58861
58862
58863
58864
58865
58866
58867
58868
58869
58870
58871
58872
58873
58874
58875
58876
58877
58878
58879
58880
58881
58882
58883
58884
58885
58886
58887
58888
58889
58890
58891
58892
58893
58894
58895
58896
58897
58898
58899
58900
58901
58902
58903
58904
58905
58906
58907
58908
58909
58910
58911
58912
58913
58914
58915
58916
58917
58918
58919
58920
58921
58922
58923
58924
58925
58926
58927
58928
58929
58930
58931
58932
58933
58934
58935
58936
58937
58938
58939
58940
58941
58942
58943
58944
58945
58946
58947
58948
58949
58950
58951
58952
58953
58954
58955
58956
58957
58958
58959
58960
58961
58962
58963
58964
58965
58966
58967
58968
58969
58970
58971
58972
58973
58974
58975
58976
58977
58978
58979
58980
58981
58982
58983
58984
58985
58986
58987
58988
58989
58990
58991
58992
58993
58994
58995
58996
58997
58998
58999
59000
59001
59002
59003
59004
59005
59006
59007
59008
59009
59010
59011
59012
59013
59014
59015
59016
59017
59018
59019
59020
59021
59022
59023
59024
59025
59026
59027
59028
59029
59030
59031
59032
59033
59034
59035
59036
59037
59038
59039
59040
59041
59042
59043
59044
59045
59046
59047
59048
59049
59050
59051
59052
59053
59054
59055
59056
59057
59058
59059
59060
59061
59062
59063
59064
59065
59066
59067
59068
59069
59070
59071
59072
59073
59074
59075
59076
59077
59078
59079
59080
59081
59082
59083
59084
59085
59086
59087
59088
59089
59090
59091
59092
59093
59094
59095
59096
59097
59098
59099
59100
59101
59102
59103
59104
59105
59106
59107
59108
59109
59110
59111
59112
59113
59114
59115
59116
59117
59118
59119
59120
59121
59122
59123
59124
59125
59126
59127
59128
59129
59130
59131
59132
59133
59134
59135
59136
59137
59138
59139
59140
59141
59142
59143
59144
59145
59146
59147
59148
59149
59150
59151
59152
59153
59154
59155
59156
59157
59158
59159
59160
59161
59162
59163
59164
59165
59166
59167
59168
59169
59170
59171
59172
59173
59174
59175
59176
59177
59178
59179
59180
59181
59182
59183
59184
59185
59186
59187
59188
59189
59190
59191
59192
59193
59194
59195
59196
59197
59198
59199
59200
59201
59202
59203
59204
59205
59206
59207
59208
59209
59210
59211
59212
59213
59214
59215
59216
59217
59218
59219
59220
59221
59222
59223
59224
59225
59226
59227
59228
59229
59230
59231
59232
59233
59234
59235
59236
59237
59238
59239
59240
59241
59242
59243
59244
59245
59246
59247
59248
59249
59250
59251
59252
59253
59254
59255
59256
59257
59258
59259
59260
59261
59262
59263
59264
59265
59266
59267
59268
59269
59270
59271
59272
59273
59274
59275
59276
59277
59278
59279
59280
59281
59282
59283
59284
59285
59286
59287
59288
59289
59290
59291
59292
59293
59294
59295
59296
59297
59298
59299
59300
59301
59302
59303
59304
59305
59306
59307
59308
59309
59310
59311
59312
59313
59314
59315
59316
59317
59318
59319
59320
59321
59322
59323
59324
59325
59326
59327
59328
59329
59330
59331
59332
59333
59334
59335
59336
59337
59338
59339
59340
59341
59342
59343
59344
59345
59346
59347
59348
59349
59350
59351
59352
59353
59354
59355
59356
59357
59358
59359
59360
59361
59362
59363
59364
59365
59366
59367
59368
59369
59370
59371
59372
59373
59374
59375
59376
59377
59378
59379
59380
59381
59382
59383
59384
59385
59386
59387
59388
59389
59390
59391
59392
59393
59394
59395
59396
59397
59398
59399
59400
59401
59402
59403
59404
59405
59406
59407
59408
59409
59410
59411
59412
59413
59414
59415
59416
59417
59418
59419
59420
59421
59422
59423
59424
59425
59426
59427
59428
59429
59430
59431
59432
59433
59434
59435
59436
59437
59438
59439
59440
59441
59442
59443
59444
59445
59446
59447
59448
59449
59450
59451
59452
59453
59454
59455
59456
59457
59458
59459
59460
59461
59462
59463
59464
59465
59466
59467
59468
59469
59470
59471
59472
59473
59474
59475
59476
59477
59478
59479
59480
59481
59482
59483
59484
59485
59486
59487
59488
59489
59490
59491
59492
59493
59494
59495
59496
59497
59498
59499
59500
59501
59502
59503
59504
59505
59506
59507
59508
59509
59510
59511
59512
59513
59514
59515
59516
59517
59518
59519
59520
59521
59522
59523
59524
59525
59526
59527
59528
59529
59530
59531
59532
59533
59534
59535
59536
59537
59538
59539
59540
59541
59542
59543
59544
59545
59546
59547
59548
59549
59550
59551
59552
59553
59554
59555
59556
59557
59558
59559
59560
59561
59562
59563
59564
59565
59566
59567
59568
59569
59570
59571
59572
59573
59574
59575
59576
59577
59578
59579
59580
59581
59582
59583
59584
59585
59586
59587
59588
59589
59590
59591
59592
59593
59594
59595
59596
59597
59598
59599
59600
59601
59602
59603
59604
59605
59606
59607
59608
59609
59610
59611
59612
59613
59614
59615
59616
59617
59618
59619
59620
59621
59622
59623
59624
59625
59626
59627
59628
59629
59630
59631
59632
59633
59634
59635
59636
59637
59638
59639
59640
59641
59642
59643
59644
59645
59646
59647
59648
59649
59650
59651
59652
59653
59654
59655
59656
59657
59658
59659
59660
59661
59662
59663
59664
59665
59666
59667
59668
59669
59670
59671
59672
59673
59674
59675
59676
59677
59678
59679
59680
59681
59682
59683
59684
59685
59686
59687
59688
59689
59690
59691
59692
59693
59694
59695
59696
59697
59698
59699
59700
59701
59702
59703
59704
59705
59706
59707
59708
59709
59710
59711
59712
59713
59714
59715
59716
59717
59718
59719
59720
59721
59722
59723
59724
59725
59726
59727
59728
59729
59730
59731
59732
59733
59734
59735
59736
59737
59738
59739
59740
59741
59742
59743
59744
59745
59746
59747
59748
59749
59750
59751
59752
59753
59754
59755
59756
59757
59758
59759
59760
59761
59762
59763
59764
59765
59766
59767
59768
59769
59770
59771
59772
59773
59774
59775
59776
59777
59778
59779
59780
59781
59782
59783
59784
59785
59786
59787
59788
59789
59790
59791
59792
59793
59794
59795
59796
59797
59798
59799
59800
59801
59802
59803
59804
59805
59806
59807
59808
59809
59810
59811
59812
59813
59814
59815
59816
59817
59818
59819
59820
59821
59822
59823
59824
59825
59826
59827
59828
59829
59830
59831
59832
59833
59834
59835
59836
59837
59838
59839
59840
59841
59842
59843
59844
59845
59846
59847
59848
59849
59850
59851
59852
59853
59854
59855
59856
59857
59858
59859
59860
59861
59862
59863
59864
59865
59866
59867
59868
59869
59870
59871
59872
59873
59874
59875
59876
59877
59878
59879
59880
59881
59882
59883
59884
59885
59886
59887
59888
59889
59890
59891
59892
59893
59894
59895
59896
59897
59898
59899
59900
59901
59902
59903
59904
59905
59906
59907
59908
59909
59910
59911
59912
59913
59914
59915
59916
59917
59918
59919
59920
59921
59922
59923
59924
59925
59926
59927
59928
59929
59930
59931
59932
59933
59934
59935
59936
59937
59938
59939
59940
59941
59942
59943
59944
59945
59946
59947
59948
59949
59950
59951
59952
59953
59954
59955
59956
59957
59958
59959
59960
59961
59962
59963
59964
59965
59966
59967
59968
59969
59970
59971
59972
59973
59974
59975
59976
59977
59978
59979
59980
59981
59982
59983
59984
59985
59986
59987
59988
59989
59990
59991
59992
59993
59994
59995
59996
59997
59998
59999
60000
60001
60002
60003
60004
60005
60006
60007
60008
60009
60010
60011
60012
60013
60014
60015
60016
60017
60018
60019
60020
60021
60022
60023
60024
60025
60026
60027
60028
60029
60030
60031
60032
60033
60034
60035
60036
60037
60038
60039
60040
60041
60042
60043
60044
60045
60046
60047
60048
60049
60050
60051
60052
60053
60054
60055
60056
60057
60058
60059
60060
60061
60062
60063
60064
60065
60066
60067
60068
60069
60070
60071
60072
60073
60074
60075
60076
60077
60078
60079
60080
60081
60082
60083
60084
60085
60086
60087
60088
60089
60090
60091
60092
60093
60094
60095
60096
60097
60098
60099
60100
60101
60102
60103
60104
60105
60106
60107
60108
60109
60110
60111
60112
60113
60114
60115
60116
60117
60118
60119
60120
60121
60122
60123
60124
60125
60126
60127
60128
60129
60130
60131
60132
60133
60134
60135
60136
60137
60138
60139
60140
60141
60142
60143
60144
60145
60146
60147
60148
60149
60150
60151
60152
60153
60154
60155
60156
60157
60158
60159
60160
60161
60162
60163
60164
60165
60166
60167
60168
60169
60170
60171
60172
60173
60174
60175
60176
60177
60178
60179
60180
60181
60182
60183
60184
60185
60186
60187
60188
60189
60190
60191
60192
60193
60194
60195
60196
60197
60198
60199
60200
60201
60202
60203
60204
60205
60206
60207
60208
60209
60210
60211
60212
60213
60214
60215
60216
60217
60218
60219
60220
60221
60222
60223
60224
60225
60226
60227
60228
60229
60230
60231
60232
60233
60234
60235
60236
60237
60238
60239
60240
60241
60242
60243
60244
60245
60246
60247
60248
60249
60250
60251
60252
60253
60254
60255
60256
60257
60258
60259
60260
60261
60262
60263
60264
60265
60266
60267
60268
60269
60270
60271
60272
60273
60274
60275
60276
60277
60278
60279
60280
60281
60282
60283
60284
60285
60286
60287
60288
60289
60290
60291
60292
60293
60294
60295
60296
60297
60298
60299
60300
60301
60302
60303
60304
60305
60306
60307
60308
60309
60310
60311
60312
60313
60314
60315
60316
60317
60318
60319
60320
60321
60322
60323
60324
60325
60326
60327
60328
60329
60330
60331
60332
60333
60334
60335
60336
60337
60338
60339
60340
60341
60342
60343
60344
60345
60346
60347
60348
60349
60350
60351
60352
60353
60354
60355
60356
60357
60358
60359
60360
60361
60362
60363
60364
60365
60366
60367
60368
60369
60370
60371
60372
60373
60374
60375
60376
60377
60378
60379
60380
60381
60382
60383
60384
60385
60386
60387
60388
60389
60390
60391
60392
60393
60394
60395
60396
60397
60398
60399
60400
60401
60402
60403
60404
60405
60406
60407
60408
60409
60410
60411
60412
60413
60414
60415
60416
60417
60418
60419
60420
60421
60422
60423
60424
60425
60426
60427
60428
60429
60430
60431
60432
60433
60434
60435
60436
60437
60438
60439
60440
60441
60442
60443
60444
60445
60446
60447
60448
60449
60450
60451
60452
60453
60454
60455
60456
60457
60458
60459
60460
60461
60462
60463
60464
60465
60466
60467
60468
60469
60470
60471
60472
60473
60474
60475
60476
60477
60478
60479
60480
60481
60482
60483
60484
60485
60486
60487
60488
60489
60490
60491
60492
60493
60494
60495
60496
60497
60498
60499
60500
60501
60502
60503
60504
60505
60506
60507
60508
60509
60510
60511
60512
60513
60514
60515
60516
60517
60518
60519
60520
60521
60522
60523
60524
60525
60526
60527
60528
60529
60530
60531
60532
60533
60534
60535
60536
60537
60538
60539
60540
60541
60542
60543
60544
60545
60546
60547
60548
60549
60550
60551
60552
60553
60554
60555
60556
60557
60558
60559
60560
60561
60562
60563
60564
60565
60566
60567
60568
60569
60570
60571
60572
60573
60574
60575
60576
60577
60578
60579
60580
60581
60582
60583
60584
60585
60586
60587
60588
60589
60590
60591
60592
60593
60594
60595
60596
60597
60598
60599
60600
60601
60602
60603
60604
60605
60606
60607
60608
60609
60610
60611
60612
60613
60614
60615
60616
60617
60618
60619
60620
60621
60622
60623
60624
60625
60626
60627
60628
60629
60630
60631
60632
60633
60634
60635
60636
60637
60638
60639
60640
60641
60642
60643
60644
60645
60646
60647
60648
60649
60650
60651
60652
60653
60654
60655
60656
60657
60658
60659
60660
60661
60662
60663
60664
60665
60666
60667
60668
60669
60670
60671
60672
60673
60674
60675
60676
60677
60678
60679
60680
60681
60682
60683
60684
60685
60686
60687
60688
60689
60690
60691
60692
60693
60694
60695
60696
60697
60698
60699
60700
60701
60702
60703
60704
60705
60706
60707
60708
60709
60710
60711
60712
60713
60714
60715
60716
60717
60718
60719
60720
60721
60722
60723
60724
60725
60726
60727
60728
60729
60730
60731
60732
60733
60734
60735
60736
60737
60738
60739
60740
60741
60742
60743
60744
60745
60746
60747
60748
60749
60750
60751
60752
60753
60754
60755
60756
60757
60758
60759
60760
60761
60762
60763
60764
60765
60766
60767
60768
60769
60770
60771
60772
60773
60774
60775
60776
60777
60778
60779
60780
60781
60782
60783
60784
60785
60786
60787
60788
60789
60790
60791
60792
60793
60794
60795
60796
60797
60798
60799
60800
60801
60802
60803
60804
60805
60806
60807
60808
60809
60810
60811
60812
60813
60814
60815
60816
60817
60818
60819
60820
60821
60822
60823
60824
60825
60826
60827
60828
60829
60830
60831
60832
60833
60834
60835
60836
60837
60838
60839
60840
60841
60842
60843
60844
60845
60846
60847
60848
60849
60850
60851
60852
60853
60854
60855
60856
60857
60858
60859
60860
60861
60862
60863
60864
60865
60866
60867
60868
60869
60870
60871
60872
60873
60874
60875
60876
60877
60878
60879
60880
60881
60882
60883
60884
60885
60886
60887
60888
60889
60890
60891
60892
60893
60894
60895
60896
60897
60898
60899
60900
60901
60902
60903
60904
60905
60906
60907
60908
60909
60910
60911
60912
60913
60914
60915
60916
60917
60918
60919
60920
60921
60922
60923
60924
60925
60926
60927
60928
60929
60930
60931
60932
60933
60934
60935
60936
60937
60938
60939
60940
60941
60942
60943
60944
60945
60946
60947
60948
60949
60950
60951
60952
60953
60954
60955
60956
60957
60958
60959
60960
60961
60962
60963
60964
60965
60966
60967
60968
60969
60970
60971
60972
60973
60974
60975
60976
60977
60978
60979
60980
60981
60982
60983
60984
60985
60986
60987
60988
60989
60990
60991
60992
60993
60994
60995
60996
60997
60998
60999
61000
61001
61002
61003
61004
61005
61006
61007
61008
61009
61010
61011
61012
61013
61014
61015
61016
61017
61018
61019
61020
61021
61022
61023
61024
61025
61026
61027
61028
61029
61030
61031
61032
61033
61034
61035
61036
61037
61038
61039
61040
61041
61042
61043
61044
61045
61046
61047
61048
61049
61050
61051
61052
61053
61054
61055
61056
61057
61058
61059
61060
61061
61062
61063
61064
61065
61066
61067
61068
61069
61070
61071
61072
61073
61074
61075
61076
61077
61078
61079
61080
61081
61082
61083
61084
61085
61086
61087
61088
61089
61090
61091
61092
61093
61094
61095
61096
61097
61098
61099
61100
61101
61102
61103
61104
61105
61106
61107
61108
61109
61110
61111
61112
61113
61114
61115
61116
61117
61118
61119
61120
61121
61122
61123
61124
61125
61126
61127
61128
61129
61130
61131
61132
61133
61134
61135
61136
61137
61138
61139
61140
61141
61142
61143
61144
61145
61146
61147
61148
61149
61150
61151
61152
61153
61154
61155
61156
61157
61158
61159
61160
61161
61162
61163
61164
61165
61166
61167
61168
61169
61170
61171
61172
61173
61174
61175
61176
61177
61178
61179
61180
61181
61182
61183
61184
61185
61186
61187
61188
61189
61190
61191
61192
61193
61194
61195
61196
61197
61198
61199
61200
61201
61202
61203
61204
61205
61206
61207
61208
61209
61210
61211
61212
61213
61214
61215
61216
61217
61218
61219
61220
61221
61222
61223
61224
61225
61226
61227
61228
61229
61230
61231
61232
61233
61234
61235
61236
61237
61238
61239
61240
61241
61242
61243
61244
61245
61246
61247
61248
61249
61250
61251
61252
61253
61254
61255
61256
61257
61258
61259
61260
61261
61262
61263
61264
61265
61266
61267
61268
61269
61270
61271
61272
61273
61274
61275
61276
61277
61278
61279
61280
61281
61282
61283
61284
61285
61286
61287
61288
61289
61290
61291
61292
61293
61294
61295
61296
61297
61298
61299
61300
61301
61302
61303
61304
61305
61306
61307
61308
61309
61310
61311
61312
61313
61314
61315
61316
61317
61318
61319
61320
61321
61322
61323
61324
61325
61326
61327
61328
61329
61330
61331
61332
61333
61334
61335
61336
61337
61338
61339
61340
61341
61342
61343
61344
61345
61346
61347
61348
61349
61350
61351
61352
61353
61354
61355
61356
61357
61358
61359
61360
61361
61362
61363
61364
61365
61366
61367
61368
61369
61370
61371
61372
61373
61374
61375
61376
61377
61378
61379
61380
61381
61382
61383
61384
61385
61386
61387
61388
61389
61390
61391
61392
61393
61394
61395
61396
61397
61398
61399
61400
61401
61402
61403
61404
61405
61406
61407
61408
61409
61410
61411
61412
61413
61414
61415
61416
61417
61418
61419
61420
61421
61422
61423
61424
61425
61426
61427
61428
61429
61430
61431
61432
61433
61434
61435
61436
61437
61438
61439
61440
61441
61442
61443
61444
61445
61446
61447
61448
61449
61450
61451
61452
61453
61454
61455
61456
61457
61458
61459
61460
61461
61462
61463
61464
61465
61466
61467
61468
61469
61470
61471
61472
61473
61474
61475
61476
61477
61478
61479
61480
61481
61482
61483
61484
61485
61486
61487
61488
61489
61490
61491
61492
61493
61494
61495
61496
61497
61498
61499
61500
61501
61502
61503
61504
61505
61506
61507
61508
61509
61510
61511
61512
61513
61514
61515
61516
61517
61518
61519
61520
61521
61522
61523
61524
61525
61526
61527
61528
61529
61530
61531
61532
61533
61534
61535
61536
61537
61538
61539
61540
61541
61542
61543
61544
61545
61546
61547
61548
61549
61550
61551
61552
61553
61554
61555
61556
61557
61558
61559
61560
61561
61562
61563
61564
61565
61566
61567
61568
61569
61570
61571
61572
61573
61574
61575
61576
61577
61578
61579
61580
61581
61582
61583
61584
61585
61586
61587
61588
61589
61590
61591
61592
61593
61594
61595
61596
61597
61598
61599
61600
61601
61602
61603
61604
61605
61606
61607
61608
61609
61610
61611
61612
61613
61614
61615
61616
61617
61618
61619
61620
61621
61622
61623
61624
61625
61626
61627
61628
61629
61630
61631
61632
61633
61634
61635
61636
61637
61638
61639
61640
61641
61642
61643
61644
61645
61646
61647
61648
61649
61650
61651
61652
61653
61654
61655
61656
61657
61658
61659
61660
61661
61662
61663
61664
61665
61666
61667
61668
61669
61670
61671
61672
61673
61674
61675
61676
61677
61678
61679
61680
61681
61682
61683
61684
61685
61686
61687
61688
61689
61690
61691
61692
61693
61694
61695
61696
61697
61698
61699
61700
61701
61702
61703
61704
61705
61706
61707
61708
61709
61710
61711
61712
61713
61714
61715
61716
61717
61718
61719
61720
61721
61722
61723
61724
61725
61726
61727
61728
61729
61730
61731
61732
61733
61734
61735
61736
61737
61738
61739
61740
61741
61742
61743
61744
61745
61746
61747
61748
61749
61750
61751
61752
61753
61754
61755
61756
61757
61758
61759
61760
61761
61762
61763
61764
61765
61766
61767
61768
61769
61770
61771
61772
61773
61774
61775
61776
61777
61778
61779
61780
61781
61782
61783
61784
61785
61786
61787
61788
61789
61790
61791
61792
61793
61794
61795
61796
61797
61798
61799
61800
61801
61802
61803
61804
61805
61806
61807
61808
61809
61810
61811
61812
61813
61814
61815
61816
61817
61818
61819
61820
61821
61822
61823
61824
61825
61826
61827
61828
61829
61830
61831
61832
61833
61834
61835
61836
61837
61838
61839
61840
61841
61842
61843
61844
61845
61846
61847
61848
61849
61850
61851
61852
61853
61854
61855
61856
61857
61858
61859
61860
61861
61862
61863
61864
61865
61866
61867
61868
61869
61870
61871
61872
61873
61874
61875
61876
61877
61878
61879
61880
61881
61882
61883
61884
61885
61886
61887
61888
61889
61890
61891
61892
61893
61894
61895
61896
61897
61898
61899
61900
61901
61902
61903
61904
61905
61906
61907
61908
61909
61910
61911
61912
61913
61914
61915
61916
61917
61918
61919
61920
61921
61922
61923
61924
61925
61926
61927
61928
61929
61930
61931
61932
61933
61934
61935
61936
61937
61938
61939
61940
61941
61942
61943
61944
61945
61946
61947
61948
61949
61950
61951
61952
61953
61954
61955
61956
61957
61958
61959
61960
61961
61962
61963
61964
61965
61966
61967
61968
61969
61970
61971
61972
61973
61974
61975
61976
61977
61978
61979
61980
61981
61982
61983
61984
61985
61986
61987
61988
61989
61990
61991
61992
61993
61994
61995
61996
61997
61998
61999
62000
62001
62002
62003
62004
62005
62006
62007
62008
62009
62010
62011
62012
62013
62014
62015
62016
62017
62018
62019
62020
62021
62022
62023
62024
62025
62026
62027
62028
62029
62030
62031
62032
62033
62034
62035
62036
62037
62038
62039
62040
62041
62042
62043
62044
62045
62046
62047
62048
62049
62050
62051
62052
62053
62054
62055
62056
62057
62058
62059
62060
62061
62062
62063
62064
62065
62066
62067
62068
62069
62070
62071
62072
62073
62074
62075
62076
62077
62078
62079
62080
62081
62082
62083
62084
62085
62086
62087
62088
62089
62090
62091
62092
62093
62094
62095
62096
62097
62098
62099
62100
62101
62102
62103
62104
62105
62106
62107
62108
62109
62110
62111
62112
62113
62114
62115
62116
62117
62118
62119
62120
62121
62122
62123
62124
62125
62126
62127
62128
62129
62130
62131
62132
62133
62134
62135
62136
62137
62138
62139
62140
62141
62142
62143
62144
62145
62146
62147
62148
62149
62150
62151
62152
62153
62154
62155
62156
62157
62158
62159
62160
62161
62162
62163
62164
62165
62166
62167
62168
62169
62170
62171
62172
62173
62174
62175
62176
62177
62178
62179
62180
62181
62182
62183
62184
62185
62186
62187
62188
62189
62190
62191
62192
62193
62194
62195
62196
62197
62198
62199
62200
62201
62202
62203
62204
62205
62206
62207
62208
62209
62210
62211
62212
62213
62214
62215
62216
62217
62218
62219
62220
62221
62222
62223
62224
62225
62226
62227
62228
62229
62230
62231
62232
62233
62234
62235
62236
62237
62238
62239
62240
62241
62242
62243
62244
62245
62246
62247
62248
62249
62250
62251
62252
62253
62254
62255
62256
62257
62258
62259
62260
62261
62262
62263
62264
62265
62266
62267
62268
62269
62270
62271
62272
62273
62274
62275
62276
62277
62278
62279
62280
62281
62282
62283
62284
62285
62286
62287
62288
62289
62290
62291
62292
62293
62294
62295
62296
62297
62298
62299
62300
62301
62302
62303
62304
62305
62306
62307
62308
62309
62310
62311
62312
62313
62314
62315
62316
62317
62318
62319
62320
62321
62322
62323
62324
62325
62326
62327
62328
62329
62330
62331
62332
62333
62334
62335
62336
62337
62338
62339
62340
62341
62342
62343
62344
62345
62346
62347
62348
62349
62350
62351
62352
62353
62354
62355
62356
62357
62358
62359
62360
62361
62362
62363
62364
62365
62366
62367
62368
62369
62370
62371
62372
62373
62374
62375
62376
62377
62378
62379
62380
62381
62382
62383
62384
62385
62386
62387
62388
62389
62390
62391
62392
62393
62394
62395
62396
62397
62398
62399
62400
62401
62402
62403
62404
62405
62406
62407
62408
62409
62410
62411
62412
62413
62414
62415
62416
62417
62418
62419
62420
62421
62422
62423
62424
62425
62426
62427
62428
62429
62430
62431
62432
62433
62434
62435
62436
62437
62438
62439
62440
62441
62442
62443
62444
62445
62446
62447
62448
62449
62450
62451
62452
62453
62454
62455
62456
62457
62458
62459
62460
62461
62462
62463
62464
62465
62466
62467
62468
62469
62470
62471
62472
62473
62474
62475
62476
62477
62478
62479
62480
62481
62482
62483
62484
62485
62486
62487
62488
62489
62490
62491
62492
62493
62494
62495
62496
62497
62498
62499
62500
62501
62502
62503
62504
62505
62506
62507
62508
62509
62510
62511
62512
62513
62514
62515
62516
62517
62518
62519
62520
62521
62522
62523
62524
62525
62526
62527
62528
62529
62530
62531
62532
62533
62534
62535
62536
62537
62538
62539
62540
62541
62542
62543
62544
62545
62546
62547
62548
62549
62550
62551
62552
62553
62554
62555
62556
62557
62558
62559
62560
62561
62562
62563
62564
62565
62566
62567
62568
62569
62570
62571
62572
62573
62574
62575
62576
62577
62578
62579
62580
62581
62582
62583
62584
62585
62586
62587
62588
62589
62590
62591
62592
62593
62594
62595
62596
62597
62598
62599
62600
62601
62602
62603
62604
62605
62606
62607
62608
62609
62610
62611
62612
62613
62614
62615
62616
62617
62618
62619
62620
62621
62622
62623
62624
62625
62626
62627
62628
62629
62630
62631
62632
62633
62634
62635
62636
62637
62638
62639
62640
62641
62642
62643
62644
62645
62646
62647
62648
62649
62650
62651
62652
62653
62654
62655
62656
62657
62658
62659
62660
62661
62662
62663
62664
62665
62666
62667
62668
62669
62670
62671
62672
62673
62674
62675
62676
62677
62678
62679
62680
62681
62682
62683
62684
62685
62686
62687
62688
62689
62690
62691
62692
62693
62694
62695
62696
62697
62698
62699
62700
62701
62702
62703
62704
62705
62706
62707
62708
62709
62710
62711
62712
62713
62714
62715
62716
62717
62718
62719
62720
62721
62722
62723
62724
62725
62726
62727
62728
62729
62730
62731
62732
62733
62734
62735
62736
62737
62738
62739
62740
62741
62742
62743
62744
62745
62746
62747
62748
62749
62750
62751
62752
62753
62754
62755
62756
62757
62758
62759
62760
62761
62762
62763
62764
62765
62766
62767
62768
62769
62770
62771
62772
62773
62774
62775
62776
62777
62778
62779
62780
62781
62782
62783
62784
62785
62786
62787
62788
62789
62790
62791
62792
62793
62794
62795
62796
62797
62798
62799
62800
62801
62802
62803
62804
62805
62806
62807
62808
62809
62810
62811
62812
62813
62814
62815
62816
62817
62818
62819
62820
62821
62822
62823
62824
62825
62826
62827
62828
62829
62830
62831
62832
62833
62834
62835
62836
62837
62838
62839
62840
62841
62842
62843
62844
62845
62846
62847
62848
62849
62850
62851
62852
62853
62854
62855
62856
62857
62858
62859
62860
62861
62862
62863
62864
62865
62866
62867
62868
62869
62870
62871
62872
62873
|
/* This file is automatically generated --- changes will be lost */
/* Generation Date : Fri Oct 28 19:22:40 IST 2016 */
/* Directory name: t4_reg.txt, Changeset: */
/* Directory name: t5_reg.txt, Changeset: 6938:9111c5bdce6e */
/* Directory name: t6_reg.txt, Changeset: 4252:437fb8972e44 */
#define MYPF_BASE 0x1b000
#define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr))
#define PF0_BASE 0x1e000
#define PF0_REG(reg_addr) (PF0_BASE + (reg_addr))
#define PF1_BASE 0x1e400
#define PF1_REG(reg_addr) (PF1_BASE + (reg_addr))
#define PF2_BASE 0x1e800
#define PF2_REG(reg_addr) (PF2_BASE + (reg_addr))
#define PF3_BASE 0x1ec00
#define PF3_REG(reg_addr) (PF3_BASE + (reg_addr))
#define PF4_BASE 0x1f000
#define PF4_REG(reg_addr) (PF4_BASE + (reg_addr))
#define PF5_BASE 0x1f400
#define PF5_REG(reg_addr) (PF5_BASE + (reg_addr))
#define PF6_BASE 0x1f800
#define PF6_REG(reg_addr) (PF6_BASE + (reg_addr))
#define PF7_BASE 0x1fc00
#define PF7_REG(reg_addr) (PF7_BASE + (reg_addr))
#define PF_STRIDE 0x400
#define PF_BASE(idx) (PF0_BASE + (idx) * PF_STRIDE)
#define PF_REG(idx, reg) (PF_BASE(idx) + (reg))
#define VF_SGE_BASE 0x0
#define VF_SGE_REG(reg_addr) (VF_SGE_BASE + (reg_addr))
#define VF_MPS_BASE 0x100
#define VF_MPS_REG(reg_addr) (VF_MPS_BASE + (reg_addr))
#define VF_PL_BASE 0x200
#define VF_PL_REG(reg_addr) (VF_PL_BASE + (reg_addr))
#define VF_MBDATA_BASE 0x240
#define VF_MBDATA_REG(reg_addr) (VF_MBDATA_BASE + (reg_addr))
#define VF_CIM_BASE 0x300
#define VF_CIM_REG(reg_addr) (VF_CIM_BASE + (reg_addr))
#define MYPORT_BASE 0x1c000
#define MYPORT_REG(reg_addr) (MYPORT_BASE + (reg_addr))
#define PORT0_BASE 0x20000
#define PORT0_REG(reg_addr) (PORT0_BASE + (reg_addr))
#define PORT1_BASE 0x22000
#define PORT1_REG(reg_addr) (PORT1_BASE + (reg_addr))
#define PORT2_BASE 0x24000
#define PORT2_REG(reg_addr) (PORT2_BASE + (reg_addr))
#define PORT3_BASE 0x26000
#define PORT3_REG(reg_addr) (PORT3_BASE + (reg_addr))
#define PORT_STRIDE 0x2000
#define PORT_BASE(idx) (PORT0_BASE + (idx) * PORT_STRIDE)
#define PORT_REG(idx, reg) (PORT_BASE(idx) + (reg))
#define SGE_QUEUE_BASE_MAP_HIGH(idx) (A_SGE_QUEUE_BASE_MAP_HIGH + (idx) * 8)
#define NUM_SGE_QUEUE_BASE_MAP_HIGH_INSTANCES 136
#define SGE_QUEUE_BASE_MAP_LOW(idx) (A_SGE_QUEUE_BASE_MAP_LOW + (idx) * 8)
#define NUM_SGE_QUEUE_BASE_MAP_LOW_INSTANCES 136
#define PCIE_DMA_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_DMA_INSTANCES 4
#define PCIE_CMD_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_CMD_INSTANCES 2
#define PCIE_HMA_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_HMA_INSTANCES 1
#define PCIE_MEM_ACCESS_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_MEM_ACCESS_INSTANCES 8
#define PCIE_MAILBOX_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_MAILBOX_INSTANCES 1
#define PCIE_FW_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_PCIE_FW_INSTANCES 8
#define PCIE_FUNC_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_FUNC_INSTANCES 256
#define PCIE_FID(idx) (A_PCIE_FID + (idx) * 4)
#define NUM_PCIE_FID_INSTANCES 2048
#define PCIE_DMA_BUF_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_DMA_BUF_INSTANCES 4
#define MC_DDR3PHYDATX8_REG(reg_addr, idx) ((reg_addr) + (idx) * 256)
#define NUM_MC_DDR3PHYDATX8_INSTANCES 9
#define MC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_MC_BIST_STATUS_INSTANCES 18
#define EDC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_EDC_BIST_STATUS_INSTANCES 18
#define CIM_PF_MAILBOX_DATA(idx) (A_CIM_PF_MAILBOX_DATA + (idx) * 4)
#define NUM_CIM_PF_MAILBOX_DATA_INSTANCES 16
#define MPS_TRC_FILTER_MATCH_CTL_A(idx) (A_MPS_TRC_FILTER_MATCH_CTL_A + (idx) * 4)
#define NUM_MPS_TRC_FILTER_MATCH_CTL_A_INSTANCES 4
#define MPS_TRC_FILTER_MATCH_CTL_B(idx) (A_MPS_TRC_FILTER_MATCH_CTL_B + (idx) * 4)
#define NUM_MPS_TRC_FILTER_MATCH_CTL_B_INSTANCES 4
#define MPS_TRC_FILTER_RUNT_CTL(idx) (A_MPS_TRC_FILTER_RUNT_CTL + (idx) * 4)
#define NUM_MPS_TRC_FILTER_RUNT_CTL_INSTANCES 4
#define MPS_TRC_FILTER_DROP(idx) (A_MPS_TRC_FILTER_DROP + (idx) * 4)
#define NUM_MPS_TRC_FILTER_DROP_INSTANCES 4
#define MPS_TRC_FILTER0_MATCH(idx) (A_MPS_TRC_FILTER0_MATCH + (idx) * 4)
#define NUM_MPS_TRC_FILTER0_MATCH_INSTANCES 28
#define MPS_TRC_FILTER0_DONT_CARE(idx) (A_MPS_TRC_FILTER0_DONT_CARE + (idx) * 4)
#define NUM_MPS_TRC_FILTER0_DONT_CARE_INSTANCES 28
#define MPS_TRC_FILTER1_MATCH(idx) (A_MPS_TRC_FILTER1_MATCH + (idx) * 4)
#define NUM_MPS_TRC_FILTER1_MATCH_INSTANCES 28
#define MPS_TRC_FILTER1_DONT_CARE(idx) (A_MPS_TRC_FILTER1_DONT_CARE + (idx) * 4)
#define NUM_MPS_TRC_FILTER1_DONT_CARE_INSTANCES 28
#define MPS_TRC_FILTER2_MATCH(idx) (A_MPS_TRC_FILTER2_MATCH + (idx) * 4)
#define NUM_MPS_TRC_FILTER2_MATCH_INSTANCES 28
#define MPS_TRC_FILTER2_DONT_CARE(idx) (A_MPS_TRC_FILTER2_DONT_CARE + (idx) * 4)
#define NUM_MPS_TRC_FILTER2_DONT_CARE_INSTANCES 28
#define MPS_TRC_FILTER3_MATCH(idx) (A_MPS_TRC_FILTER3_MATCH + (idx) * 4)
#define NUM_MPS_TRC_FILTER3_MATCH_INSTANCES 28
#define MPS_TRC_FILTER3_DONT_CARE(idx) (A_MPS_TRC_FILTER3_DONT_CARE + (idx) * 4)
#define NUM_MPS_TRC_FILTER3_DONT_CARE_INSTANCES 28
#define MPS_PORT_CLS_HASH_SRAM(idx) (A_MPS_PORT_CLS_HASH_SRAM + (idx) * 4)
#define NUM_MPS_PORT_CLS_HASH_SRAM_INSTANCES 65
#define MPS_CLS_VLAN_TABLE(idx) (A_MPS_CLS_VLAN_TABLE + (idx) * 4)
#define NUM_MPS_CLS_VLAN_TABLE_INSTANCES 9
#define MPS_CLS_SRAM_L(idx) (A_MPS_CLS_SRAM_L + (idx) * 8)
#define NUM_MPS_CLS_SRAM_L_INSTANCES 336
#define MPS_CLS_SRAM_H(idx) (A_MPS_CLS_SRAM_H + (idx) * 8)
#define NUM_MPS_CLS_SRAM_H_INSTANCES 336
#define MPS_CLS_TCAM_Y_L(idx) (A_MPS_CLS_TCAM_Y_L + (idx) * 16)
#define NUM_MPS_CLS_TCAM_Y_L_INSTANCES 512
#define MPS_CLS_TCAM_Y_H(idx) (A_MPS_CLS_TCAM_Y_H + (idx) * 16)
#define NUM_MPS_CLS_TCAM_Y_H_INSTANCES 512
#define MPS_CLS_TCAM_X_L(idx) (A_MPS_CLS_TCAM_X_L + (idx) * 16)
#define NUM_MPS_CLS_TCAM_X_L_INSTANCES 512
#define MPS_CLS_TCAM_X_H(idx) (A_MPS_CLS_TCAM_X_H + (idx) * 16)
#define NUM_MPS_CLS_TCAM_X_H_INSTANCES 512
#define PL_SEMAPHORE_LOCK(idx) (A_PL_SEMAPHORE_LOCK + (idx) * 4)
#define NUM_PL_SEMAPHORE_LOCK_INSTANCES 8
#define PL_VF_SLICE_L(idx) (A_PL_VF_SLICE_L + (idx) * 8)
#define NUM_PL_VF_SLICE_L_INSTANCES 8
#define PL_VF_SLICE_H(idx) (A_PL_VF_SLICE_H + (idx) * 8)
#define NUM_PL_VF_SLICE_H_INSTANCES 8
#define PL_FLR_VF_STATUS(idx) (A_PL_FLR_VF_STATUS + (idx) * 4)
#define NUM_PL_FLR_VF_STATUS_INSTANCES 4
#define PL_VFID_MAP(idx) (A_PL_VFID_MAP + (idx) * 4)
#define NUM_PL_VFID_MAP_INSTANCES 256
#define LE_DB_MASK_IPV4(idx) (A_LE_DB_MASK_IPV4 + (idx) * 4)
#define NUM_LE_DB_MASK_IPV4_INSTANCES 17
#define LE_DB_MASK_IPV6(idx) (A_LE_DB_MASK_IPV6 + (idx) * 4)
#define NUM_LE_DB_MASK_IPV6_INSTANCES 17
#define LE_DB_DBGI_REQ_DATA(idx) (A_LE_DB_DBGI_REQ_DATA + (idx) * 4)
#define NUM_LE_DB_DBGI_REQ_DATA_INSTANCES 17
#define LE_DB_DBGI_REQ_MASK(idx) (A_LE_DB_DBGI_REQ_MASK + (idx) * 4)
#define NUM_LE_DB_DBGI_REQ_MASK_INSTANCES 17
#define LE_DB_DBGI_RSP_DATA(idx) (A_LE_DB_DBGI_RSP_DATA + (idx) * 4)
#define NUM_LE_DB_DBGI_RSP_DATA_INSTANCES 17
#define LE_DB_ACTIVE_MASK_IPV4(idx) (A_LE_DB_ACTIVE_MASK_IPV4 + (idx) * 4)
#define NUM_LE_DB_ACTIVE_MASK_IPV4_INSTANCES 17
#define LE_DB_ACTIVE_MASK_IPV6(idx) (A_LE_DB_ACTIVE_MASK_IPV6 + (idx) * 4)
#define NUM_LE_DB_ACTIVE_MASK_IPV6_INSTANCES 17
#define LE_HASH_MASK_GEN_IPV4(idx) (A_LE_HASH_MASK_GEN_IPV4 + (idx) * 4)
#define NUM_LE_HASH_MASK_GEN_IPV4_INSTANCES 4
#define LE_HASH_MASK_GEN_IPV6(idx) (A_LE_HASH_MASK_GEN_IPV6 + (idx) * 4)
#define NUM_LE_HASH_MASK_GEN_IPV6_INSTANCES 12
#define LE_HASH_MASK_CMP_IPV4(idx) (A_LE_HASH_MASK_CMP_IPV4 + (idx) * 4)
#define NUM_LE_HASH_MASK_CMP_IPV4_INSTANCES 4
#define LE_HASH_MASK_CMP_IPV6(idx) (A_LE_HASH_MASK_CMP_IPV6 + (idx) * 4)
#define NUM_LE_HASH_MASK_CMP_IPV6_INSTANCES 12
#define UP_TSCH_CHANNEL_REG(reg_addr, idx) ((reg_addr) + (idx) * 16)
#define NUM_UP_TSCH_CHANNEL_INSTANCES 4
#define CIM_CTL_MAILBOX_VF_STATUS(idx) (A_CIM_CTL_MAILBOX_VF_STATUS + (idx) * 4)
#define NUM_CIM_CTL_MAILBOX_VF_STATUS_INSTANCES 4
#define CIM_CTL_MAILBOX_VFN_CTL(idx) (A_CIM_CTL_MAILBOX_VFN_CTL + (idx) * 16)
#define NUM_CIM_CTL_MAILBOX_VFN_CTL_INSTANCES 128
#define CIM_CTL_TSCH_CHANNEL_REG(reg_addr, idx) ((reg_addr) + (idx) * 288)
#define NUM_CIM_CTL_TSCH_CHANNEL_INSTANCES 4
#define CIM_CTL_TSCH_CHANNEL_TSCH_CLASS_REG(reg_addr, idx) ((reg_addr) + (idx) * 16)
#define NUM_CIM_CTL_TSCH_CHANNEL_TSCH_CLASS_INSTANCES 16
#define T5_MYPORT_BASE 0x2c000
#define T5_MYPORT_REG(reg_addr) (T5_MYPORT_BASE + (reg_addr))
#define T5_PORT0_BASE 0x30000
#define T5_PORT0_REG(reg_addr) (T5_PORT0_BASE + (reg_addr))
#define T5_PORT1_BASE 0x34000
#define T5_PORT1_REG(reg_addr) (T5_PORT1_BASE + (reg_addr))
#define T5_PORT2_BASE 0x38000
#define T5_PORT2_REG(reg_addr) (T5_PORT2_BASE + (reg_addr))
#define T5_PORT3_BASE 0x3c000
#define T5_PORT3_REG(reg_addr) (T5_PORT3_BASE + (reg_addr))
#define T5_PORT_STRIDE 0x4000
#define T5_PORT_BASE(idx) (T5_PORT0_BASE + (idx) * T5_PORT_STRIDE)
#define T5_PORT_REG(idx, reg) (T5_PORT_BASE(idx) + (reg))
#define MC_STRIDE (MC_1_BASE_ADDR - MC_0_BASE_ADDR)
#define MC_REG(reg, idx) (reg + MC_STRIDE * idx)
#define PCIE_PF_INT_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_PF_INT_INSTANCES 8
#define PCIE_VF_INT_REG(reg_addr, idx) ((reg_addr) + (idx) * 8)
#define NUM_PCIE_VF_INT_INSTANCES 128
#define PCIE_FID_VFID(idx) (A_PCIE_FID_VFID + (idx) * 4)
#define NUM_PCIE_FID_VFID_INSTANCES 2048
#define PCIE_COOKIE_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_PCIE_COOKIE_INSTANCES 8
#define PCIE_T5_DMA_REG(reg_addr, idx) ((reg_addr) + (idx) * 16)
#define NUM_PCIE_T5_DMA_INSTANCES 4
#define PCIE_T5_CMD_REG(reg_addr, idx) ((reg_addr) + (idx) * 16)
#define NUM_PCIE_T5_CMD_INSTANCES 3
#define PCIE_T5_HMA_REG(reg_addr, idx) ((reg_addr) + (idx) * 16)
#define NUM_PCIE_T5_HMA_INSTANCES 1
#define PCIE_PHY_PRESET_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_PCIE_PHY_PRESET_INSTANCES 11
#define MPS_T5_CLS_SRAM_L(idx) (A_MPS_T5_CLS_SRAM_L + (idx) * 8)
#define NUM_MPS_T5_CLS_SRAM_L_INSTANCES 512
#define MPS_T5_CLS_SRAM_H(idx) (A_MPS_T5_CLS_SRAM_H + (idx) * 8)
#define NUM_MPS_T5_CLS_SRAM_H_INSTANCES 512
#define LE_T5_DB_MASK_IPV4(idx) (A_LE_T5_DB_MASK_IPV4 + (idx) * 4)
#define NUM_LE_T5_DB_MASK_IPV4_INSTANCES 5
#define LE_T5_DB_ACTIVE_MASK_IPV4(idx) (A_LE_T5_DB_ACTIVE_MASK_IPV4 + (idx) * 4)
#define NUM_LE_T5_DB_ACTIVE_MASK_IPV4_INSTANCES 5
#define LE_HASH_MASK_GEN_IPV4T5(idx) (A_LE_HASH_MASK_GEN_IPV4T5 + (idx) * 4)
#define NUM_LE_HASH_MASK_GEN_IPV4T5_INSTANCES 5
#define LE_HASH_MASK_GEN_IPV6T5(idx) (A_LE_HASH_MASK_GEN_IPV6T5 + (idx) * 4)
#define NUM_LE_HASH_MASK_GEN_IPV6T5_INSTANCES 12
#define LE_HASH_MASK_CMP_IPV4T5(idx) (A_LE_HASH_MASK_CMP_IPV4T5 + (idx) * 4)
#define NUM_LE_HASH_MASK_CMP_IPV4T5_INSTANCES 5
#define LE_HASH_MASK_CMP_IPV6T5(idx) (A_LE_HASH_MASK_CMP_IPV6T5 + (idx) * 4)
#define NUM_LE_HASH_MASK_CMP_IPV6T5_INSTANCES 12
#define LE_DB_SECOND_ACTIVE_MASK_IPV4(idx) (A_LE_DB_SECOND_ACTIVE_MASK_IPV4 + (idx) * 4)
#define NUM_LE_DB_SECOND_ACTIVE_MASK_IPV4_INSTANCES 5
#define LE_DB_SECOND_GEN_HASH_MASK_IPV4(idx) (A_LE_DB_SECOND_GEN_HASH_MASK_IPV4 + (idx) * 4)
#define NUM_LE_DB_SECOND_GEN_HASH_MASK_IPV4_INSTANCES 5
#define LE_DB_SECOND_CMP_HASH_MASK_IPV4(idx) (A_LE_DB_SECOND_CMP_HASH_MASK_IPV4 + (idx) * 4)
#define NUM_LE_DB_SECOND_CMP_HASH_MASK_IPV4_INSTANCES 5
#define MC_ADR_REG(reg_addr, idx) ((reg_addr) + (idx) * 512)
#define NUM_MC_ADR_INSTANCES 2
#define MC_DDRPHY_DP18_REG(reg_addr, idx) ((reg_addr) + (idx) * 512)
#define NUM_MC_DDRPHY_DP18_INSTANCES 5
#define MC_CE_ERR_DATA_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_MC_CE_ERR_DATA_INSTANCES 8
#define MC_CE_COR_DATA_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_MC_CE_COR_DATA_INSTANCES 8
#define MC_UE_ERR_DATA_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_MC_UE_ERR_DATA_INSTANCES 8
#define MC_UE_COR_DATA_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_MC_UE_COR_DATA_INSTANCES 8
#define MC_P_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_MC_P_BIST_STATUS_INSTANCES 18
#define EDC_H_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_EDC_H_BIST_STATUS_INSTANCES 18
#define EDC_H_ECC_ERR_DATA_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_EDC_H_ECC_ERR_DATA_INSTANCES 16
#define SGE_DEBUG1_DBP_THREAD(idx) (A_SGE_DEBUG1_DBP_THREAD + (idx) * 4)
#define NUM_SGE_DEBUG1_DBP_THREAD_INSTANCES 4
#define SGE_DEBUG0_DBP_THREAD(idx) (A_SGE_DEBUG0_DBP_THREAD + (idx) * 4)
#define NUM_SGE_DEBUG0_DBP_THREAD_INSTANCES 5
#define SGE_WC_EGRS_BAR2_OFF_PF(idx) (A_SGE_WC_EGRS_BAR2_OFF_PF + (idx) * 4)
#define NUM_SGE_WC_EGRS_BAR2_OFF_PF_INSTANCES 8
#define SGE_WC_EGRS_BAR2_OFF_VF(idx) (A_SGE_WC_EGRS_BAR2_OFF_VF + (idx) * 4)
#define NUM_SGE_WC_EGRS_BAR2_OFF_VF_INSTANCES 8
#define PCIE_T6_DMA_REG(reg_addr, idx) ((reg_addr) + (idx) * 16)
#define NUM_PCIE_T6_DMA_INSTANCES 2
#define PCIE_T6_CMD_REG(reg_addr, idx) ((reg_addr) + (idx) * 16)
#define NUM_PCIE_T6_CMD_INSTANCES 1
#define PCIE_VF_256_INT_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_PCIE_VF_256_INT_INSTANCES 128
#define MPS_CLS_REQUEST_TRACE_MAC_DA_L(idx) (A_MPS_CLS_REQUEST_TRACE_MAC_DA_L + (idx) * 32)
#define NUM_MPS_CLS_REQUEST_TRACE_MAC_DA_L_INSTANCES 8
#define MPS_CLS_REQUEST_TRACE_MAC_DA_H(idx) (A_MPS_CLS_REQUEST_TRACE_MAC_DA_H + (idx) * 32)
#define NUM_MPS_CLS_REQUEST_TRACE_MAC_DA_H_INSTANCES 8
#define MPS_CLS_REQUEST_TRACE_MAC_SA_L(idx) (A_MPS_CLS_REQUEST_TRACE_MAC_SA_L + (idx) * 32)
#define NUM_MPS_CLS_REQUEST_TRACE_MAC_SA_L_INSTANCES 8
#define MPS_CLS_REQUEST_TRACE_MAC_SA_H(idx) (A_MPS_CLS_REQUEST_TRACE_MAC_SA_H + (idx) * 32)
#define NUM_MPS_CLS_REQUEST_TRACE_MAC_SA_H_INSTANCES 8
#define MPS_CLS_REQUEST_TRACE_PORT_VLAN(idx) (A_MPS_CLS_REQUEST_TRACE_PORT_VLAN + (idx) * 32)
#define NUM_MPS_CLS_REQUEST_TRACE_PORT_VLAN_INSTANCES 8
#define MPS_CLS_REQUEST_TRACE_ENCAP(idx) (A_MPS_CLS_REQUEST_TRACE_ENCAP + (idx) * 32)
#define NUM_MPS_CLS_REQUEST_TRACE_ENCAP_INSTANCES 8
#define MPS_CLS_RESULT_TRACE(idx) (A_MPS_CLS_RESULT_TRACE + (idx) * 4)
#define NUM_MPS_CLS_RESULT_TRACE_INSTANCES 8
#define MPS_CLS_DIPIPV4_ID_TABLE(idx) (A_MPS_CLS_DIPIPV4_ID_TABLE + (idx) * 8)
#define NUM_MPS_CLS_DIPIPV4_ID_TABLE_INSTANCES 4
#define MPS_CLS_DIPIPV4_MASK_TABLE(idx) (A_MPS_CLS_DIPIPV4_MASK_TABLE + (idx) * 8)
#define NUM_MPS_CLS_DIPIPV4_MASK_TABLE_INSTANCES 4
#define MPS_CLS_DIPIPV6ID_0_TABLE(idx) (A_MPS_CLS_DIPIPV6ID_0_TABLE + (idx) * 32)
#define NUM_MPS_CLS_DIPIPV6ID_0_TABLE_INSTANCES 2
#define MPS_CLS_DIPIPV6ID_1_TABLE(idx) (A_MPS_CLS_DIPIPV6ID_1_TABLE + (idx) * 32)
#define NUM_MPS_CLS_DIPIPV6ID_1_TABLE_INSTANCES 2
#define MPS_CLS_DIPIPV6ID_2_TABLE(idx) (A_MPS_CLS_DIPIPV6ID_2_TABLE + (idx) * 32)
#define NUM_MPS_CLS_DIPIPV6ID_2_TABLE_INSTANCES 2
#define MPS_CLS_DIPIPV6ID_3_TABLE(idx) (A_MPS_CLS_DIPIPV6ID_3_TABLE + (idx) * 32)
#define NUM_MPS_CLS_DIPIPV6ID_3_TABLE_INSTANCES 2
#define MPS_CLS_DIPIPV6MASK_0_TABLE(idx) (A_MPS_CLS_DIPIPV6MASK_0_TABLE + (idx) * 32)
#define NUM_MPS_CLS_DIPIPV6MASK_0_TABLE_INSTANCES 2
#define MPS_CLS_DIPIPV6MASK_1_TABLE(idx) (A_MPS_CLS_DIPIPV6MASK_1_TABLE + (idx) * 32)
#define NUM_MPS_CLS_DIPIPV6MASK_1_TABLE_INSTANCES 2
#define MPS_CLS_DIPIPV6MASK_2_TABLE(idx) (A_MPS_CLS_DIPIPV6MASK_2_TABLE + (idx) * 32)
#define NUM_MPS_CLS_DIPIPV6MASK_2_TABLE_INSTANCES 2
#define MPS_CLS_DIPIPV6MASK_3_TABLE(idx) (A_MPS_CLS_DIPIPV6MASK_3_TABLE + (idx) * 32)
#define NUM_MPS_CLS_DIPIPV6MASK_3_TABLE_INSTANCES 2
#define MPS_RX_HASH_LKP_TABLE(idx) (A_MPS_RX_HASH_LKP_TABLE + (idx) * 4)
#define NUM_MPS_RX_HASH_LKP_TABLE_INSTANCES 4
#define LE_DB_DBG_MATCH_DATA_MASK(idx) (A_LE_DB_DBG_MATCH_DATA_MASK + (idx) * 4)
#define NUM_LE_DB_DBG_MATCH_DATA_MASK_INSTANCES 8
#define LE_DB_DBG_MATCH_DATA(idx) (A_LE_DB_DBG_MATCH_DATA + (idx) * 4)
#define NUM_LE_DB_DBG_MATCH_DATA_INSTANCES 8
#define LE_DB_DBGI_REQ_DATA_T6(idx) (A_LE_DB_DBGI_REQ_DATA + (idx) * 4)
#define NUM_LE_DB_DBGI_REQ_DATA_T6_INSTANCES 11
#define LE_DB_DBGI_REQ_MASK_T6(idx) (A_LE_DB_DBGI_REQ_MASK + (idx) * 4)
#define NUM_LE_DB_DBGI_REQ_MASK_T6_INSTANCES 11
#define LE_DB_DBGI_RSP_DATA_T6(idx) (A_LE_DB_DBGI_RSP_DATA + (idx) * 4)
#define NUM_LE_DB_DBGI_RSP_DATA_T6_INSTANCES 11
#define LE_DB_ACTIVE_MASK_IPV6_T6(idx) (A_LE_DB_ACTIVE_MASK_IPV6 + (idx) * 4)
#define NUM_LE_DB_ACTIVE_MASK_IPV6_T6_INSTANCES 8
#define LE_HASH_MASK_GEN_IPV4T6(idx) (A_LE_HASH_MASK_GEN_IPV4T5 + (idx) * 4)
#define NUM_LE_HASH_MASK_GEN_IPV4T6_INSTANCES 8
#define T6_LE_HASH_MASK_GEN_IPV6T5(idx) (A_T6_LE_HASH_MASK_GEN_IPV6T5 + (idx) * 4)
#define NUM_T6_LE_HASH_MASK_GEN_IPV6T5_INSTANCES 8
#define LE_DB_PSV_FILTER_MASK_TUP_IPV4(idx) (A_LE_DB_PSV_FILTER_MASK_TUP_IPV4 + (idx) * 4)
#define NUM_LE_DB_PSV_FILTER_MASK_TUP_IPV4_INSTANCES 3
#define LE_DB_PSV_FILTER_MASK_FLT_IPV4(idx) (A_LE_DB_PSV_FILTER_MASK_FLT_IPV4 + (idx) * 4)
#define NUM_LE_DB_PSV_FILTER_MASK_FLT_IPV4_INSTANCES 2
#define LE_DB_PSV_FILTER_MASK_TUP_IPV6(idx) (A_LE_DB_PSV_FILTER_MASK_TUP_IPV6 + (idx) * 4)
#define NUM_LE_DB_PSV_FILTER_MASK_TUP_IPV6_INSTANCES 9
#define LE_DB_PSV_FILTER_MASK_FLT_IPV6(idx) (A_LE_DB_PSV_FILTER_MASK_FLT_IPV6 + (idx) * 4)
#define NUM_LE_DB_PSV_FILTER_MASK_FLT_IPV6_INSTANCES 2
#define LE_DB_SECOND_GEN_HASH_MASK_IPV4_T6(idx) (A_LE_DB_SECOND_GEN_HASH_MASK_IPV4 + (idx) * 4)
#define NUM_LE_DB_SECOND_GEN_HASH_MASK_IPV4_T6_INSTANCES 8
#define MC_DDRPHY_DP18_T6_REG(reg_addr, idx) ((reg_addr) + (idx) * 512)
#define NUM_MC_DDRPHY_DP18_T6_INSTANCES 9
#define MC_CE_ERR_DATA_T6_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_MC_CE_ERR_DATA_T6_INSTANCES 16
#define MC_UE_ERR_DATA_T6_REG(reg_addr, idx) ((reg_addr) + (idx) * 4)
#define NUM_MC_UE_ERR_DATA_T6_INSTANCES 16
#define CIM_CTL_MAILBOX_VF_STATUS_T6(idx) (A_CIM_CTL_MAILBOX_VF_STATUS + (idx) * 4)
#define NUM_CIM_CTL_MAILBOX_VF_STATUS_T6_INSTANCES 8
#define CIM_CTL_MAILBOX_VFN_CTL_T6(idx) (A_CIM_CTL_MAILBOX_VFN_CTL + (idx) * 4)
#define NUM_CIM_CTL_MAILBOX_VFN_CTL_T6_INSTANCES 256
#define EDC_STRIDE (EDC_1_BASE_ADDR - EDC_0_BASE_ADDR)
#define EDC_REG(reg, idx) (reg + EDC_STRIDE * idx)
#define EDC_T5_STRIDE (EDC_T51_BASE_ADDR - EDC_T50_BASE_ADDR)
#define EDC_T5_REG(reg, idx) (reg + EDC_T5_STRIDE * idx)
/* registers for module SGE */
#define SGE_BASE_ADDR 0x1000
#define A_SGE_PF_KDOORBELL 0x0
#define S_QID 15
#define M_QID 0x1ffffU
#define V_QID(x) ((x) << S_QID)
#define G_QID(x) (((x) >> S_QID) & M_QID)
#define S_DBPRIO 14
#define V_DBPRIO(x) ((x) << S_DBPRIO)
#define F_DBPRIO V_DBPRIO(1U)
#define S_PIDX 0
#define M_PIDX 0x3fffU
#define V_PIDX(x) ((x) << S_PIDX)
#define G_PIDX(x) (((x) >> S_PIDX) & M_PIDX)
#define A_SGE_VF_KDOORBELL 0x0
#define S_DBTYPE 13
#define V_DBTYPE(x) ((x) << S_DBTYPE)
#define F_DBTYPE V_DBTYPE(1U)
#define S_PIDX_T5 0
#define M_PIDX_T5 0x1fffU
#define V_PIDX_T5(x) ((x) << S_PIDX_T5)
#define G_PIDX_T5(x) (((x) >> S_PIDX_T5) & M_PIDX_T5)
#define S_SYNC_T6 14
#define V_SYNC_T6(x) ((x) << S_SYNC_T6)
#define F_SYNC_T6 V_SYNC_T6(1U)
#define A_SGE_PF_GTS 0x4
#define S_INGRESSQID 16
#define M_INGRESSQID 0xffffU
#define V_INGRESSQID(x) ((x) << S_INGRESSQID)
#define G_INGRESSQID(x) (((x) >> S_INGRESSQID) & M_INGRESSQID)
#define S_TIMERREG 13
#define M_TIMERREG 0x7U
#define V_TIMERREG(x) ((x) << S_TIMERREG)
#define G_TIMERREG(x) (((x) >> S_TIMERREG) & M_TIMERREG)
#define S_SEINTARM 12
#define V_SEINTARM(x) ((x) << S_SEINTARM)
#define F_SEINTARM V_SEINTARM(1U)
#define S_CIDXINC 0
#define M_CIDXINC 0xfffU
#define V_CIDXINC(x) ((x) << S_CIDXINC)
#define G_CIDXINC(x) (((x) >> S_CIDXINC) & M_CIDXINC)
#define A_SGE_VF_GTS 0x4
#define A_SGE_PF_KTIMESTAMP_LO 0x8
#define A_SGE_VF_KTIMESTAMP_LO 0x8
#define A_SGE_PF_KTIMESTAMP_HI 0xc
#define S_TSTAMPVAL 0
#define M_TSTAMPVAL 0xfffffffU
#define V_TSTAMPVAL(x) ((x) << S_TSTAMPVAL)
#define G_TSTAMPVAL(x) (((x) >> S_TSTAMPVAL) & M_TSTAMPVAL)
#define A_SGE_VF_KTIMESTAMP_HI 0xc
#define A_SGE_CONTROL 0x1008
#define S_IGRALLCPLTOFL 31
#define V_IGRALLCPLTOFL(x) ((x) << S_IGRALLCPLTOFL)
#define F_IGRALLCPLTOFL V_IGRALLCPLTOFL(1U)
#define S_FLSPLITMIN 22
#define M_FLSPLITMIN 0x1ffU
#define V_FLSPLITMIN(x) ((x) << S_FLSPLITMIN)
#define G_FLSPLITMIN(x) (((x) >> S_FLSPLITMIN) & M_FLSPLITMIN)
#define S_FLSPLITMODE 20
#define M_FLSPLITMODE 0x3U
#define V_FLSPLITMODE(x) ((x) << S_FLSPLITMODE)
#define G_FLSPLITMODE(x) (((x) >> S_FLSPLITMODE) & M_FLSPLITMODE)
#define S_DCASYSTYPE 19
#define V_DCASYSTYPE(x) ((x) << S_DCASYSTYPE)
#define F_DCASYSTYPE V_DCASYSTYPE(1U)
#define S_RXPKTCPLMODE 18
#define V_RXPKTCPLMODE(x) ((x) << S_RXPKTCPLMODE)
#define F_RXPKTCPLMODE V_RXPKTCPLMODE(1U)
#define S_EGRSTATUSPAGESIZE 17
#define V_EGRSTATUSPAGESIZE(x) ((x) << S_EGRSTATUSPAGESIZE)
#define F_EGRSTATUSPAGESIZE V_EGRSTATUSPAGESIZE(1U)
#define S_INGHINTENABLE1 15
#define V_INGHINTENABLE1(x) ((x) << S_INGHINTENABLE1)
#define F_INGHINTENABLE1 V_INGHINTENABLE1(1U)
#define S_INGHINTENABLE0 14
#define V_INGHINTENABLE0(x) ((x) << S_INGHINTENABLE0)
#define F_INGHINTENABLE0 V_INGHINTENABLE0(1U)
#define S_INGINTCOMPAREIDX 13
#define V_INGINTCOMPAREIDX(x) ((x) << S_INGINTCOMPAREIDX)
#define F_INGINTCOMPAREIDX V_INGINTCOMPAREIDX(1U)
#define S_PKTSHIFT 10
#define M_PKTSHIFT 0x7U
#define V_PKTSHIFT(x) ((x) << S_PKTSHIFT)
#define G_PKTSHIFT(x) (((x) >> S_PKTSHIFT) & M_PKTSHIFT)
#define S_INGPCIEBOUNDARY 7
#define M_INGPCIEBOUNDARY 0x7U
#define V_INGPCIEBOUNDARY(x) ((x) << S_INGPCIEBOUNDARY)
#define G_INGPCIEBOUNDARY(x) (((x) >> S_INGPCIEBOUNDARY) & M_INGPCIEBOUNDARY)
#define S_INGPADBOUNDARY 4
#define M_INGPADBOUNDARY 0x7U
#define V_INGPADBOUNDARY(x) ((x) << S_INGPADBOUNDARY)
#define G_INGPADBOUNDARY(x) (((x) >> S_INGPADBOUNDARY) & M_INGPADBOUNDARY)
#define S_EGRPCIEBOUNDARY 1
#define M_EGRPCIEBOUNDARY 0x7U
#define V_EGRPCIEBOUNDARY(x) ((x) << S_EGRPCIEBOUNDARY)
#define G_EGRPCIEBOUNDARY(x) (((x) >> S_EGRPCIEBOUNDARY) & M_EGRPCIEBOUNDARY)
#define S_GLOBALENABLE 0
#define V_GLOBALENABLE(x) ((x) << S_GLOBALENABLE)
#define F_GLOBALENABLE V_GLOBALENABLE(1U)
#define A_SGE_HOST_PAGE_SIZE 0x100c
#define S_HOSTPAGESIZEPF7 28
#define M_HOSTPAGESIZEPF7 0xfU
#define V_HOSTPAGESIZEPF7(x) ((x) << S_HOSTPAGESIZEPF7)
#define G_HOSTPAGESIZEPF7(x) (((x) >> S_HOSTPAGESIZEPF7) & M_HOSTPAGESIZEPF7)
#define S_HOSTPAGESIZEPF6 24
#define M_HOSTPAGESIZEPF6 0xfU
#define V_HOSTPAGESIZEPF6(x) ((x) << S_HOSTPAGESIZEPF6)
#define G_HOSTPAGESIZEPF6(x) (((x) >> S_HOSTPAGESIZEPF6) & M_HOSTPAGESIZEPF6)
#define S_HOSTPAGESIZEPF5 20
#define M_HOSTPAGESIZEPF5 0xfU
#define V_HOSTPAGESIZEPF5(x) ((x) << S_HOSTPAGESIZEPF5)
#define G_HOSTPAGESIZEPF5(x) (((x) >> S_HOSTPAGESIZEPF5) & M_HOSTPAGESIZEPF5)
#define S_HOSTPAGESIZEPF4 16
#define M_HOSTPAGESIZEPF4 0xfU
#define V_HOSTPAGESIZEPF4(x) ((x) << S_HOSTPAGESIZEPF4)
#define G_HOSTPAGESIZEPF4(x) (((x) >> S_HOSTPAGESIZEPF4) & M_HOSTPAGESIZEPF4)
#define S_HOSTPAGESIZEPF3 12
#define M_HOSTPAGESIZEPF3 0xfU
#define V_HOSTPAGESIZEPF3(x) ((x) << S_HOSTPAGESIZEPF3)
#define G_HOSTPAGESIZEPF3(x) (((x) >> S_HOSTPAGESIZEPF3) & M_HOSTPAGESIZEPF3)
#define S_HOSTPAGESIZEPF2 8
#define M_HOSTPAGESIZEPF2 0xfU
#define V_HOSTPAGESIZEPF2(x) ((x) << S_HOSTPAGESIZEPF2)
#define G_HOSTPAGESIZEPF2(x) (((x) >> S_HOSTPAGESIZEPF2) & M_HOSTPAGESIZEPF2)
#define S_HOSTPAGESIZEPF1 4
#define M_HOSTPAGESIZEPF1 0xfU
#define V_HOSTPAGESIZEPF1(x) ((x) << S_HOSTPAGESIZEPF1)
#define G_HOSTPAGESIZEPF1(x) (((x) >> S_HOSTPAGESIZEPF1) & M_HOSTPAGESIZEPF1)
#define S_HOSTPAGESIZEPF0 0
#define M_HOSTPAGESIZEPF0 0xfU
#define V_HOSTPAGESIZEPF0(x) ((x) << S_HOSTPAGESIZEPF0)
#define G_HOSTPAGESIZEPF0(x) (((x) >> S_HOSTPAGESIZEPF0) & M_HOSTPAGESIZEPF0)
#define A_SGE_EGRESS_QUEUES_PER_PAGE_PF 0x1010
#define S_QUEUESPERPAGEPF7 28
#define M_QUEUESPERPAGEPF7 0xfU
#define V_QUEUESPERPAGEPF7(x) ((x) << S_QUEUESPERPAGEPF7)
#define G_QUEUESPERPAGEPF7(x) (((x) >> S_QUEUESPERPAGEPF7) & M_QUEUESPERPAGEPF7)
#define S_QUEUESPERPAGEPF6 24
#define M_QUEUESPERPAGEPF6 0xfU
#define V_QUEUESPERPAGEPF6(x) ((x) << S_QUEUESPERPAGEPF6)
#define G_QUEUESPERPAGEPF6(x) (((x) >> S_QUEUESPERPAGEPF6) & M_QUEUESPERPAGEPF6)
#define S_QUEUESPERPAGEPF5 20
#define M_QUEUESPERPAGEPF5 0xfU
#define V_QUEUESPERPAGEPF5(x) ((x) << S_QUEUESPERPAGEPF5)
#define G_QUEUESPERPAGEPF5(x) (((x) >> S_QUEUESPERPAGEPF5) & M_QUEUESPERPAGEPF5)
#define S_QUEUESPERPAGEPF4 16
#define M_QUEUESPERPAGEPF4 0xfU
#define V_QUEUESPERPAGEPF4(x) ((x) << S_QUEUESPERPAGEPF4)
#define G_QUEUESPERPAGEPF4(x) (((x) >> S_QUEUESPERPAGEPF4) & M_QUEUESPERPAGEPF4)
#define S_QUEUESPERPAGEPF3 12
#define M_QUEUESPERPAGEPF3 0xfU
#define V_QUEUESPERPAGEPF3(x) ((x) << S_QUEUESPERPAGEPF3)
#define G_QUEUESPERPAGEPF3(x) (((x) >> S_QUEUESPERPAGEPF3) & M_QUEUESPERPAGEPF3)
#define S_QUEUESPERPAGEPF2 8
#define M_QUEUESPERPAGEPF2 0xfU
#define V_QUEUESPERPAGEPF2(x) ((x) << S_QUEUESPERPAGEPF2)
#define G_QUEUESPERPAGEPF2(x) (((x) >> S_QUEUESPERPAGEPF2) & M_QUEUESPERPAGEPF2)
#define S_QUEUESPERPAGEPF1 4
#define M_QUEUESPERPAGEPF1 0xfU
#define V_QUEUESPERPAGEPF1(x) ((x) << S_QUEUESPERPAGEPF1)
#define G_QUEUESPERPAGEPF1(x) (((x) >> S_QUEUESPERPAGEPF1) & M_QUEUESPERPAGEPF1)
#define S_QUEUESPERPAGEPF0 0
#define M_QUEUESPERPAGEPF0 0xfU
#define V_QUEUESPERPAGEPF0(x) ((x) << S_QUEUESPERPAGEPF0)
#define G_QUEUESPERPAGEPF0(x) (((x) >> S_QUEUESPERPAGEPF0) & M_QUEUESPERPAGEPF0)
#define A_SGE_EGRESS_QUEUES_PER_PAGE_VF 0x1014
#define S_QUEUESPERPAGEVFPF7 28
#define M_QUEUESPERPAGEVFPF7 0xfU
#define V_QUEUESPERPAGEVFPF7(x) ((x) << S_QUEUESPERPAGEVFPF7)
#define G_QUEUESPERPAGEVFPF7(x) (((x) >> S_QUEUESPERPAGEVFPF7) & M_QUEUESPERPAGEVFPF7)
#define S_QUEUESPERPAGEVFPF6 24
#define M_QUEUESPERPAGEVFPF6 0xfU
#define V_QUEUESPERPAGEVFPF6(x) ((x) << S_QUEUESPERPAGEVFPF6)
#define G_QUEUESPERPAGEVFPF6(x) (((x) >> S_QUEUESPERPAGEVFPF6) & M_QUEUESPERPAGEVFPF6)
#define S_QUEUESPERPAGEVFPF5 20
#define M_QUEUESPERPAGEVFPF5 0xfU
#define V_QUEUESPERPAGEVFPF5(x) ((x) << S_QUEUESPERPAGEVFPF5)
#define G_QUEUESPERPAGEVFPF5(x) (((x) >> S_QUEUESPERPAGEVFPF5) & M_QUEUESPERPAGEVFPF5)
#define S_QUEUESPERPAGEVFPF4 16
#define M_QUEUESPERPAGEVFPF4 0xfU
#define V_QUEUESPERPAGEVFPF4(x) ((x) << S_QUEUESPERPAGEVFPF4)
#define G_QUEUESPERPAGEVFPF4(x) (((x) >> S_QUEUESPERPAGEVFPF4) & M_QUEUESPERPAGEVFPF4)
#define S_QUEUESPERPAGEVFPF3 12
#define M_QUEUESPERPAGEVFPF3 0xfU
#define V_QUEUESPERPAGEVFPF3(x) ((x) << S_QUEUESPERPAGEVFPF3)
#define G_QUEUESPERPAGEVFPF3(x) (((x) >> S_QUEUESPERPAGEVFPF3) & M_QUEUESPERPAGEVFPF3)
#define S_QUEUESPERPAGEVFPF2 8
#define M_QUEUESPERPAGEVFPF2 0xfU
#define V_QUEUESPERPAGEVFPF2(x) ((x) << S_QUEUESPERPAGEVFPF2)
#define G_QUEUESPERPAGEVFPF2(x) (((x) >> S_QUEUESPERPAGEVFPF2) & M_QUEUESPERPAGEVFPF2)
#define S_QUEUESPERPAGEVFPF1 4
#define M_QUEUESPERPAGEVFPF1 0xfU
#define V_QUEUESPERPAGEVFPF1(x) ((x) << S_QUEUESPERPAGEVFPF1)
#define G_QUEUESPERPAGEVFPF1(x) (((x) >> S_QUEUESPERPAGEVFPF1) & M_QUEUESPERPAGEVFPF1)
#define S_QUEUESPERPAGEVFPF0 0
#define M_QUEUESPERPAGEVFPF0 0xfU
#define V_QUEUESPERPAGEVFPF0(x) ((x) << S_QUEUESPERPAGEVFPF0)
#define G_QUEUESPERPAGEVFPF0(x) (((x) >> S_QUEUESPERPAGEVFPF0) & M_QUEUESPERPAGEVFPF0)
#define A_SGE_USER_MODE_LIMITS 0x1018
#define S_OPCODE_MIN 24
#define M_OPCODE_MIN 0xffU
#define V_OPCODE_MIN(x) ((x) << S_OPCODE_MIN)
#define G_OPCODE_MIN(x) (((x) >> S_OPCODE_MIN) & M_OPCODE_MIN)
#define S_OPCODE_MAX 16
#define M_OPCODE_MAX 0xffU
#define V_OPCODE_MAX(x) ((x) << S_OPCODE_MAX)
#define G_OPCODE_MAX(x) (((x) >> S_OPCODE_MAX) & M_OPCODE_MAX)
#define S_LENGTH_MIN 8
#define M_LENGTH_MIN 0xffU
#define V_LENGTH_MIN(x) ((x) << S_LENGTH_MIN)
#define G_LENGTH_MIN(x) (((x) >> S_LENGTH_MIN) & M_LENGTH_MIN)
#define S_LENGTH_MAX 0
#define M_LENGTH_MAX 0xffU
#define V_LENGTH_MAX(x) ((x) << S_LENGTH_MAX)
#define G_LENGTH_MAX(x) (((x) >> S_LENGTH_MAX) & M_LENGTH_MAX)
#define A_SGE_WR_ERROR 0x101c
#define S_WR_ERROR_OPCODE 0
#define M_WR_ERROR_OPCODE 0xffU
#define V_WR_ERROR_OPCODE(x) ((x) << S_WR_ERROR_OPCODE)
#define G_WR_ERROR_OPCODE(x) (((x) >> S_WR_ERROR_OPCODE) & M_WR_ERROR_OPCODE)
#define A_SGE_PERR_INJECT 0x1020
#define S_MEMSEL 1
#define M_MEMSEL 0x1fU
#define V_MEMSEL(x) ((x) << S_MEMSEL)
#define G_MEMSEL(x) (((x) >> S_MEMSEL) & M_MEMSEL)
#define S_INJECTDATAERR 0
#define V_INJECTDATAERR(x) ((x) << S_INJECTDATAERR)
#define F_INJECTDATAERR V_INJECTDATAERR(1U)
#define A_SGE_INT_CAUSE1 0x1024
#define S_PERR_FLM_CREDITFIFO 30
#define V_PERR_FLM_CREDITFIFO(x) ((x) << S_PERR_FLM_CREDITFIFO)
#define F_PERR_FLM_CREDITFIFO V_PERR_FLM_CREDITFIFO(1U)
#define S_PERR_IMSG_HINT_FIFO 29
#define V_PERR_IMSG_HINT_FIFO(x) ((x) << S_PERR_IMSG_HINT_FIFO)
#define F_PERR_IMSG_HINT_FIFO V_PERR_IMSG_HINT_FIFO(1U)
#define S_PERR_MC_PC 28
#define V_PERR_MC_PC(x) ((x) << S_PERR_MC_PC)
#define F_PERR_MC_PC V_PERR_MC_PC(1U)
#define S_PERR_MC_IGR_CTXT 27
#define V_PERR_MC_IGR_CTXT(x) ((x) << S_PERR_MC_IGR_CTXT)
#define F_PERR_MC_IGR_CTXT V_PERR_MC_IGR_CTXT(1U)
#define S_PERR_MC_EGR_CTXT 26
#define V_PERR_MC_EGR_CTXT(x) ((x) << S_PERR_MC_EGR_CTXT)
#define F_PERR_MC_EGR_CTXT V_PERR_MC_EGR_CTXT(1U)
#define S_PERR_MC_FLM 25
#define V_PERR_MC_FLM(x) ((x) << S_PERR_MC_FLM)
#define F_PERR_MC_FLM V_PERR_MC_FLM(1U)
#define S_PERR_PC_MCTAG 24
#define V_PERR_PC_MCTAG(x) ((x) << S_PERR_PC_MCTAG)
#define F_PERR_PC_MCTAG V_PERR_PC_MCTAG(1U)
#define S_PERR_PC_CHPI_RSP1 23
#define V_PERR_PC_CHPI_RSP1(x) ((x) << S_PERR_PC_CHPI_RSP1)
#define F_PERR_PC_CHPI_RSP1 V_PERR_PC_CHPI_RSP1(1U)
#define S_PERR_PC_CHPI_RSP0 22
#define V_PERR_PC_CHPI_RSP0(x) ((x) << S_PERR_PC_CHPI_RSP0)
#define F_PERR_PC_CHPI_RSP0 V_PERR_PC_CHPI_RSP0(1U)
#define S_PERR_DBP_PC_RSP_FIFO3 21
#define V_PERR_DBP_PC_RSP_FIFO3(x) ((x) << S_PERR_DBP_PC_RSP_FIFO3)
#define F_PERR_DBP_PC_RSP_FIFO3 V_PERR_DBP_PC_RSP_FIFO3(1U)
#define S_PERR_DBP_PC_RSP_FIFO2 20
#define V_PERR_DBP_PC_RSP_FIFO2(x) ((x) << S_PERR_DBP_PC_RSP_FIFO2)
#define F_PERR_DBP_PC_RSP_FIFO2 V_PERR_DBP_PC_RSP_FIFO2(1U)
#define S_PERR_DBP_PC_RSP_FIFO1 19
#define V_PERR_DBP_PC_RSP_FIFO1(x) ((x) << S_PERR_DBP_PC_RSP_FIFO1)
#define F_PERR_DBP_PC_RSP_FIFO1 V_PERR_DBP_PC_RSP_FIFO1(1U)
#define S_PERR_DBP_PC_RSP_FIFO0 18
#define V_PERR_DBP_PC_RSP_FIFO0(x) ((x) << S_PERR_DBP_PC_RSP_FIFO0)
#define F_PERR_DBP_PC_RSP_FIFO0 V_PERR_DBP_PC_RSP_FIFO0(1U)
#define S_PERR_DMARBT 17
#define V_PERR_DMARBT(x) ((x) << S_PERR_DMARBT)
#define F_PERR_DMARBT V_PERR_DMARBT(1U)
#define S_PERR_FLM_DBPFIFO 16
#define V_PERR_FLM_DBPFIFO(x) ((x) << S_PERR_FLM_DBPFIFO)
#define F_PERR_FLM_DBPFIFO V_PERR_FLM_DBPFIFO(1U)
#define S_PERR_FLM_MCREQ_FIFO 15
#define V_PERR_FLM_MCREQ_FIFO(x) ((x) << S_PERR_FLM_MCREQ_FIFO)
#define F_PERR_FLM_MCREQ_FIFO V_PERR_FLM_MCREQ_FIFO(1U)
#define S_PERR_FLM_HINTFIFO 14
#define V_PERR_FLM_HINTFIFO(x) ((x) << S_PERR_FLM_HINTFIFO)
#define F_PERR_FLM_HINTFIFO V_PERR_FLM_HINTFIFO(1U)
#define S_PERR_ALIGN_CTL_FIFO3 13
#define V_PERR_ALIGN_CTL_FIFO3(x) ((x) << S_PERR_ALIGN_CTL_FIFO3)
#define F_PERR_ALIGN_CTL_FIFO3 V_PERR_ALIGN_CTL_FIFO3(1U)
#define S_PERR_ALIGN_CTL_FIFO2 12
#define V_PERR_ALIGN_CTL_FIFO2(x) ((x) << S_PERR_ALIGN_CTL_FIFO2)
#define F_PERR_ALIGN_CTL_FIFO2 V_PERR_ALIGN_CTL_FIFO2(1U)
#define S_PERR_ALIGN_CTL_FIFO1 11
#define V_PERR_ALIGN_CTL_FIFO1(x) ((x) << S_PERR_ALIGN_CTL_FIFO1)
#define F_PERR_ALIGN_CTL_FIFO1 V_PERR_ALIGN_CTL_FIFO1(1U)
#define S_PERR_ALIGN_CTL_FIFO0 10
#define V_PERR_ALIGN_CTL_FIFO0(x) ((x) << S_PERR_ALIGN_CTL_FIFO0)
#define F_PERR_ALIGN_CTL_FIFO0 V_PERR_ALIGN_CTL_FIFO0(1U)
#define S_PERR_EDMA_FIFO3 9
#define V_PERR_EDMA_FIFO3(x) ((x) << S_PERR_EDMA_FIFO3)
#define F_PERR_EDMA_FIFO3 V_PERR_EDMA_FIFO3(1U)
#define S_PERR_EDMA_FIFO2 8
#define V_PERR_EDMA_FIFO2(x) ((x) << S_PERR_EDMA_FIFO2)
#define F_PERR_EDMA_FIFO2 V_PERR_EDMA_FIFO2(1U)
#define S_PERR_EDMA_FIFO1 7
#define V_PERR_EDMA_FIFO1(x) ((x) << S_PERR_EDMA_FIFO1)
#define F_PERR_EDMA_FIFO1 V_PERR_EDMA_FIFO1(1U)
#define S_PERR_EDMA_FIFO0 6
#define V_PERR_EDMA_FIFO0(x) ((x) << S_PERR_EDMA_FIFO0)
#define F_PERR_EDMA_FIFO0 V_PERR_EDMA_FIFO0(1U)
#define S_PERR_PD_FIFO3 5
#define V_PERR_PD_FIFO3(x) ((x) << S_PERR_PD_FIFO3)
#define F_PERR_PD_FIFO3 V_PERR_PD_FIFO3(1U)
#define S_PERR_PD_FIFO2 4
#define V_PERR_PD_FIFO2(x) ((x) << S_PERR_PD_FIFO2)
#define F_PERR_PD_FIFO2 V_PERR_PD_FIFO2(1U)
#define S_PERR_PD_FIFO1 3
#define V_PERR_PD_FIFO1(x) ((x) << S_PERR_PD_FIFO1)
#define F_PERR_PD_FIFO1 V_PERR_PD_FIFO1(1U)
#define S_PERR_PD_FIFO0 2
#define V_PERR_PD_FIFO0(x) ((x) << S_PERR_PD_FIFO0)
#define F_PERR_PD_FIFO0 V_PERR_PD_FIFO0(1U)
#define S_PERR_ING_CTXT_MIFRSP 1
#define V_PERR_ING_CTXT_MIFRSP(x) ((x) << S_PERR_ING_CTXT_MIFRSP)
#define F_PERR_ING_CTXT_MIFRSP V_PERR_ING_CTXT_MIFRSP(1U)
#define S_PERR_EGR_CTXT_MIFRSP 0
#define V_PERR_EGR_CTXT_MIFRSP(x) ((x) << S_PERR_EGR_CTXT_MIFRSP)
#define F_PERR_EGR_CTXT_MIFRSP V_PERR_EGR_CTXT_MIFRSP(1U)
#define S_PERR_PC_CHPI_RSP2 31
#define V_PERR_PC_CHPI_RSP2(x) ((x) << S_PERR_PC_CHPI_RSP2)
#define F_PERR_PC_CHPI_RSP2 V_PERR_PC_CHPI_RSP2(1U)
#define S_PERR_PC_RSP 23
#define V_PERR_PC_RSP(x) ((x) << S_PERR_PC_RSP)
#define F_PERR_PC_RSP V_PERR_PC_RSP(1U)
#define S_PERR_PC_REQ 22
#define V_PERR_PC_REQ(x) ((x) << S_PERR_PC_REQ)
#define F_PERR_PC_REQ V_PERR_PC_REQ(1U)
#define A_SGE_INT_ENABLE1 0x1028
#define A_SGE_PERR_ENABLE1 0x102c
#define A_SGE_INT_CAUSE2 0x1030
#define S_PERR_HINT_DELAY_FIFO1 30
#define V_PERR_HINT_DELAY_FIFO1(x) ((x) << S_PERR_HINT_DELAY_FIFO1)
#define F_PERR_HINT_DELAY_FIFO1 V_PERR_HINT_DELAY_FIFO1(1U)
#define S_PERR_HINT_DELAY_FIFO0 29
#define V_PERR_HINT_DELAY_FIFO0(x) ((x) << S_PERR_HINT_DELAY_FIFO0)
#define F_PERR_HINT_DELAY_FIFO0 V_PERR_HINT_DELAY_FIFO0(1U)
#define S_PERR_IMSG_PD_FIFO 28
#define V_PERR_IMSG_PD_FIFO(x) ((x) << S_PERR_IMSG_PD_FIFO)
#define F_PERR_IMSG_PD_FIFO V_PERR_IMSG_PD_FIFO(1U)
#define S_PERR_ULPTX_FIFO1 27
#define V_PERR_ULPTX_FIFO1(x) ((x) << S_PERR_ULPTX_FIFO1)
#define F_PERR_ULPTX_FIFO1 V_PERR_ULPTX_FIFO1(1U)
#define S_PERR_ULPTX_FIFO0 26
#define V_PERR_ULPTX_FIFO0(x) ((x) << S_PERR_ULPTX_FIFO0)
#define F_PERR_ULPTX_FIFO0 V_PERR_ULPTX_FIFO0(1U)
#define S_PERR_IDMA2IMSG_FIFO1 25
#define V_PERR_IDMA2IMSG_FIFO1(x) ((x) << S_PERR_IDMA2IMSG_FIFO1)
#define F_PERR_IDMA2IMSG_FIFO1 V_PERR_IDMA2IMSG_FIFO1(1U)
#define S_PERR_IDMA2IMSG_FIFO0 24
#define V_PERR_IDMA2IMSG_FIFO0(x) ((x) << S_PERR_IDMA2IMSG_FIFO0)
#define F_PERR_IDMA2IMSG_FIFO0 V_PERR_IDMA2IMSG_FIFO0(1U)
#define S_PERR_HEADERSPLIT_FIFO1 23
#define V_PERR_HEADERSPLIT_FIFO1(x) ((x) << S_PERR_HEADERSPLIT_FIFO1)
#define F_PERR_HEADERSPLIT_FIFO1 V_PERR_HEADERSPLIT_FIFO1(1U)
#define S_PERR_HEADERSPLIT_FIFO0 22
#define V_PERR_HEADERSPLIT_FIFO0(x) ((x) << S_PERR_HEADERSPLIT_FIFO0)
#define F_PERR_HEADERSPLIT_FIFO0 V_PERR_HEADERSPLIT_FIFO0(1U)
#define S_PERR_ESWITCH_FIFO3 21
#define V_PERR_ESWITCH_FIFO3(x) ((x) << S_PERR_ESWITCH_FIFO3)
#define F_PERR_ESWITCH_FIFO3 V_PERR_ESWITCH_FIFO3(1U)
#define S_PERR_ESWITCH_FIFO2 20
#define V_PERR_ESWITCH_FIFO2(x) ((x) << S_PERR_ESWITCH_FIFO2)
#define F_PERR_ESWITCH_FIFO2 V_PERR_ESWITCH_FIFO2(1U)
#define S_PERR_ESWITCH_FIFO1 19
#define V_PERR_ESWITCH_FIFO1(x) ((x) << S_PERR_ESWITCH_FIFO1)
#define F_PERR_ESWITCH_FIFO1 V_PERR_ESWITCH_FIFO1(1U)
#define S_PERR_ESWITCH_FIFO0 18
#define V_PERR_ESWITCH_FIFO0(x) ((x) << S_PERR_ESWITCH_FIFO0)
#define F_PERR_ESWITCH_FIFO0 V_PERR_ESWITCH_FIFO0(1U)
#define S_PERR_PC_DBP1 17
#define V_PERR_PC_DBP1(x) ((x) << S_PERR_PC_DBP1)
#define F_PERR_PC_DBP1 V_PERR_PC_DBP1(1U)
#define S_PERR_PC_DBP0 16
#define V_PERR_PC_DBP0(x) ((x) << S_PERR_PC_DBP0)
#define F_PERR_PC_DBP0 V_PERR_PC_DBP0(1U)
#define S_PERR_IMSG_OB_FIFO 15
#define V_PERR_IMSG_OB_FIFO(x) ((x) << S_PERR_IMSG_OB_FIFO)
#define F_PERR_IMSG_OB_FIFO V_PERR_IMSG_OB_FIFO(1U)
#define S_PERR_CONM_SRAM 14
#define V_PERR_CONM_SRAM(x) ((x) << S_PERR_CONM_SRAM)
#define F_PERR_CONM_SRAM V_PERR_CONM_SRAM(1U)
#define S_PERR_PC_MC_RSP 13
#define V_PERR_PC_MC_RSP(x) ((x) << S_PERR_PC_MC_RSP)
#define F_PERR_PC_MC_RSP V_PERR_PC_MC_RSP(1U)
#define S_PERR_ISW_IDMA0_FIFO 12
#define V_PERR_ISW_IDMA0_FIFO(x) ((x) << S_PERR_ISW_IDMA0_FIFO)
#define F_PERR_ISW_IDMA0_FIFO V_PERR_ISW_IDMA0_FIFO(1U)
#define S_PERR_ISW_IDMA1_FIFO 11
#define V_PERR_ISW_IDMA1_FIFO(x) ((x) << S_PERR_ISW_IDMA1_FIFO)
#define F_PERR_ISW_IDMA1_FIFO V_PERR_ISW_IDMA1_FIFO(1U)
#define S_PERR_ISW_DBP_FIFO 10
#define V_PERR_ISW_DBP_FIFO(x) ((x) << S_PERR_ISW_DBP_FIFO)
#define F_PERR_ISW_DBP_FIFO V_PERR_ISW_DBP_FIFO(1U)
#define S_PERR_ISW_GTS_FIFO 9
#define V_PERR_ISW_GTS_FIFO(x) ((x) << S_PERR_ISW_GTS_FIFO)
#define F_PERR_ISW_GTS_FIFO V_PERR_ISW_GTS_FIFO(1U)
#define S_PERR_ITP_EVR 8
#define V_PERR_ITP_EVR(x) ((x) << S_PERR_ITP_EVR)
#define F_PERR_ITP_EVR V_PERR_ITP_EVR(1U)
#define S_PERR_FLM_CNTXMEM 7
#define V_PERR_FLM_CNTXMEM(x) ((x) << S_PERR_FLM_CNTXMEM)
#define F_PERR_FLM_CNTXMEM V_PERR_FLM_CNTXMEM(1U)
#define S_PERR_FLM_L1CACHE 6
#define V_PERR_FLM_L1CACHE(x) ((x) << S_PERR_FLM_L1CACHE)
#define F_PERR_FLM_L1CACHE V_PERR_FLM_L1CACHE(1U)
#define S_PERR_DBP_HINT_FIFO 5
#define V_PERR_DBP_HINT_FIFO(x) ((x) << S_PERR_DBP_HINT_FIFO)
#define F_PERR_DBP_HINT_FIFO V_PERR_DBP_HINT_FIFO(1U)
#define S_PERR_DBP_HP_FIFO 4
#define V_PERR_DBP_HP_FIFO(x) ((x) << S_PERR_DBP_HP_FIFO)
#define F_PERR_DBP_HP_FIFO V_PERR_DBP_HP_FIFO(1U)
#define S_PERR_DBP_LP_FIFO 3
#define V_PERR_DBP_LP_FIFO(x) ((x) << S_PERR_DBP_LP_FIFO)
#define F_PERR_DBP_LP_FIFO V_PERR_DBP_LP_FIFO(1U)
#define S_PERR_ING_CTXT_CACHE 2
#define V_PERR_ING_CTXT_CACHE(x) ((x) << S_PERR_ING_CTXT_CACHE)
#define F_PERR_ING_CTXT_CACHE V_PERR_ING_CTXT_CACHE(1U)
#define S_PERR_EGR_CTXT_CACHE 1
#define V_PERR_EGR_CTXT_CACHE(x) ((x) << S_PERR_EGR_CTXT_CACHE)
#define F_PERR_EGR_CTXT_CACHE V_PERR_EGR_CTXT_CACHE(1U)
#define S_PERR_BASE_SIZE 0
#define V_PERR_BASE_SIZE(x) ((x) << S_PERR_BASE_SIZE)
#define F_PERR_BASE_SIZE V_PERR_BASE_SIZE(1U)
#define S_PERR_DBP_HINT_FL_FIFO 24
#define V_PERR_DBP_HINT_FL_FIFO(x) ((x) << S_PERR_DBP_HINT_FL_FIFO)
#define F_PERR_DBP_HINT_FL_FIFO V_PERR_DBP_HINT_FL_FIFO(1U)
#define S_PERR_EGR_DBP_TX_COAL 23
#define V_PERR_EGR_DBP_TX_COAL(x) ((x) << S_PERR_EGR_DBP_TX_COAL)
#define F_PERR_EGR_DBP_TX_COAL V_PERR_EGR_DBP_TX_COAL(1U)
#define S_PERR_DBP_FL_FIFO 22
#define V_PERR_DBP_FL_FIFO(x) ((x) << S_PERR_DBP_FL_FIFO)
#define F_PERR_DBP_FL_FIFO V_PERR_DBP_FL_FIFO(1U)
#define S_PERR_PC_DBP2 15
#define V_PERR_PC_DBP2(x) ((x) << S_PERR_PC_DBP2)
#define F_PERR_PC_DBP2 V_PERR_PC_DBP2(1U)
#define S_DEQ_LL_PERR 21
#define V_DEQ_LL_PERR(x) ((x) << S_DEQ_LL_PERR)
#define F_DEQ_LL_PERR V_DEQ_LL_PERR(1U)
#define S_ENQ_PERR 20
#define V_ENQ_PERR(x) ((x) << S_ENQ_PERR)
#define F_ENQ_PERR V_ENQ_PERR(1U)
#define S_DEQ_OUT_PERR 19
#define V_DEQ_OUT_PERR(x) ((x) << S_DEQ_OUT_PERR)
#define F_DEQ_OUT_PERR V_DEQ_OUT_PERR(1U)
#define S_BUF_PERR 18
#define V_BUF_PERR(x) ((x) << S_BUF_PERR)
#define F_BUF_PERR V_BUF_PERR(1U)
#define S_PERR_DB_FIFO 3
#define V_PERR_DB_FIFO(x) ((x) << S_PERR_DB_FIFO)
#define F_PERR_DB_FIFO V_PERR_DB_FIFO(1U)
#define A_SGE_INT_ENABLE2 0x1034
#define A_SGE_PERR_ENABLE2 0x1038
#define A_SGE_INT_CAUSE3 0x103c
#define S_ERR_FLM_DBP 31
#define V_ERR_FLM_DBP(x) ((x) << S_ERR_FLM_DBP)
#define F_ERR_FLM_DBP V_ERR_FLM_DBP(1U)
#define S_ERR_FLM_IDMA1 30
#define V_ERR_FLM_IDMA1(x) ((x) << S_ERR_FLM_IDMA1)
#define F_ERR_FLM_IDMA1 V_ERR_FLM_IDMA1(1U)
#define S_ERR_FLM_IDMA0 29
#define V_ERR_FLM_IDMA0(x) ((x) << S_ERR_FLM_IDMA0)
#define F_ERR_FLM_IDMA0 V_ERR_FLM_IDMA0(1U)
#define S_ERR_FLM_HINT 28
#define V_ERR_FLM_HINT(x) ((x) << S_ERR_FLM_HINT)
#define F_ERR_FLM_HINT V_ERR_FLM_HINT(1U)
#define S_ERR_PCIE_ERROR3 27
#define V_ERR_PCIE_ERROR3(x) ((x) << S_ERR_PCIE_ERROR3)
#define F_ERR_PCIE_ERROR3 V_ERR_PCIE_ERROR3(1U)
#define S_ERR_PCIE_ERROR2 26
#define V_ERR_PCIE_ERROR2(x) ((x) << S_ERR_PCIE_ERROR2)
#define F_ERR_PCIE_ERROR2 V_ERR_PCIE_ERROR2(1U)
#define S_ERR_PCIE_ERROR1 25
#define V_ERR_PCIE_ERROR1(x) ((x) << S_ERR_PCIE_ERROR1)
#define F_ERR_PCIE_ERROR1 V_ERR_PCIE_ERROR1(1U)
#define S_ERR_PCIE_ERROR0 24
#define V_ERR_PCIE_ERROR0(x) ((x) << S_ERR_PCIE_ERROR0)
#define F_ERR_PCIE_ERROR0 V_ERR_PCIE_ERROR0(1U)
#define S_ERR_TIMER_ABOVE_MAX_QID 23
#define V_ERR_TIMER_ABOVE_MAX_QID(x) ((x) << S_ERR_TIMER_ABOVE_MAX_QID)
#define F_ERR_TIMER_ABOVE_MAX_QID V_ERR_TIMER_ABOVE_MAX_QID(1U)
#define S_ERR_CPL_EXCEED_IQE_SIZE 22
#define V_ERR_CPL_EXCEED_IQE_SIZE(x) ((x) << S_ERR_CPL_EXCEED_IQE_SIZE)
#define F_ERR_CPL_EXCEED_IQE_SIZE V_ERR_CPL_EXCEED_IQE_SIZE(1U)
#define S_ERR_INVALID_CIDX_INC 21
#define V_ERR_INVALID_CIDX_INC(x) ((x) << S_ERR_INVALID_CIDX_INC)
#define F_ERR_INVALID_CIDX_INC V_ERR_INVALID_CIDX_INC(1U)
#define S_ERR_ITP_TIME_PAUSED 20
#define V_ERR_ITP_TIME_PAUSED(x) ((x) << S_ERR_ITP_TIME_PAUSED)
#define F_ERR_ITP_TIME_PAUSED V_ERR_ITP_TIME_PAUSED(1U)
#define S_ERR_CPL_OPCODE_0 19
#define V_ERR_CPL_OPCODE_0(x) ((x) << S_ERR_CPL_OPCODE_0)
#define F_ERR_CPL_OPCODE_0 V_ERR_CPL_OPCODE_0(1U)
#define S_ERR_DROPPED_DB 18
#define V_ERR_DROPPED_DB(x) ((x) << S_ERR_DROPPED_DB)
#define F_ERR_DROPPED_DB V_ERR_DROPPED_DB(1U)
#define S_ERR_DATA_CPL_ON_HIGH_QID1 17
#define V_ERR_DATA_CPL_ON_HIGH_QID1(x) ((x) << S_ERR_DATA_CPL_ON_HIGH_QID1)
#define F_ERR_DATA_CPL_ON_HIGH_QID1 V_ERR_DATA_CPL_ON_HIGH_QID1(1U)
#define S_ERR_DATA_CPL_ON_HIGH_QID0 16
#define V_ERR_DATA_CPL_ON_HIGH_QID0(x) ((x) << S_ERR_DATA_CPL_ON_HIGH_QID0)
#define F_ERR_DATA_CPL_ON_HIGH_QID0 V_ERR_DATA_CPL_ON_HIGH_QID0(1U)
#define S_ERR_BAD_DB_PIDX3 15
#define V_ERR_BAD_DB_PIDX3(x) ((x) << S_ERR_BAD_DB_PIDX3)
#define F_ERR_BAD_DB_PIDX3 V_ERR_BAD_DB_PIDX3(1U)
#define S_ERR_BAD_DB_PIDX2 14
#define V_ERR_BAD_DB_PIDX2(x) ((x) << S_ERR_BAD_DB_PIDX2)
#define F_ERR_BAD_DB_PIDX2 V_ERR_BAD_DB_PIDX2(1U)
#define S_ERR_BAD_DB_PIDX1 13
#define V_ERR_BAD_DB_PIDX1(x) ((x) << S_ERR_BAD_DB_PIDX1)
#define F_ERR_BAD_DB_PIDX1 V_ERR_BAD_DB_PIDX1(1U)
#define S_ERR_BAD_DB_PIDX0 12
#define V_ERR_BAD_DB_PIDX0(x) ((x) << S_ERR_BAD_DB_PIDX0)
#define F_ERR_BAD_DB_PIDX0 V_ERR_BAD_DB_PIDX0(1U)
#define S_ERR_ING_PCIE_CHAN 11
#define V_ERR_ING_PCIE_CHAN(x) ((x) << S_ERR_ING_PCIE_CHAN)
#define F_ERR_ING_PCIE_CHAN V_ERR_ING_PCIE_CHAN(1U)
#define S_ERR_ING_CTXT_PRIO 10
#define V_ERR_ING_CTXT_PRIO(x) ((x) << S_ERR_ING_CTXT_PRIO)
#define F_ERR_ING_CTXT_PRIO V_ERR_ING_CTXT_PRIO(1U)
#define S_ERR_EGR_CTXT_PRIO 9
#define V_ERR_EGR_CTXT_PRIO(x) ((x) << S_ERR_EGR_CTXT_PRIO)
#define F_ERR_EGR_CTXT_PRIO V_ERR_EGR_CTXT_PRIO(1U)
#define S_DBFIFO_HP_INT 8
#define V_DBFIFO_HP_INT(x) ((x) << S_DBFIFO_HP_INT)
#define F_DBFIFO_HP_INT V_DBFIFO_HP_INT(1U)
#define S_DBFIFO_LP_INT 7
#define V_DBFIFO_LP_INT(x) ((x) << S_DBFIFO_LP_INT)
#define F_DBFIFO_LP_INT V_DBFIFO_LP_INT(1U)
#define S_REG_ADDRESS_ERR 6
#define V_REG_ADDRESS_ERR(x) ((x) << S_REG_ADDRESS_ERR)
#define F_REG_ADDRESS_ERR V_REG_ADDRESS_ERR(1U)
#define S_INGRESS_SIZE_ERR 5
#define V_INGRESS_SIZE_ERR(x) ((x) << S_INGRESS_SIZE_ERR)
#define F_INGRESS_SIZE_ERR V_INGRESS_SIZE_ERR(1U)
#define S_EGRESS_SIZE_ERR 4
#define V_EGRESS_SIZE_ERR(x) ((x) << S_EGRESS_SIZE_ERR)
#define F_EGRESS_SIZE_ERR V_EGRESS_SIZE_ERR(1U)
#define S_ERR_INV_CTXT3 3
#define V_ERR_INV_CTXT3(x) ((x) << S_ERR_INV_CTXT3)
#define F_ERR_INV_CTXT3 V_ERR_INV_CTXT3(1U)
#define S_ERR_INV_CTXT2 2
#define V_ERR_INV_CTXT2(x) ((x) << S_ERR_INV_CTXT2)
#define F_ERR_INV_CTXT2 V_ERR_INV_CTXT2(1U)
#define S_ERR_INV_CTXT1 1
#define V_ERR_INV_CTXT1(x) ((x) << S_ERR_INV_CTXT1)
#define F_ERR_INV_CTXT1 V_ERR_INV_CTXT1(1U)
#define S_ERR_INV_CTXT0 0
#define V_ERR_INV_CTXT0(x) ((x) << S_ERR_INV_CTXT0)
#define F_ERR_INV_CTXT0 V_ERR_INV_CTXT0(1U)
#define S_DBP_TBUF_FULL 8
#define V_DBP_TBUF_FULL(x) ((x) << S_DBP_TBUF_FULL)
#define F_DBP_TBUF_FULL V_DBP_TBUF_FULL(1U)
#define S_FATAL_WRE_LEN 7
#define V_FATAL_WRE_LEN(x) ((x) << S_FATAL_WRE_LEN)
#define F_FATAL_WRE_LEN V_FATAL_WRE_LEN(1U)
#define A_SGE_INT_ENABLE3 0x1040
#define A_SGE_FL_BUFFER_SIZE0 0x1044
#define S_SIZE 4
#define M_SIZE 0xfffffffU
#define V_SIZE(x) ((x) << S_SIZE)
#define G_SIZE(x) (((x) >> S_SIZE) & M_SIZE)
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE1 0x1048
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE2 0x104c
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE3 0x1050
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE4 0x1054
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE5 0x1058
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE6 0x105c
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE7 0x1060
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE8 0x1064
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE9 0x1068
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE10 0x106c
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE11 0x1070
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE12 0x1074
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE13 0x1078
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE14 0x107c
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_FL_BUFFER_SIZE15 0x1080
#define S_T6_SIZE 4
#define M_T6_SIZE 0xfffffU
#define V_T6_SIZE(x) ((x) << S_T6_SIZE)
#define G_T6_SIZE(x) (((x) >> S_T6_SIZE) & M_T6_SIZE)
#define A_SGE_DBQ_CTXT_BADDR 0x1084
#define S_BASEADDR 3
#define M_BASEADDR 0x1fffffffU
#define V_BASEADDR(x) ((x) << S_BASEADDR)
#define G_BASEADDR(x) (((x) >> S_BASEADDR) & M_BASEADDR)
#define A_SGE_IMSG_CTXT_BADDR 0x1088
#define A_SGE_FLM_CACHE_BADDR 0x108c
#define A_SGE_FLM_CFG 0x1090
#define S_OPMODE 26
#define M_OPMODE 0x3fU
#define V_OPMODE(x) ((x) << S_OPMODE)
#define G_OPMODE(x) (((x) >> S_OPMODE) & M_OPMODE)
#define S_NOHDR 18
#define V_NOHDR(x) ((x) << S_NOHDR)
#define F_NOHDR V_NOHDR(1U)
#define S_CACHEPTRCNT 16
#define M_CACHEPTRCNT 0x3U
#define V_CACHEPTRCNT(x) ((x) << S_CACHEPTRCNT)
#define G_CACHEPTRCNT(x) (((x) >> S_CACHEPTRCNT) & M_CACHEPTRCNT)
#define S_EDRAMPTRCNT 14
#define M_EDRAMPTRCNT 0x3U
#define V_EDRAMPTRCNT(x) ((x) << S_EDRAMPTRCNT)
#define G_EDRAMPTRCNT(x) (((x) >> S_EDRAMPTRCNT) & M_EDRAMPTRCNT)
#define S_HDRSTARTFLQ 11
#define M_HDRSTARTFLQ 0x7U
#define V_HDRSTARTFLQ(x) ((x) << S_HDRSTARTFLQ)
#define G_HDRSTARTFLQ(x) (((x) >> S_HDRSTARTFLQ) & M_HDRSTARTFLQ)
#define S_FETCHTHRESH 6
#define M_FETCHTHRESH 0x1fU
#define V_FETCHTHRESH(x) ((x) << S_FETCHTHRESH)
#define G_FETCHTHRESH(x) (((x) >> S_FETCHTHRESH) & M_FETCHTHRESH)
#define S_CREDITCNT 4
#define M_CREDITCNT 0x3U
#define V_CREDITCNT(x) ((x) << S_CREDITCNT)
#define G_CREDITCNT(x) (((x) >> S_CREDITCNT) & M_CREDITCNT)
#define S_NOEDRAM 0
#define V_NOEDRAM(x) ((x) << S_NOEDRAM)
#define F_NOEDRAM V_NOEDRAM(1U)
#define S_CREDITCNTPACKING 2
#define M_CREDITCNTPACKING 0x3U
#define V_CREDITCNTPACKING(x) ((x) << S_CREDITCNTPACKING)
#define G_CREDITCNTPACKING(x) (((x) >> S_CREDITCNTPACKING) & M_CREDITCNTPACKING)
#define S_NULLPTR 20
#define M_NULLPTR 0xfU
#define V_NULLPTR(x) ((x) << S_NULLPTR)
#define G_NULLPTR(x) (((x) >> S_NULLPTR) & M_NULLPTR)
#define S_NULLPTREN 19
#define V_NULLPTREN(x) ((x) << S_NULLPTREN)
#define F_NULLPTREN V_NULLPTREN(1U)
#define A_SGE_CONM_CTRL 0x1094
#define S_EGRTHRESHOLD 8
#define M_EGRTHRESHOLD 0x3fU
#define V_EGRTHRESHOLD(x) ((x) << S_EGRTHRESHOLD)
#define G_EGRTHRESHOLD(x) (((x) >> S_EGRTHRESHOLD) & M_EGRTHRESHOLD)
#define S_INGTHRESHOLD 2
#define M_INGTHRESHOLD 0x3fU
#define V_INGTHRESHOLD(x) ((x) << S_INGTHRESHOLD)
#define G_INGTHRESHOLD(x) (((x) >> S_INGTHRESHOLD) & M_INGTHRESHOLD)
#define S_MPS_ENABLE 1
#define V_MPS_ENABLE(x) ((x) << S_MPS_ENABLE)
#define F_MPS_ENABLE V_MPS_ENABLE(1U)
#define S_TP_ENABLE 0
#define V_TP_ENABLE(x) ((x) << S_TP_ENABLE)
#define F_TP_ENABLE V_TP_ENABLE(1U)
#define S_EGRTHRESHOLDPACKING 14
#define M_EGRTHRESHOLDPACKING 0x3fU
#define V_EGRTHRESHOLDPACKING(x) ((x) << S_EGRTHRESHOLDPACKING)
#define G_EGRTHRESHOLDPACKING(x) (((x) >> S_EGRTHRESHOLDPACKING) & M_EGRTHRESHOLDPACKING)
#define S_T6_EGRTHRESHOLDPACKING 16
#define M_T6_EGRTHRESHOLDPACKING 0xffU
#define V_T6_EGRTHRESHOLDPACKING(x) ((x) << S_T6_EGRTHRESHOLDPACKING)
#define G_T6_EGRTHRESHOLDPACKING(x) (((x) >> S_T6_EGRTHRESHOLDPACKING) & M_T6_EGRTHRESHOLDPACKING)
#define S_T6_EGRTHRESHOLD 8
#define M_T6_EGRTHRESHOLD 0xffU
#define V_T6_EGRTHRESHOLD(x) ((x) << S_T6_EGRTHRESHOLD)
#define G_T6_EGRTHRESHOLD(x) (((x) >> S_T6_EGRTHRESHOLD) & M_T6_EGRTHRESHOLD)
#define A_SGE_TIMESTAMP_LO 0x1098
#define A_SGE_TIMESTAMP_HI 0x109c
#define S_TSOP 28
#define M_TSOP 0x3U
#define V_TSOP(x) ((x) << S_TSOP)
#define G_TSOP(x) (((x) >> S_TSOP) & M_TSOP)
#define S_TSVAL 0
#define M_TSVAL 0xfffffffU
#define V_TSVAL(x) ((x) << S_TSVAL)
#define G_TSVAL(x) (((x) >> S_TSVAL) & M_TSVAL)
#define A_SGE_INGRESS_RX_THRESHOLD 0x10a0
#define S_THRESHOLD_0 24
#define M_THRESHOLD_0 0x3fU
#define V_THRESHOLD_0(x) ((x) << S_THRESHOLD_0)
#define G_THRESHOLD_0(x) (((x) >> S_THRESHOLD_0) & M_THRESHOLD_0)
#define S_THRESHOLD_1 16
#define M_THRESHOLD_1 0x3fU
#define V_THRESHOLD_1(x) ((x) << S_THRESHOLD_1)
#define G_THRESHOLD_1(x) (((x) >> S_THRESHOLD_1) & M_THRESHOLD_1)
#define S_THRESHOLD_2 8
#define M_THRESHOLD_2 0x3fU
#define V_THRESHOLD_2(x) ((x) << S_THRESHOLD_2)
#define G_THRESHOLD_2(x) (((x) >> S_THRESHOLD_2) & M_THRESHOLD_2)
#define S_THRESHOLD_3 0
#define M_THRESHOLD_3 0x3fU
#define V_THRESHOLD_3(x) ((x) << S_THRESHOLD_3)
#define G_THRESHOLD_3(x) (((x) >> S_THRESHOLD_3) & M_THRESHOLD_3)
#define A_SGE_DBFIFO_STATUS 0x10a4
#define S_HP_INT_THRESH 28
#define M_HP_INT_THRESH 0xfU
#define V_HP_INT_THRESH(x) ((x) << S_HP_INT_THRESH)
#define G_HP_INT_THRESH(x) (((x) >> S_HP_INT_THRESH) & M_HP_INT_THRESH)
#define S_HP_COUNT 16
#define M_HP_COUNT 0x7ffU
#define V_HP_COUNT(x) ((x) << S_HP_COUNT)
#define G_HP_COUNT(x) (((x) >> S_HP_COUNT) & M_HP_COUNT)
#define S_LP_INT_THRESH 12
#define M_LP_INT_THRESH 0xfU
#define V_LP_INT_THRESH(x) ((x) << S_LP_INT_THRESH)
#define G_LP_INT_THRESH(x) (((x) >> S_LP_INT_THRESH) & M_LP_INT_THRESH)
#define S_LP_COUNT 0
#define M_LP_COUNT 0x7ffU
#define V_LP_COUNT(x) ((x) << S_LP_COUNT)
#define G_LP_COUNT(x) (((x) >> S_LP_COUNT) & M_LP_COUNT)
#define S_BAR2VALID 31
#define V_BAR2VALID(x) ((x) << S_BAR2VALID)
#define F_BAR2VALID V_BAR2VALID(1U)
#define S_BAR2FULL 30
#define V_BAR2FULL(x) ((x) << S_BAR2FULL)
#define F_BAR2FULL V_BAR2FULL(1U)
#define S_LP_INT_THRESH_T5 18
#define M_LP_INT_THRESH_T5 0xfffU
#define V_LP_INT_THRESH_T5(x) ((x) << S_LP_INT_THRESH_T5)
#define G_LP_INT_THRESH_T5(x) (((x) >> S_LP_INT_THRESH_T5) & M_LP_INT_THRESH_T5)
#define S_LP_COUNT_T5 0
#define M_LP_COUNT_T5 0x3ffffU
#define V_LP_COUNT_T5(x) ((x) << S_LP_COUNT_T5)
#define G_LP_COUNT_T5(x) (((x) >> S_LP_COUNT_T5) & M_LP_COUNT_T5)
#define S_VFIFO_CNT 15
#define M_VFIFO_CNT 0x1ffffU
#define V_VFIFO_CNT(x) ((x) << S_VFIFO_CNT)
#define G_VFIFO_CNT(x) (((x) >> S_VFIFO_CNT) & M_VFIFO_CNT)
#define S_COAL_CTL_FIFO_CNT 8
#define M_COAL_CTL_FIFO_CNT 0x3fU
#define V_COAL_CTL_FIFO_CNT(x) ((x) << S_COAL_CTL_FIFO_CNT)
#define G_COAL_CTL_FIFO_CNT(x) (((x) >> S_COAL_CTL_FIFO_CNT) & M_COAL_CTL_FIFO_CNT)
#define S_MERGE_FIFO_CNT 0
#define M_MERGE_FIFO_CNT 0x3fU
#define V_MERGE_FIFO_CNT(x) ((x) << S_MERGE_FIFO_CNT)
#define G_MERGE_FIFO_CNT(x) (((x) >> S_MERGE_FIFO_CNT) & M_MERGE_FIFO_CNT)
#define A_SGE_DOORBELL_CONTROL 0x10a8
#define S_HINTDEPTHCTL 27
#define M_HINTDEPTHCTL 0x1fU
#define V_HINTDEPTHCTL(x) ((x) << S_HINTDEPTHCTL)
#define G_HINTDEPTHCTL(x) (((x) >> S_HINTDEPTHCTL) & M_HINTDEPTHCTL)
#define S_NOCOALESCE 26
#define V_NOCOALESCE(x) ((x) << S_NOCOALESCE)
#define F_NOCOALESCE V_NOCOALESCE(1U)
#define S_HP_WEIGHT 24
#define M_HP_WEIGHT 0x3U
#define V_HP_WEIGHT(x) ((x) << S_HP_WEIGHT)
#define G_HP_WEIGHT(x) (((x) >> S_HP_WEIGHT) & M_HP_WEIGHT)
#define S_HP_DISABLE 23
#define V_HP_DISABLE(x) ((x) << S_HP_DISABLE)
#define F_HP_DISABLE V_HP_DISABLE(1U)
#define S_FORCEUSERDBTOLP 22
#define V_FORCEUSERDBTOLP(x) ((x) << S_FORCEUSERDBTOLP)
#define F_FORCEUSERDBTOLP V_FORCEUSERDBTOLP(1U)
#define S_FORCEVFPF0DBTOLP 21
#define V_FORCEVFPF0DBTOLP(x) ((x) << S_FORCEVFPF0DBTOLP)
#define F_FORCEVFPF0DBTOLP V_FORCEVFPF0DBTOLP(1U)
#define S_FORCEVFPF1DBTOLP 20
#define V_FORCEVFPF1DBTOLP(x) ((x) << S_FORCEVFPF1DBTOLP)
#define F_FORCEVFPF1DBTOLP V_FORCEVFPF1DBTOLP(1U)
#define S_FORCEVFPF2DBTOLP 19
#define V_FORCEVFPF2DBTOLP(x) ((x) << S_FORCEVFPF2DBTOLP)
#define F_FORCEVFPF2DBTOLP V_FORCEVFPF2DBTOLP(1U)
#define S_FORCEVFPF3DBTOLP 18
#define V_FORCEVFPF3DBTOLP(x) ((x) << S_FORCEVFPF3DBTOLP)
#define F_FORCEVFPF3DBTOLP V_FORCEVFPF3DBTOLP(1U)
#define S_FORCEVFPF4DBTOLP 17
#define V_FORCEVFPF4DBTOLP(x) ((x) << S_FORCEVFPF4DBTOLP)
#define F_FORCEVFPF4DBTOLP V_FORCEVFPF4DBTOLP(1U)
#define S_FORCEVFPF5DBTOLP 16
#define V_FORCEVFPF5DBTOLP(x) ((x) << S_FORCEVFPF5DBTOLP)
#define F_FORCEVFPF5DBTOLP V_FORCEVFPF5DBTOLP(1U)
#define S_FORCEVFPF6DBTOLP 15
#define V_FORCEVFPF6DBTOLP(x) ((x) << S_FORCEVFPF6DBTOLP)
#define F_FORCEVFPF6DBTOLP V_FORCEVFPF6DBTOLP(1U)
#define S_FORCEVFPF7DBTOLP 14
#define V_FORCEVFPF7DBTOLP(x) ((x) << S_FORCEVFPF7DBTOLP)
#define F_FORCEVFPF7DBTOLP V_FORCEVFPF7DBTOLP(1U)
#define S_ENABLE_DROP 13
#define V_ENABLE_DROP(x) ((x) << S_ENABLE_DROP)
#define F_ENABLE_DROP V_ENABLE_DROP(1U)
#define S_DROP_TIMEOUT 1
#define M_DROP_TIMEOUT 0xfffU
#define V_DROP_TIMEOUT(x) ((x) << S_DROP_TIMEOUT)
#define G_DROP_TIMEOUT(x) (((x) >> S_DROP_TIMEOUT) & M_DROP_TIMEOUT)
#define S_DROPPED_DB 0
#define V_DROPPED_DB(x) ((x) << S_DROPPED_DB)
#define F_DROPPED_DB V_DROPPED_DB(1U)
#define S_T6_DROP_TIMEOUT 7
#define M_T6_DROP_TIMEOUT 0x3fU
#define V_T6_DROP_TIMEOUT(x) ((x) << S_T6_DROP_TIMEOUT)
#define G_T6_DROP_TIMEOUT(x) (((x) >> S_T6_DROP_TIMEOUT) & M_T6_DROP_TIMEOUT)
#define S_INVONDBSYNC 6
#define V_INVONDBSYNC(x) ((x) << S_INVONDBSYNC)
#define F_INVONDBSYNC V_INVONDBSYNC(1U)
#define S_INVONGTSSYNC 5
#define V_INVONGTSSYNC(x) ((x) << S_INVONGTSSYNC)
#define F_INVONGTSSYNC V_INVONGTSSYNC(1U)
#define S_DB_DBG_EN 4
#define V_DB_DBG_EN(x) ((x) << S_DB_DBG_EN)
#define F_DB_DBG_EN V_DB_DBG_EN(1U)
#define S_GTS_DBG_TIMER_REG 1
#define M_GTS_DBG_TIMER_REG 0x7U
#define V_GTS_DBG_TIMER_REG(x) ((x) << S_GTS_DBG_TIMER_REG)
#define G_GTS_DBG_TIMER_REG(x) (((x) >> S_GTS_DBG_TIMER_REG) & M_GTS_DBG_TIMER_REG)
#define S_GTS_DBG_EN 0
#define V_GTS_DBG_EN(x) ((x) << S_GTS_DBG_EN)
#define F_GTS_DBG_EN V_GTS_DBG_EN(1U)
#define A_SGE_DROPPED_DOORBELL 0x10ac
#define A_SGE_DOORBELL_THROTTLE_CONTROL 0x10b0
#define S_THROTTLE_COUNT 1
#define M_THROTTLE_COUNT 0xfffU
#define V_THROTTLE_COUNT(x) ((x) << S_THROTTLE_COUNT)
#define G_THROTTLE_COUNT(x) (((x) >> S_THROTTLE_COUNT) & M_THROTTLE_COUNT)
#define S_THROTTLE_ENABLE 0
#define V_THROTTLE_ENABLE(x) ((x) << S_THROTTLE_ENABLE)
#define F_THROTTLE_ENABLE V_THROTTLE_ENABLE(1U)
#define S_BAR2THROTTLECOUNT 16
#define M_BAR2THROTTLECOUNT 0xffU
#define V_BAR2THROTTLECOUNT(x) ((x) << S_BAR2THROTTLECOUNT)
#define G_BAR2THROTTLECOUNT(x) (((x) >> S_BAR2THROTTLECOUNT) & M_BAR2THROTTLECOUNT)
#define S_CLRCOALESCEDISABLE 15
#define V_CLRCOALESCEDISABLE(x) ((x) << S_CLRCOALESCEDISABLE)
#define F_CLRCOALESCEDISABLE V_CLRCOALESCEDISABLE(1U)
#define S_OPENBAR2GATEONCE 14
#define V_OPENBAR2GATEONCE(x) ((x) << S_OPENBAR2GATEONCE)
#define F_OPENBAR2GATEONCE V_OPENBAR2GATEONCE(1U)
#define S_FORCEOPENBAR2GATE 13
#define V_FORCEOPENBAR2GATE(x) ((x) << S_FORCEOPENBAR2GATE)
#define F_FORCEOPENBAR2GATE V_FORCEOPENBAR2GATE(1U)
#define A_SGE_ITP_CONTROL 0x10b4
#define S_CRITICAL_TIME 10
#define M_CRITICAL_TIME 0x7fffU
#define V_CRITICAL_TIME(x) ((x) << S_CRITICAL_TIME)
#define G_CRITICAL_TIME(x) (((x) >> S_CRITICAL_TIME) & M_CRITICAL_TIME)
#define S_LL_EMPTY 4
#define M_LL_EMPTY 0x3fU
#define V_LL_EMPTY(x) ((x) << S_LL_EMPTY)
#define G_LL_EMPTY(x) (((x) >> S_LL_EMPTY) & M_LL_EMPTY)
#define S_LL_READ_WAIT_DISABLE 0
#define V_LL_READ_WAIT_DISABLE(x) ((x) << S_LL_READ_WAIT_DISABLE)
#define F_LL_READ_WAIT_DISABLE V_LL_READ_WAIT_DISABLE(1U)
#define S_TSCALE 28
#define M_TSCALE 0xfU
#define V_TSCALE(x) ((x) << S_TSCALE)
#define G_TSCALE(x) (((x) >> S_TSCALE) & M_TSCALE)
#define A_SGE_TIMER_VALUE_0_AND_1 0x10b8
#define S_TIMERVALUE0 16
#define M_TIMERVALUE0 0xffffU
#define V_TIMERVALUE0(x) ((x) << S_TIMERVALUE0)
#define G_TIMERVALUE0(x) (((x) >> S_TIMERVALUE0) & M_TIMERVALUE0)
#define S_TIMERVALUE1 0
#define M_TIMERVALUE1 0xffffU
#define V_TIMERVALUE1(x) ((x) << S_TIMERVALUE1)
#define G_TIMERVALUE1(x) (((x) >> S_TIMERVALUE1) & M_TIMERVALUE1)
#define A_SGE_TIMER_VALUE_2_AND_3 0x10bc
#define S_TIMERVALUE2 16
#define M_TIMERVALUE2 0xffffU
#define V_TIMERVALUE2(x) ((x) << S_TIMERVALUE2)
#define G_TIMERVALUE2(x) (((x) >> S_TIMERVALUE2) & M_TIMERVALUE2)
#define S_TIMERVALUE3 0
#define M_TIMERVALUE3 0xffffU
#define V_TIMERVALUE3(x) ((x) << S_TIMERVALUE3)
#define G_TIMERVALUE3(x) (((x) >> S_TIMERVALUE3) & M_TIMERVALUE3)
#define A_SGE_TIMER_VALUE_4_AND_5 0x10c0
#define S_TIMERVALUE4 16
#define M_TIMERVALUE4 0xffffU
#define V_TIMERVALUE4(x) ((x) << S_TIMERVALUE4)
#define G_TIMERVALUE4(x) (((x) >> S_TIMERVALUE4) & M_TIMERVALUE4)
#define S_TIMERVALUE5 0
#define M_TIMERVALUE5 0xffffU
#define V_TIMERVALUE5(x) ((x) << S_TIMERVALUE5)
#define G_TIMERVALUE5(x) (((x) >> S_TIMERVALUE5) & M_TIMERVALUE5)
#define A_SGE_PD_RSP_CREDIT01 0x10c4
#define S_RSPCREDITEN0 31
#define V_RSPCREDITEN0(x) ((x) << S_RSPCREDITEN0)
#define F_RSPCREDITEN0 V_RSPCREDITEN0(1U)
#define S_MAXTAG0 24
#define M_MAXTAG0 0x7fU
#define V_MAXTAG0(x) ((x) << S_MAXTAG0)
#define G_MAXTAG0(x) (((x) >> S_MAXTAG0) & M_MAXTAG0)
#define S_MAXRSPCNT0 16
#define M_MAXRSPCNT0 0xffU
#define V_MAXRSPCNT0(x) ((x) << S_MAXRSPCNT0)
#define G_MAXRSPCNT0(x) (((x) >> S_MAXRSPCNT0) & M_MAXRSPCNT0)
#define S_RSPCREDITEN1 15
#define V_RSPCREDITEN1(x) ((x) << S_RSPCREDITEN1)
#define F_RSPCREDITEN1 V_RSPCREDITEN1(1U)
#define S_MAXTAG1 8
#define M_MAXTAG1 0x7fU
#define V_MAXTAG1(x) ((x) << S_MAXTAG1)
#define G_MAXTAG1(x) (((x) >> S_MAXTAG1) & M_MAXTAG1)
#define S_MAXRSPCNT1 0
#define M_MAXRSPCNT1 0xffU
#define V_MAXRSPCNT1(x) ((x) << S_MAXRSPCNT1)
#define G_MAXRSPCNT1(x) (((x) >> S_MAXRSPCNT1) & M_MAXRSPCNT1)
#define A_SGE_GK_CONTROL 0x10c4
#define S_EN_FLM_FIFTH 29
#define V_EN_FLM_FIFTH(x) ((x) << S_EN_FLM_FIFTH)
#define F_EN_FLM_FIFTH V_EN_FLM_FIFTH(1U)
#define S_FL_PROG_THRESH 20
#define M_FL_PROG_THRESH 0x1ffU
#define V_FL_PROG_THRESH(x) ((x) << S_FL_PROG_THRESH)
#define G_FL_PROG_THRESH(x) (((x) >> S_FL_PROG_THRESH) & M_FL_PROG_THRESH)
#define S_COAL_ALL_THREAD 19
#define V_COAL_ALL_THREAD(x) ((x) << S_COAL_ALL_THREAD)
#define F_COAL_ALL_THREAD V_COAL_ALL_THREAD(1U)
#define S_EN_PSHB 18
#define V_EN_PSHB(x) ((x) << S_EN_PSHB)
#define F_EN_PSHB V_EN_PSHB(1U)
#define S_EN_DB_FIFTH 17
#define V_EN_DB_FIFTH(x) ((x) << S_EN_DB_FIFTH)
#define F_EN_DB_FIFTH V_EN_DB_FIFTH(1U)
#define S_DB_PROG_THRESH 8
#define M_DB_PROG_THRESH 0x1ffU
#define V_DB_PROG_THRESH(x) ((x) << S_DB_PROG_THRESH)
#define G_DB_PROG_THRESH(x) (((x) >> S_DB_PROG_THRESH) & M_DB_PROG_THRESH)
#define S_100NS_TIMER 0
#define M_100NS_TIMER 0xffU
#define V_100NS_TIMER(x) ((x) << S_100NS_TIMER)
#define G_100NS_TIMER(x) (((x) >> S_100NS_TIMER) & M_100NS_TIMER)
#define A_SGE_PD_RSP_CREDIT23 0x10c8
#define S_RSPCREDITEN2 31
#define V_RSPCREDITEN2(x) ((x) << S_RSPCREDITEN2)
#define F_RSPCREDITEN2 V_RSPCREDITEN2(1U)
#define S_MAXTAG2 24
#define M_MAXTAG2 0x7fU
#define V_MAXTAG2(x) ((x) << S_MAXTAG2)
#define G_MAXTAG2(x) (((x) >> S_MAXTAG2) & M_MAXTAG2)
#define S_MAXRSPCNT2 16
#define M_MAXRSPCNT2 0xffU
#define V_MAXRSPCNT2(x) ((x) << S_MAXRSPCNT2)
#define G_MAXRSPCNT2(x) (((x) >> S_MAXRSPCNT2) & M_MAXRSPCNT2)
#define S_RSPCREDITEN3 15
#define V_RSPCREDITEN3(x) ((x) << S_RSPCREDITEN3)
#define F_RSPCREDITEN3 V_RSPCREDITEN3(1U)
#define S_MAXTAG3 8
#define M_MAXTAG3 0x7fU
#define V_MAXTAG3(x) ((x) << S_MAXTAG3)
#define G_MAXTAG3(x) (((x) >> S_MAXTAG3) & M_MAXTAG3)
#define S_MAXRSPCNT3 0
#define M_MAXRSPCNT3 0xffU
#define V_MAXRSPCNT3(x) ((x) << S_MAXRSPCNT3)
#define G_MAXRSPCNT3(x) (((x) >> S_MAXRSPCNT3) & M_MAXRSPCNT3)
#define A_SGE_GK_CONTROL2 0x10c8
#define S_DBQ_TIMER_TICK 16
#define M_DBQ_TIMER_TICK 0xffffU
#define V_DBQ_TIMER_TICK(x) ((x) << S_DBQ_TIMER_TICK)
#define G_DBQ_TIMER_TICK(x) (((x) >> S_DBQ_TIMER_TICK) & M_DBQ_TIMER_TICK)
#define S_FL_MERGE_CNT_THRESH 8
#define M_FL_MERGE_CNT_THRESH 0xfU
#define V_FL_MERGE_CNT_THRESH(x) ((x) << S_FL_MERGE_CNT_THRESH)
#define G_FL_MERGE_CNT_THRESH(x) (((x) >> S_FL_MERGE_CNT_THRESH) & M_FL_MERGE_CNT_THRESH)
#define S_MERGE_CNT_THRESH 0
#define M_MERGE_CNT_THRESH 0x3fU
#define V_MERGE_CNT_THRESH(x) ((x) << S_MERGE_CNT_THRESH)
#define G_MERGE_CNT_THRESH(x) (((x) >> S_MERGE_CNT_THRESH) & M_MERGE_CNT_THRESH)
#define A_SGE_DEBUG_INDEX 0x10cc
#define A_SGE_DEBUG_DATA_HIGH 0x10d0
#define A_SGE_DEBUG_DATA_LOW 0x10d4
#define A_SGE_REVISION 0x10d8
#define A_SGE_INT_CAUSE4 0x10dc
#define S_ERR_BAD_UPFL_INC_CREDIT3 8
#define V_ERR_BAD_UPFL_INC_CREDIT3(x) ((x) << S_ERR_BAD_UPFL_INC_CREDIT3)
#define F_ERR_BAD_UPFL_INC_CREDIT3 V_ERR_BAD_UPFL_INC_CREDIT3(1U)
#define S_ERR_BAD_UPFL_INC_CREDIT2 7
#define V_ERR_BAD_UPFL_INC_CREDIT2(x) ((x) << S_ERR_BAD_UPFL_INC_CREDIT2)
#define F_ERR_BAD_UPFL_INC_CREDIT2 V_ERR_BAD_UPFL_INC_CREDIT2(1U)
#define S_ERR_BAD_UPFL_INC_CREDIT1 6
#define V_ERR_BAD_UPFL_INC_CREDIT1(x) ((x) << S_ERR_BAD_UPFL_INC_CREDIT1)
#define F_ERR_BAD_UPFL_INC_CREDIT1 V_ERR_BAD_UPFL_INC_CREDIT1(1U)
#define S_ERR_BAD_UPFL_INC_CREDIT0 5
#define V_ERR_BAD_UPFL_INC_CREDIT0(x) ((x) << S_ERR_BAD_UPFL_INC_CREDIT0)
#define F_ERR_BAD_UPFL_INC_CREDIT0 V_ERR_BAD_UPFL_INC_CREDIT0(1U)
#define S_ERR_PHYSADDR_LEN0_IDMA1 4
#define V_ERR_PHYSADDR_LEN0_IDMA1(x) ((x) << S_ERR_PHYSADDR_LEN0_IDMA1)
#define F_ERR_PHYSADDR_LEN0_IDMA1 V_ERR_PHYSADDR_LEN0_IDMA1(1U)
#define S_ERR_PHYSADDR_LEN0_IDMA0 3
#define V_ERR_PHYSADDR_LEN0_IDMA0(x) ((x) << S_ERR_PHYSADDR_LEN0_IDMA0)
#define F_ERR_PHYSADDR_LEN0_IDMA0 V_ERR_PHYSADDR_LEN0_IDMA0(1U)
#define S_ERR_FLM_INVALID_PKT_DROP1 2
#define V_ERR_FLM_INVALID_PKT_DROP1(x) ((x) << S_ERR_FLM_INVALID_PKT_DROP1)
#define F_ERR_FLM_INVALID_PKT_DROP1 V_ERR_FLM_INVALID_PKT_DROP1(1U)
#define S_ERR_FLM_INVALID_PKT_DROP0 1
#define V_ERR_FLM_INVALID_PKT_DROP0(x) ((x) << S_ERR_FLM_INVALID_PKT_DROP0)
#define F_ERR_FLM_INVALID_PKT_DROP0 V_ERR_FLM_INVALID_PKT_DROP0(1U)
#define S_ERR_UNEXPECTED_TIMER 0
#define V_ERR_UNEXPECTED_TIMER(x) ((x) << S_ERR_UNEXPECTED_TIMER)
#define F_ERR_UNEXPECTED_TIMER V_ERR_UNEXPECTED_TIMER(1U)
#define S_BAR2_EGRESS_LEN_OR_ADDR_ERR 29
#define V_BAR2_EGRESS_LEN_OR_ADDR_ERR(x) ((x) << S_BAR2_EGRESS_LEN_OR_ADDR_ERR)
#define F_BAR2_EGRESS_LEN_OR_ADDR_ERR V_BAR2_EGRESS_LEN_OR_ADDR_ERR(1U)
#define S_ERR_CPL_EXCEED_MAX_IQE_SIZE1 28
#define V_ERR_CPL_EXCEED_MAX_IQE_SIZE1(x) ((x) << S_ERR_CPL_EXCEED_MAX_IQE_SIZE1)
#define F_ERR_CPL_EXCEED_MAX_IQE_SIZE1 V_ERR_CPL_EXCEED_MAX_IQE_SIZE1(1U)
#define S_ERR_CPL_EXCEED_MAX_IQE_SIZE0 27
#define V_ERR_CPL_EXCEED_MAX_IQE_SIZE0(x) ((x) << S_ERR_CPL_EXCEED_MAX_IQE_SIZE0)
#define F_ERR_CPL_EXCEED_MAX_IQE_SIZE0 V_ERR_CPL_EXCEED_MAX_IQE_SIZE0(1U)
#define S_ERR_WR_LEN_TOO_LARGE3 26
#define V_ERR_WR_LEN_TOO_LARGE3(x) ((x) << S_ERR_WR_LEN_TOO_LARGE3)
#define F_ERR_WR_LEN_TOO_LARGE3 V_ERR_WR_LEN_TOO_LARGE3(1U)
#define S_ERR_WR_LEN_TOO_LARGE2 25
#define V_ERR_WR_LEN_TOO_LARGE2(x) ((x) << S_ERR_WR_LEN_TOO_LARGE2)
#define F_ERR_WR_LEN_TOO_LARGE2 V_ERR_WR_LEN_TOO_LARGE2(1U)
#define S_ERR_WR_LEN_TOO_LARGE1 24
#define V_ERR_WR_LEN_TOO_LARGE1(x) ((x) << S_ERR_WR_LEN_TOO_LARGE1)
#define F_ERR_WR_LEN_TOO_LARGE1 V_ERR_WR_LEN_TOO_LARGE1(1U)
#define S_ERR_WR_LEN_TOO_LARGE0 23
#define V_ERR_WR_LEN_TOO_LARGE0(x) ((x) << S_ERR_WR_LEN_TOO_LARGE0)
#define F_ERR_WR_LEN_TOO_LARGE0 V_ERR_WR_LEN_TOO_LARGE0(1U)
#define S_ERR_LARGE_MINFETCH_WITH_TXCOAL3 22
#define V_ERR_LARGE_MINFETCH_WITH_TXCOAL3(x) ((x) << S_ERR_LARGE_MINFETCH_WITH_TXCOAL3)
#define F_ERR_LARGE_MINFETCH_WITH_TXCOAL3 V_ERR_LARGE_MINFETCH_WITH_TXCOAL3(1U)
#define S_ERR_LARGE_MINFETCH_WITH_TXCOAL2 21
#define V_ERR_LARGE_MINFETCH_WITH_TXCOAL2(x) ((x) << S_ERR_LARGE_MINFETCH_WITH_TXCOAL2)
#define F_ERR_LARGE_MINFETCH_WITH_TXCOAL2 V_ERR_LARGE_MINFETCH_WITH_TXCOAL2(1U)
#define S_ERR_LARGE_MINFETCH_WITH_TXCOAL1 20
#define V_ERR_LARGE_MINFETCH_WITH_TXCOAL1(x) ((x) << S_ERR_LARGE_MINFETCH_WITH_TXCOAL1)
#define F_ERR_LARGE_MINFETCH_WITH_TXCOAL1 V_ERR_LARGE_MINFETCH_WITH_TXCOAL1(1U)
#define S_ERR_LARGE_MINFETCH_WITH_TXCOAL0 19
#define V_ERR_LARGE_MINFETCH_WITH_TXCOAL0(x) ((x) << S_ERR_LARGE_MINFETCH_WITH_TXCOAL0)
#define F_ERR_LARGE_MINFETCH_WITH_TXCOAL0 V_ERR_LARGE_MINFETCH_WITH_TXCOAL0(1U)
#define S_COAL_WITH_HP_DISABLE_ERR 18
#define V_COAL_WITH_HP_DISABLE_ERR(x) ((x) << S_COAL_WITH_HP_DISABLE_ERR)
#define F_COAL_WITH_HP_DISABLE_ERR V_COAL_WITH_HP_DISABLE_ERR(1U)
#define S_BAR2_EGRESS_COAL0_ERR 17
#define V_BAR2_EGRESS_COAL0_ERR(x) ((x) << S_BAR2_EGRESS_COAL0_ERR)
#define F_BAR2_EGRESS_COAL0_ERR V_BAR2_EGRESS_COAL0_ERR(1U)
#define S_BAR2_EGRESS_SIZE_ERR 16
#define V_BAR2_EGRESS_SIZE_ERR(x) ((x) << S_BAR2_EGRESS_SIZE_ERR)
#define F_BAR2_EGRESS_SIZE_ERR V_BAR2_EGRESS_SIZE_ERR(1U)
#define S_FLM_PC_RSP_ERR 15
#define V_FLM_PC_RSP_ERR(x) ((x) << S_FLM_PC_RSP_ERR)
#define F_FLM_PC_RSP_ERR V_FLM_PC_RSP_ERR(1U)
#define S_DBFIFO_HP_INT_LOW 14
#define V_DBFIFO_HP_INT_LOW(x) ((x) << S_DBFIFO_HP_INT_LOW)
#define F_DBFIFO_HP_INT_LOW V_DBFIFO_HP_INT_LOW(1U)
#define S_DBFIFO_LP_INT_LOW 13
#define V_DBFIFO_LP_INT_LOW(x) ((x) << S_DBFIFO_LP_INT_LOW)
#define F_DBFIFO_LP_INT_LOW V_DBFIFO_LP_INT_LOW(1U)
#define S_DBFIFO_FL_INT_LOW 12
#define V_DBFIFO_FL_INT_LOW(x) ((x) << S_DBFIFO_FL_INT_LOW)
#define F_DBFIFO_FL_INT_LOW V_DBFIFO_FL_INT_LOW(1U)
#define S_DBFIFO_FL_INT 11
#define V_DBFIFO_FL_INT(x) ((x) << S_DBFIFO_FL_INT)
#define F_DBFIFO_FL_INT V_DBFIFO_FL_INT(1U)
#define S_ERR_RX_CPL_PACKET_SIZE1 10
#define V_ERR_RX_CPL_PACKET_SIZE1(x) ((x) << S_ERR_RX_CPL_PACKET_SIZE1)
#define F_ERR_RX_CPL_PACKET_SIZE1 V_ERR_RX_CPL_PACKET_SIZE1(1U)
#define S_ERR_RX_CPL_PACKET_SIZE0 9
#define V_ERR_RX_CPL_PACKET_SIZE0(x) ((x) << S_ERR_RX_CPL_PACKET_SIZE0)
#define F_ERR_RX_CPL_PACKET_SIZE0 V_ERR_RX_CPL_PACKET_SIZE0(1U)
#define S_ERR_ISHIFT_UR1 31
#define V_ERR_ISHIFT_UR1(x) ((x) << S_ERR_ISHIFT_UR1)
#define F_ERR_ISHIFT_UR1 V_ERR_ISHIFT_UR1(1U)
#define S_ERR_ISHIFT_UR0 30
#define V_ERR_ISHIFT_UR0(x) ((x) << S_ERR_ISHIFT_UR0)
#define F_ERR_ISHIFT_UR0 V_ERR_ISHIFT_UR0(1U)
#define S_ERR_TH3_MAX_FETCH 14
#define V_ERR_TH3_MAX_FETCH(x) ((x) << S_ERR_TH3_MAX_FETCH)
#define F_ERR_TH3_MAX_FETCH V_ERR_TH3_MAX_FETCH(1U)
#define S_ERR_TH2_MAX_FETCH 13
#define V_ERR_TH2_MAX_FETCH(x) ((x) << S_ERR_TH2_MAX_FETCH)
#define F_ERR_TH2_MAX_FETCH V_ERR_TH2_MAX_FETCH(1U)
#define S_ERR_TH1_MAX_FETCH 12
#define V_ERR_TH1_MAX_FETCH(x) ((x) << S_ERR_TH1_MAX_FETCH)
#define F_ERR_TH1_MAX_FETCH V_ERR_TH1_MAX_FETCH(1U)
#define S_ERR_TH0_MAX_FETCH 11
#define V_ERR_TH0_MAX_FETCH(x) ((x) << S_ERR_TH0_MAX_FETCH)
#define F_ERR_TH0_MAX_FETCH V_ERR_TH0_MAX_FETCH(1U)
#define A_SGE_INT_ENABLE4 0x10e0
#define A_SGE_STAT_TOTAL 0x10e4
#define A_SGE_STAT_MATCH 0x10e8
#define A_SGE_STAT_CFG 0x10ec
#define S_ITPOPMODE 8
#define V_ITPOPMODE(x) ((x) << S_ITPOPMODE)
#define F_ITPOPMODE V_ITPOPMODE(1U)
#define S_EGRCTXTOPMODE 6
#define M_EGRCTXTOPMODE 0x3U
#define V_EGRCTXTOPMODE(x) ((x) << S_EGRCTXTOPMODE)
#define G_EGRCTXTOPMODE(x) (((x) >> S_EGRCTXTOPMODE) & M_EGRCTXTOPMODE)
#define S_INGCTXTOPMODE 4
#define M_INGCTXTOPMODE 0x3U
#define V_INGCTXTOPMODE(x) ((x) << S_INGCTXTOPMODE)
#define G_INGCTXTOPMODE(x) (((x) >> S_INGCTXTOPMODE) & M_INGCTXTOPMODE)
#define S_STATMODE 2
#define M_STATMODE 0x3U
#define V_STATMODE(x) ((x) << S_STATMODE)
#define G_STATMODE(x) (((x) >> S_STATMODE) & M_STATMODE)
#define S_STATSOURCE 0
#define M_STATSOURCE 0x3U
#define V_STATSOURCE(x) ((x) << S_STATSOURCE)
#define G_STATSOURCE(x) (((x) >> S_STATSOURCE) & M_STATSOURCE)
#define S_STATSOURCE_T5 9
#define M_STATSOURCE_T5 0xfU
#define V_STATSOURCE_T5(x) ((x) << S_STATSOURCE_T5)
#define G_STATSOURCE_T5(x) (((x) >> S_STATSOURCE_T5) & M_STATSOURCE_T5)
#define S_T6_STATMODE 0
#define M_T6_STATMODE 0xfU
#define V_T6_STATMODE(x) ((x) << S_T6_STATMODE)
#define G_T6_STATMODE(x) (((x) >> S_T6_STATMODE) & M_T6_STATMODE)
#define A_SGE_HINT_CFG 0x10f0
#define S_HINTSALLOWEDNOHDR 6
#define M_HINTSALLOWEDNOHDR 0x3fU
#define V_HINTSALLOWEDNOHDR(x) ((x) << S_HINTSALLOWEDNOHDR)
#define G_HINTSALLOWEDNOHDR(x) (((x) >> S_HINTSALLOWEDNOHDR) & M_HINTSALLOWEDNOHDR)
#define S_HINTSALLOWEDHDR 0
#define M_HINTSALLOWEDHDR 0x3fU
#define V_HINTSALLOWEDHDR(x) ((x) << S_HINTSALLOWEDHDR)
#define G_HINTSALLOWEDHDR(x) (((x) >> S_HINTSALLOWEDHDR) & M_HINTSALLOWEDHDR)
#define S_UPCUTOFFTHRESHLP 12
#define M_UPCUTOFFTHRESHLP 0x7ffU
#define V_UPCUTOFFTHRESHLP(x) ((x) << S_UPCUTOFFTHRESHLP)
#define G_UPCUTOFFTHRESHLP(x) (((x) >> S_UPCUTOFFTHRESHLP) & M_UPCUTOFFTHRESHLP)
#define A_SGE_INGRESS_QUEUES_PER_PAGE_PF 0x10f4
#define A_SGE_INGRESS_QUEUES_PER_PAGE_VF 0x10f8
#define A_SGE_PD_WRR_CONFIG 0x10fc
#define S_EDMA_WEIGHT 0
#define M_EDMA_WEIGHT 0x3fU
#define V_EDMA_WEIGHT(x) ((x) << S_EDMA_WEIGHT)
#define G_EDMA_WEIGHT(x) (((x) >> S_EDMA_WEIGHT) & M_EDMA_WEIGHT)
#define A_SGE_ERROR_STATS 0x1100
#define S_UNCAPTURED_ERROR 18
#define V_UNCAPTURED_ERROR(x) ((x) << S_UNCAPTURED_ERROR)
#define F_UNCAPTURED_ERROR V_UNCAPTURED_ERROR(1U)
#define S_ERROR_QID_VALID 17
#define V_ERROR_QID_VALID(x) ((x) << S_ERROR_QID_VALID)
#define F_ERROR_QID_VALID V_ERROR_QID_VALID(1U)
#define S_ERROR_QID 0
#define M_ERROR_QID 0x1ffffU
#define V_ERROR_QID(x) ((x) << S_ERROR_QID)
#define G_ERROR_QID(x) (((x) >> S_ERROR_QID) & M_ERROR_QID)
#define S_CAUSE_REGISTER 24
#define M_CAUSE_REGISTER 0x7U
#define V_CAUSE_REGISTER(x) ((x) << S_CAUSE_REGISTER)
#define G_CAUSE_REGISTER(x) (((x) >> S_CAUSE_REGISTER) & M_CAUSE_REGISTER)
#define S_CAUSE_BIT 19
#define M_CAUSE_BIT 0x1fU
#define V_CAUSE_BIT(x) ((x) << S_CAUSE_BIT)
#define G_CAUSE_BIT(x) (((x) >> S_CAUSE_BIT) & M_CAUSE_BIT)
#define A_SGE_SHARED_TAG_CHAN_CFG 0x1104
#define S_MINTAG3 24
#define M_MINTAG3 0xffU
#define V_MINTAG3(x) ((x) << S_MINTAG3)
#define G_MINTAG3(x) (((x) >> S_MINTAG3) & M_MINTAG3)
#define S_MINTAG2 16
#define M_MINTAG2 0xffU
#define V_MINTAG2(x) ((x) << S_MINTAG2)
#define G_MINTAG2(x) (((x) >> S_MINTAG2) & M_MINTAG2)
#define S_MINTAG1 8
#define M_MINTAG1 0xffU
#define V_MINTAG1(x) ((x) << S_MINTAG1)
#define G_MINTAG1(x) (((x) >> S_MINTAG1) & M_MINTAG1)
#define S_MINTAG0 0
#define M_MINTAG0 0xffU
#define V_MINTAG0(x) ((x) << S_MINTAG0)
#define G_MINTAG0(x) (((x) >> S_MINTAG0) & M_MINTAG0)
#define A_SGE_IDMA0_DROP_CNT 0x1104
#define A_SGE_SHARED_TAG_POOL_CFG 0x1108
#define S_TAGPOOLTOTAL 0
#define M_TAGPOOLTOTAL 0xffU
#define V_TAGPOOLTOTAL(x) ((x) << S_TAGPOOLTOTAL)
#define G_TAGPOOLTOTAL(x) (((x) >> S_TAGPOOLTOTAL) & M_TAGPOOLTOTAL)
#define A_SGE_IDMA1_DROP_CNT 0x1108
#define A_SGE_INT_CAUSE5 0x110c
#define S_ERR_T_RXCRC 31
#define V_ERR_T_RXCRC(x) ((x) << S_ERR_T_RXCRC)
#define F_ERR_T_RXCRC V_ERR_T_RXCRC(1U)
#define S_PERR_MC_RSPDATA 30
#define V_PERR_MC_RSPDATA(x) ((x) << S_PERR_MC_RSPDATA)
#define F_PERR_MC_RSPDATA V_PERR_MC_RSPDATA(1U)
#define S_PERR_PC_RSPDATA 29
#define V_PERR_PC_RSPDATA(x) ((x) << S_PERR_PC_RSPDATA)
#define F_PERR_PC_RSPDATA V_PERR_PC_RSPDATA(1U)
#define S_PERR_PD_RDRSPDATA 28
#define V_PERR_PD_RDRSPDATA(x) ((x) << S_PERR_PD_RDRSPDATA)
#define F_PERR_PD_RDRSPDATA V_PERR_PD_RDRSPDATA(1U)
#define S_PERR_U_RXDATA 27
#define V_PERR_U_RXDATA(x) ((x) << S_PERR_U_RXDATA)
#define F_PERR_U_RXDATA V_PERR_U_RXDATA(1U)
#define S_PERR_UD_RXDATA 26
#define V_PERR_UD_RXDATA(x) ((x) << S_PERR_UD_RXDATA)
#define F_PERR_UD_RXDATA V_PERR_UD_RXDATA(1U)
#define S_PERR_UP_DATA 25
#define V_PERR_UP_DATA(x) ((x) << S_PERR_UP_DATA)
#define F_PERR_UP_DATA V_PERR_UP_DATA(1U)
#define S_PERR_CIM2SGE_RXDATA 24
#define V_PERR_CIM2SGE_RXDATA(x) ((x) << S_PERR_CIM2SGE_RXDATA)
#define F_PERR_CIM2SGE_RXDATA V_PERR_CIM2SGE_RXDATA(1U)
#define S_PERR_HINT_DELAY_FIFO1_T5 23
#define V_PERR_HINT_DELAY_FIFO1_T5(x) ((x) << S_PERR_HINT_DELAY_FIFO1_T5)
#define F_PERR_HINT_DELAY_FIFO1_T5 V_PERR_HINT_DELAY_FIFO1_T5(1U)
#define S_PERR_HINT_DELAY_FIFO0_T5 22
#define V_PERR_HINT_DELAY_FIFO0_T5(x) ((x) << S_PERR_HINT_DELAY_FIFO0_T5)
#define F_PERR_HINT_DELAY_FIFO0_T5 V_PERR_HINT_DELAY_FIFO0_T5(1U)
#define S_PERR_IMSG_PD_FIFO_T5 21
#define V_PERR_IMSG_PD_FIFO_T5(x) ((x) << S_PERR_IMSG_PD_FIFO_T5)
#define F_PERR_IMSG_PD_FIFO_T5 V_PERR_IMSG_PD_FIFO_T5(1U)
#define S_PERR_ULPTX_FIFO1_T5 20
#define V_PERR_ULPTX_FIFO1_T5(x) ((x) << S_PERR_ULPTX_FIFO1_T5)
#define F_PERR_ULPTX_FIFO1_T5 V_PERR_ULPTX_FIFO1_T5(1U)
#define S_PERR_ULPTX_FIFO0_T5 19
#define V_PERR_ULPTX_FIFO0_T5(x) ((x) << S_PERR_ULPTX_FIFO0_T5)
#define F_PERR_ULPTX_FIFO0_T5 V_PERR_ULPTX_FIFO0_T5(1U)
#define S_PERR_IDMA2IMSG_FIFO1_T5 18
#define V_PERR_IDMA2IMSG_FIFO1_T5(x) ((x) << S_PERR_IDMA2IMSG_FIFO1_T5)
#define F_PERR_IDMA2IMSG_FIFO1_T5 V_PERR_IDMA2IMSG_FIFO1_T5(1U)
#define S_PERR_IDMA2IMSG_FIFO0_T5 17
#define V_PERR_IDMA2IMSG_FIFO0_T5(x) ((x) << S_PERR_IDMA2IMSG_FIFO0_T5)
#define F_PERR_IDMA2IMSG_FIFO0_T5 V_PERR_IDMA2IMSG_FIFO0_T5(1U)
#define S_PERR_POINTER_DATA_FIFO0 16
#define V_PERR_POINTER_DATA_FIFO0(x) ((x) << S_PERR_POINTER_DATA_FIFO0)
#define F_PERR_POINTER_DATA_FIFO0 V_PERR_POINTER_DATA_FIFO0(1U)
#define S_PERR_POINTER_DATA_FIFO1 15
#define V_PERR_POINTER_DATA_FIFO1(x) ((x) << S_PERR_POINTER_DATA_FIFO1)
#define F_PERR_POINTER_DATA_FIFO1 V_PERR_POINTER_DATA_FIFO1(1U)
#define S_PERR_POINTER_HDR_FIFO0 14
#define V_PERR_POINTER_HDR_FIFO0(x) ((x) << S_PERR_POINTER_HDR_FIFO0)
#define F_PERR_POINTER_HDR_FIFO0 V_PERR_POINTER_HDR_FIFO0(1U)
#define S_PERR_POINTER_HDR_FIFO1 13
#define V_PERR_POINTER_HDR_FIFO1(x) ((x) << S_PERR_POINTER_HDR_FIFO1)
#define F_PERR_POINTER_HDR_FIFO1 V_PERR_POINTER_HDR_FIFO1(1U)
#define S_PERR_PAYLOAD_FIFO0 12
#define V_PERR_PAYLOAD_FIFO0(x) ((x) << S_PERR_PAYLOAD_FIFO0)
#define F_PERR_PAYLOAD_FIFO0 V_PERR_PAYLOAD_FIFO0(1U)
#define S_PERR_PAYLOAD_FIFO1 11
#define V_PERR_PAYLOAD_FIFO1(x) ((x) << S_PERR_PAYLOAD_FIFO1)
#define F_PERR_PAYLOAD_FIFO1 V_PERR_PAYLOAD_FIFO1(1U)
#define S_PERR_EDMA_INPUT_FIFO3 10
#define V_PERR_EDMA_INPUT_FIFO3(x) ((x) << S_PERR_EDMA_INPUT_FIFO3)
#define F_PERR_EDMA_INPUT_FIFO3 V_PERR_EDMA_INPUT_FIFO3(1U)
#define S_PERR_EDMA_INPUT_FIFO2 9
#define V_PERR_EDMA_INPUT_FIFO2(x) ((x) << S_PERR_EDMA_INPUT_FIFO2)
#define F_PERR_EDMA_INPUT_FIFO2 V_PERR_EDMA_INPUT_FIFO2(1U)
#define S_PERR_EDMA_INPUT_FIFO1 8
#define V_PERR_EDMA_INPUT_FIFO1(x) ((x) << S_PERR_EDMA_INPUT_FIFO1)
#define F_PERR_EDMA_INPUT_FIFO1 V_PERR_EDMA_INPUT_FIFO1(1U)
#define S_PERR_EDMA_INPUT_FIFO0 7
#define V_PERR_EDMA_INPUT_FIFO0(x) ((x) << S_PERR_EDMA_INPUT_FIFO0)
#define F_PERR_EDMA_INPUT_FIFO0 V_PERR_EDMA_INPUT_FIFO0(1U)
#define S_PERR_MGT_BAR2_FIFO 6
#define V_PERR_MGT_BAR2_FIFO(x) ((x) << S_PERR_MGT_BAR2_FIFO)
#define F_PERR_MGT_BAR2_FIFO V_PERR_MGT_BAR2_FIFO(1U)
#define S_PERR_HEADERSPLIT_FIFO1_T5 5
#define V_PERR_HEADERSPLIT_FIFO1_T5(x) ((x) << S_PERR_HEADERSPLIT_FIFO1_T5)
#define F_PERR_HEADERSPLIT_FIFO1_T5 V_PERR_HEADERSPLIT_FIFO1_T5(1U)
#define S_PERR_HEADERSPLIT_FIFO0_T5 4
#define V_PERR_HEADERSPLIT_FIFO0_T5(x) ((x) << S_PERR_HEADERSPLIT_FIFO0_T5)
#define F_PERR_HEADERSPLIT_FIFO0_T5 V_PERR_HEADERSPLIT_FIFO0_T5(1U)
#define S_PERR_CIM_FIFO1 3
#define V_PERR_CIM_FIFO1(x) ((x) << S_PERR_CIM_FIFO1)
#define F_PERR_CIM_FIFO1 V_PERR_CIM_FIFO1(1U)
#define S_PERR_CIM_FIFO0 2
#define V_PERR_CIM_FIFO0(x) ((x) << S_PERR_CIM_FIFO0)
#define F_PERR_CIM_FIFO0 V_PERR_CIM_FIFO0(1U)
#define S_PERR_IDMA_SWITCH_OUTPUT_FIFO1 1
#define V_PERR_IDMA_SWITCH_OUTPUT_FIFO1(x) ((x) << S_PERR_IDMA_SWITCH_OUTPUT_FIFO1)
#define F_PERR_IDMA_SWITCH_OUTPUT_FIFO1 V_PERR_IDMA_SWITCH_OUTPUT_FIFO1(1U)
#define S_PERR_IDMA_SWITCH_OUTPUT_FIFO0 0
#define V_PERR_IDMA_SWITCH_OUTPUT_FIFO0(x) ((x) << S_PERR_IDMA_SWITCH_OUTPUT_FIFO0)
#define F_PERR_IDMA_SWITCH_OUTPUT_FIFO0 V_PERR_IDMA_SWITCH_OUTPUT_FIFO0(1U)
#define A_SGE_INT_ENABLE5 0x1110
#define A_SGE_PERR_ENABLE5 0x1114
#define A_SGE_DBFIFO_STATUS2 0x1118
#define S_FL_INT_THRESH 24
#define M_FL_INT_THRESH 0xfU
#define V_FL_INT_THRESH(x) ((x) << S_FL_INT_THRESH)
#define G_FL_INT_THRESH(x) (((x) >> S_FL_INT_THRESH) & M_FL_INT_THRESH)
#define S_FL_COUNT 14
#define M_FL_COUNT 0x3ffU
#define V_FL_COUNT(x) ((x) << S_FL_COUNT)
#define G_FL_COUNT(x) (((x) >> S_FL_COUNT) & M_FL_COUNT)
#define S_HP_INT_THRESH_T5 10
#define M_HP_INT_THRESH_T5 0xfU
#define V_HP_INT_THRESH_T5(x) ((x) << S_HP_INT_THRESH_T5)
#define G_HP_INT_THRESH_T5(x) (((x) >> S_HP_INT_THRESH_T5) & M_HP_INT_THRESH_T5)
#define S_HP_COUNT_T5 0
#define M_HP_COUNT_T5 0x3ffU
#define V_HP_COUNT_T5(x) ((x) << S_HP_COUNT_T5)
#define G_HP_COUNT_T5(x) (((x) >> S_HP_COUNT_T5) & M_HP_COUNT_T5)
#define A_SGE_FETCH_BURST_MAX_0_AND_1 0x111c
#define S_FETCHBURSTMAX0 16
#define M_FETCHBURSTMAX0 0x3ffU
#define V_FETCHBURSTMAX0(x) ((x) << S_FETCHBURSTMAX0)
#define G_FETCHBURSTMAX0(x) (((x) >> S_FETCHBURSTMAX0) & M_FETCHBURSTMAX0)
#define S_FETCHBURSTMAX1 0
#define M_FETCHBURSTMAX1 0x3ffU
#define V_FETCHBURSTMAX1(x) ((x) << S_FETCHBURSTMAX1)
#define G_FETCHBURSTMAX1(x) (((x) >> S_FETCHBURSTMAX1) & M_FETCHBURSTMAX1)
#define A_SGE_FETCH_BURST_MAX_2_AND_3 0x1120
#define S_FETCHBURSTMAX2 16
#define M_FETCHBURSTMAX2 0x3ffU
#define V_FETCHBURSTMAX2(x) ((x) << S_FETCHBURSTMAX2)
#define G_FETCHBURSTMAX2(x) (((x) >> S_FETCHBURSTMAX2) & M_FETCHBURSTMAX2)
#define S_FETCHBURSTMAX3 0
#define M_FETCHBURSTMAX3 0x3ffU
#define V_FETCHBURSTMAX3(x) ((x) << S_FETCHBURSTMAX3)
#define G_FETCHBURSTMAX3(x) (((x) >> S_FETCHBURSTMAX3) & M_FETCHBURSTMAX3)
#define A_SGE_CONTROL2 0x1124
#define S_UPFLCUTOFFDIS 21
#define V_UPFLCUTOFFDIS(x) ((x) << S_UPFLCUTOFFDIS)
#define F_UPFLCUTOFFDIS V_UPFLCUTOFFDIS(1U)
#define S_RXCPLSIZEAUTOCORRECT 20
#define V_RXCPLSIZEAUTOCORRECT(x) ((x) << S_RXCPLSIZEAUTOCORRECT)
#define F_RXCPLSIZEAUTOCORRECT V_RXCPLSIZEAUTOCORRECT(1U)
#define S_IDMAARBROUNDROBIN 19
#define V_IDMAARBROUNDROBIN(x) ((x) << S_IDMAARBROUNDROBIN)
#define F_IDMAARBROUNDROBIN V_IDMAARBROUNDROBIN(1U)
#define S_INGPACKBOUNDARY 16
#define M_INGPACKBOUNDARY 0x7U
#define V_INGPACKBOUNDARY(x) ((x) << S_INGPACKBOUNDARY)
#define G_INGPACKBOUNDARY(x) (((x) >> S_INGPACKBOUNDARY) & M_INGPACKBOUNDARY)
#define S_CGEN_EGRESS_CONTEXT 15
#define V_CGEN_EGRESS_CONTEXT(x) ((x) << S_CGEN_EGRESS_CONTEXT)
#define F_CGEN_EGRESS_CONTEXT V_CGEN_EGRESS_CONTEXT(1U)
#define S_CGEN_INGRESS_CONTEXT 14
#define V_CGEN_INGRESS_CONTEXT(x) ((x) << S_CGEN_INGRESS_CONTEXT)
#define F_CGEN_INGRESS_CONTEXT V_CGEN_INGRESS_CONTEXT(1U)
#define S_CGEN_IDMA 13
#define V_CGEN_IDMA(x) ((x) << S_CGEN_IDMA)
#define F_CGEN_IDMA V_CGEN_IDMA(1U)
#define S_CGEN_DBP 12
#define V_CGEN_DBP(x) ((x) << S_CGEN_DBP)
#define F_CGEN_DBP V_CGEN_DBP(1U)
#define S_CGEN_EDMA 11
#define V_CGEN_EDMA(x) ((x) << S_CGEN_EDMA)
#define F_CGEN_EDMA V_CGEN_EDMA(1U)
#define S_VFIFO_ENABLE 10
#define V_VFIFO_ENABLE(x) ((x) << S_VFIFO_ENABLE)
#define F_VFIFO_ENABLE V_VFIFO_ENABLE(1U)
#define S_FLM_RESCHEDULE_MODE 9
#define V_FLM_RESCHEDULE_MODE(x) ((x) << S_FLM_RESCHEDULE_MODE)
#define F_FLM_RESCHEDULE_MODE V_FLM_RESCHEDULE_MODE(1U)
#define S_HINTDEPTHCTLFL 4
#define M_HINTDEPTHCTLFL 0x1fU
#define V_HINTDEPTHCTLFL(x) ((x) << S_HINTDEPTHCTLFL)
#define G_HINTDEPTHCTLFL(x) (((x) >> S_HINTDEPTHCTLFL) & M_HINTDEPTHCTLFL)
#define S_FORCE_ORDERING 3
#define V_FORCE_ORDERING(x) ((x) << S_FORCE_ORDERING)
#define F_FORCE_ORDERING V_FORCE_ORDERING(1U)
#define S_TX_COALESCE_SIZE 2
#define V_TX_COALESCE_SIZE(x) ((x) << S_TX_COALESCE_SIZE)
#define F_TX_COALESCE_SIZE V_TX_COALESCE_SIZE(1U)
#define S_COAL_STRICT_CIM_PRI 1
#define V_COAL_STRICT_CIM_PRI(x) ((x) << S_COAL_STRICT_CIM_PRI)
#define F_COAL_STRICT_CIM_PRI V_COAL_STRICT_CIM_PRI(1U)
#define S_TX_COALESCE_PRI 0
#define V_TX_COALESCE_PRI(x) ((x) << S_TX_COALESCE_PRI)
#define F_TX_COALESCE_PRI V_TX_COALESCE_PRI(1U)
#define A_SGE_DEEP_SLEEP 0x1128
#define S_IDMA1_SLEEP_STATUS 11
#define V_IDMA1_SLEEP_STATUS(x) ((x) << S_IDMA1_SLEEP_STATUS)
#define F_IDMA1_SLEEP_STATUS V_IDMA1_SLEEP_STATUS(1U)
#define S_IDMA0_SLEEP_STATUS 10
#define V_IDMA0_SLEEP_STATUS(x) ((x) << S_IDMA0_SLEEP_STATUS)
#define F_IDMA0_SLEEP_STATUS V_IDMA0_SLEEP_STATUS(1U)
#define S_IDMA1_SLEEP_REQ 9
#define V_IDMA1_SLEEP_REQ(x) ((x) << S_IDMA1_SLEEP_REQ)
#define F_IDMA1_SLEEP_REQ V_IDMA1_SLEEP_REQ(1U)
#define S_IDMA0_SLEEP_REQ 8
#define V_IDMA0_SLEEP_REQ(x) ((x) << S_IDMA0_SLEEP_REQ)
#define F_IDMA0_SLEEP_REQ V_IDMA0_SLEEP_REQ(1U)
#define S_EDMA3_SLEEP_STATUS 7
#define V_EDMA3_SLEEP_STATUS(x) ((x) << S_EDMA3_SLEEP_STATUS)
#define F_EDMA3_SLEEP_STATUS V_EDMA3_SLEEP_STATUS(1U)
#define S_EDMA2_SLEEP_STATUS 6
#define V_EDMA2_SLEEP_STATUS(x) ((x) << S_EDMA2_SLEEP_STATUS)
#define F_EDMA2_SLEEP_STATUS V_EDMA2_SLEEP_STATUS(1U)
#define S_EDMA1_SLEEP_STATUS 5
#define V_EDMA1_SLEEP_STATUS(x) ((x) << S_EDMA1_SLEEP_STATUS)
#define F_EDMA1_SLEEP_STATUS V_EDMA1_SLEEP_STATUS(1U)
#define S_EDMA0_SLEEP_STATUS 4
#define V_EDMA0_SLEEP_STATUS(x) ((x) << S_EDMA0_SLEEP_STATUS)
#define F_EDMA0_SLEEP_STATUS V_EDMA0_SLEEP_STATUS(1U)
#define S_EDMA3_SLEEP_REQ 3
#define V_EDMA3_SLEEP_REQ(x) ((x) << S_EDMA3_SLEEP_REQ)
#define F_EDMA3_SLEEP_REQ V_EDMA3_SLEEP_REQ(1U)
#define S_EDMA2_SLEEP_REQ 2
#define V_EDMA2_SLEEP_REQ(x) ((x) << S_EDMA2_SLEEP_REQ)
#define F_EDMA2_SLEEP_REQ V_EDMA2_SLEEP_REQ(1U)
#define S_EDMA1_SLEEP_REQ 1
#define V_EDMA1_SLEEP_REQ(x) ((x) << S_EDMA1_SLEEP_REQ)
#define F_EDMA1_SLEEP_REQ V_EDMA1_SLEEP_REQ(1U)
#define S_EDMA0_SLEEP_REQ 0
#define V_EDMA0_SLEEP_REQ(x) ((x) << S_EDMA0_SLEEP_REQ)
#define F_EDMA0_SLEEP_REQ V_EDMA0_SLEEP_REQ(1U)
#define A_SGE_INT_CAUSE6 0x1128
#define S_ERR_DB_SYNC 21
#define V_ERR_DB_SYNC(x) ((x) << S_ERR_DB_SYNC)
#define F_ERR_DB_SYNC V_ERR_DB_SYNC(1U)
#define S_ERR_GTS_SYNC 20
#define V_ERR_GTS_SYNC(x) ((x) << S_ERR_GTS_SYNC)
#define F_ERR_GTS_SYNC V_ERR_GTS_SYNC(1U)
#define S_FATAL_LARGE_COAL 19
#define V_FATAL_LARGE_COAL(x) ((x) << S_FATAL_LARGE_COAL)
#define F_FATAL_LARGE_COAL V_FATAL_LARGE_COAL(1U)
#define S_PL_BAR2_FRM_ERR 18
#define V_PL_BAR2_FRM_ERR(x) ((x) << S_PL_BAR2_FRM_ERR)
#define F_PL_BAR2_FRM_ERR V_PL_BAR2_FRM_ERR(1U)
#define S_SILENT_DROP_TX_COAL 17
#define V_SILENT_DROP_TX_COAL(x) ((x) << S_SILENT_DROP_TX_COAL)
#define F_SILENT_DROP_TX_COAL V_SILENT_DROP_TX_COAL(1U)
#define S_ERR_INV_CTXT4 16
#define V_ERR_INV_CTXT4(x) ((x) << S_ERR_INV_CTXT4)
#define F_ERR_INV_CTXT4 V_ERR_INV_CTXT4(1U)
#define S_ERR_BAD_DB_PIDX4 15
#define V_ERR_BAD_DB_PIDX4(x) ((x) << S_ERR_BAD_DB_PIDX4)
#define F_ERR_BAD_DB_PIDX4 V_ERR_BAD_DB_PIDX4(1U)
#define S_ERR_BAD_UPFL_INC_CREDIT4 14
#define V_ERR_BAD_UPFL_INC_CREDIT4(x) ((x) << S_ERR_BAD_UPFL_INC_CREDIT4)
#define F_ERR_BAD_UPFL_INC_CREDIT4 V_ERR_BAD_UPFL_INC_CREDIT4(1U)
#define S_FATAL_TAG_MISMATCH 13
#define V_FATAL_TAG_MISMATCH(x) ((x) << S_FATAL_TAG_MISMATCH)
#define F_FATAL_TAG_MISMATCH V_FATAL_TAG_MISMATCH(1U)
#define S_FATAL_ENQ_CTL_RDY 12
#define V_FATAL_ENQ_CTL_RDY(x) ((x) << S_FATAL_ENQ_CTL_RDY)
#define F_FATAL_ENQ_CTL_RDY V_FATAL_ENQ_CTL_RDY(1U)
#define S_ERR_PC_RSP_LEN3 11
#define V_ERR_PC_RSP_LEN3(x) ((x) << S_ERR_PC_RSP_LEN3)
#define F_ERR_PC_RSP_LEN3 V_ERR_PC_RSP_LEN3(1U)
#define S_ERR_PC_RSP_LEN2 10
#define V_ERR_PC_RSP_LEN2(x) ((x) << S_ERR_PC_RSP_LEN2)
#define F_ERR_PC_RSP_LEN2 V_ERR_PC_RSP_LEN2(1U)
#define S_ERR_PC_RSP_LEN1 9
#define V_ERR_PC_RSP_LEN1(x) ((x) << S_ERR_PC_RSP_LEN1)
#define F_ERR_PC_RSP_LEN1 V_ERR_PC_RSP_LEN1(1U)
#define S_ERR_PC_RSP_LEN0 8
#define V_ERR_PC_RSP_LEN0(x) ((x) << S_ERR_PC_RSP_LEN0)
#define F_ERR_PC_RSP_LEN0 V_ERR_PC_RSP_LEN0(1U)
#define S_FATAL_ENQ2LL_VLD 7
#define V_FATAL_ENQ2LL_VLD(x) ((x) << S_FATAL_ENQ2LL_VLD)
#define F_FATAL_ENQ2LL_VLD V_FATAL_ENQ2LL_VLD(1U)
#define S_FATAL_LL_EMPTY 6
#define V_FATAL_LL_EMPTY(x) ((x) << S_FATAL_LL_EMPTY)
#define F_FATAL_LL_EMPTY V_FATAL_LL_EMPTY(1U)
#define S_FATAL_OFF_WDENQ 5
#define V_FATAL_OFF_WDENQ(x) ((x) << S_FATAL_OFF_WDENQ)
#define F_FATAL_OFF_WDENQ V_FATAL_OFF_WDENQ(1U)
#define S_FATAL_DEQ_DRDY 3
#define M_FATAL_DEQ_DRDY 0x3U
#define V_FATAL_DEQ_DRDY(x) ((x) << S_FATAL_DEQ_DRDY)
#define G_FATAL_DEQ_DRDY(x) (((x) >> S_FATAL_DEQ_DRDY) & M_FATAL_DEQ_DRDY)
#define S_FATAL_OUTP_DRDY 1
#define M_FATAL_OUTP_DRDY 0x3U
#define V_FATAL_OUTP_DRDY(x) ((x) << S_FATAL_OUTP_DRDY)
#define G_FATAL_OUTP_DRDY(x) (((x) >> S_FATAL_OUTP_DRDY) & M_FATAL_OUTP_DRDY)
#define S_FATAL_DEQ 0
#define V_FATAL_DEQ(x) ((x) << S_FATAL_DEQ)
#define F_FATAL_DEQ V_FATAL_DEQ(1U)
#define A_SGE_DOORBELL_THROTTLE_THRESHOLD 0x112c
#define S_THROTTLE_THRESHOLD_FL 16
#define M_THROTTLE_THRESHOLD_FL 0xfU
#define V_THROTTLE_THRESHOLD_FL(x) ((x) << S_THROTTLE_THRESHOLD_FL)
#define G_THROTTLE_THRESHOLD_FL(x) (((x) >> S_THROTTLE_THRESHOLD_FL) & M_THROTTLE_THRESHOLD_FL)
#define S_THROTTLE_THRESHOLD_HP 12
#define M_THROTTLE_THRESHOLD_HP 0xfU
#define V_THROTTLE_THRESHOLD_HP(x) ((x) << S_THROTTLE_THRESHOLD_HP)
#define G_THROTTLE_THRESHOLD_HP(x) (((x) >> S_THROTTLE_THRESHOLD_HP) & M_THROTTLE_THRESHOLD_HP)
#define S_THROTTLE_THRESHOLD_LP 0
#define M_THROTTLE_THRESHOLD_LP 0xfffU
#define V_THROTTLE_THRESHOLD_LP(x) ((x) << S_THROTTLE_THRESHOLD_LP)
#define G_THROTTLE_THRESHOLD_LP(x) (((x) >> S_THROTTLE_THRESHOLD_LP) & M_THROTTLE_THRESHOLD_LP)
#define A_SGE_INT_ENABLE6 0x112c
#define A_SGE_DBP_FETCH_THRESHOLD 0x1130
#define S_DBP_FETCH_THRESHOLD_FL 21
#define M_DBP_FETCH_THRESHOLD_FL 0xfU
#define V_DBP_FETCH_THRESHOLD_FL(x) ((x) << S_DBP_FETCH_THRESHOLD_FL)
#define G_DBP_FETCH_THRESHOLD_FL(x) (((x) >> S_DBP_FETCH_THRESHOLD_FL) & M_DBP_FETCH_THRESHOLD_FL)
#define S_DBP_FETCH_THRESHOLD_HP 17
#define M_DBP_FETCH_THRESHOLD_HP 0xfU
#define V_DBP_FETCH_THRESHOLD_HP(x) ((x) << S_DBP_FETCH_THRESHOLD_HP)
#define G_DBP_FETCH_THRESHOLD_HP(x) (((x) >> S_DBP_FETCH_THRESHOLD_HP) & M_DBP_FETCH_THRESHOLD_HP)
#define S_DBP_FETCH_THRESHOLD_LP 5
#define M_DBP_FETCH_THRESHOLD_LP 0xfffU
#define V_DBP_FETCH_THRESHOLD_LP(x) ((x) << S_DBP_FETCH_THRESHOLD_LP)
#define G_DBP_FETCH_THRESHOLD_LP(x) (((x) >> S_DBP_FETCH_THRESHOLD_LP) & M_DBP_FETCH_THRESHOLD_LP)
#define S_DBP_FETCH_THRESHOLD_MODE 4
#define V_DBP_FETCH_THRESHOLD_MODE(x) ((x) << S_DBP_FETCH_THRESHOLD_MODE)
#define F_DBP_FETCH_THRESHOLD_MODE V_DBP_FETCH_THRESHOLD_MODE(1U)
#define S_DBP_FETCH_THRESHOLD_EN3 3
#define V_DBP_FETCH_THRESHOLD_EN3(x) ((x) << S_DBP_FETCH_THRESHOLD_EN3)
#define F_DBP_FETCH_THRESHOLD_EN3 V_DBP_FETCH_THRESHOLD_EN3(1U)
#define S_DBP_FETCH_THRESHOLD_EN2 2
#define V_DBP_FETCH_THRESHOLD_EN2(x) ((x) << S_DBP_FETCH_THRESHOLD_EN2)
#define F_DBP_FETCH_THRESHOLD_EN2 V_DBP_FETCH_THRESHOLD_EN2(1U)
#define S_DBP_FETCH_THRESHOLD_EN1 1
#define V_DBP_FETCH_THRESHOLD_EN1(x) ((x) << S_DBP_FETCH_THRESHOLD_EN1)
#define F_DBP_FETCH_THRESHOLD_EN1 V_DBP_FETCH_THRESHOLD_EN1(1U)
#define S_DBP_FETCH_THRESHOLD_EN0 0
#define V_DBP_FETCH_THRESHOLD_EN0(x) ((x) << S_DBP_FETCH_THRESHOLD_EN0)
#define F_DBP_FETCH_THRESHOLD_EN0 V_DBP_FETCH_THRESHOLD_EN0(1U)
#define A_SGE_DBP_FETCH_THRESHOLD_QUEUE 0x1134
#define S_DBP_FETCH_THRESHOLD_IQ1 16
#define M_DBP_FETCH_THRESHOLD_IQ1 0xffffU
#define V_DBP_FETCH_THRESHOLD_IQ1(x) ((x) << S_DBP_FETCH_THRESHOLD_IQ1)
#define G_DBP_FETCH_THRESHOLD_IQ1(x) (((x) >> S_DBP_FETCH_THRESHOLD_IQ1) & M_DBP_FETCH_THRESHOLD_IQ1)
#define S_DBP_FETCH_THRESHOLD_IQ0 0
#define M_DBP_FETCH_THRESHOLD_IQ0 0xffffU
#define V_DBP_FETCH_THRESHOLD_IQ0(x) ((x) << S_DBP_FETCH_THRESHOLD_IQ0)
#define G_DBP_FETCH_THRESHOLD_IQ0(x) (((x) >> S_DBP_FETCH_THRESHOLD_IQ0) & M_DBP_FETCH_THRESHOLD_IQ0)
#define A_SGE_DBVFIFO_BADDR 0x1138
#define A_SGE_DBVFIFO_SIZE 0x113c
#define S_DBVFIFO_SIZE 6
#define M_DBVFIFO_SIZE 0xfffU
#define V_DBVFIFO_SIZE(x) ((x) << S_DBVFIFO_SIZE)
#define G_DBVFIFO_SIZE(x) (((x) >> S_DBVFIFO_SIZE) & M_DBVFIFO_SIZE)
#define S_T6_DBVFIFO_SIZE 0
#define M_T6_DBVFIFO_SIZE 0x1fffU
#define V_T6_DBVFIFO_SIZE(x) ((x) << S_T6_DBVFIFO_SIZE)
#define G_T6_DBVFIFO_SIZE(x) (((x) >> S_T6_DBVFIFO_SIZE) & M_T6_DBVFIFO_SIZE)
#define A_SGE_DBFIFO_STATUS3 0x1140
#define S_LP_PTRS_EQUAL 21
#define V_LP_PTRS_EQUAL(x) ((x) << S_LP_PTRS_EQUAL)
#define F_LP_PTRS_EQUAL V_LP_PTRS_EQUAL(1U)
#define S_LP_SNAPHOT 20
#define V_LP_SNAPHOT(x) ((x) << S_LP_SNAPHOT)
#define F_LP_SNAPHOT V_LP_SNAPHOT(1U)
#define S_FL_INT_THRESH_LOW 16
#define M_FL_INT_THRESH_LOW 0xfU
#define V_FL_INT_THRESH_LOW(x) ((x) << S_FL_INT_THRESH_LOW)
#define G_FL_INT_THRESH_LOW(x) (((x) >> S_FL_INT_THRESH_LOW) & M_FL_INT_THRESH_LOW)
#define S_HP_INT_THRESH_LOW 12
#define M_HP_INT_THRESH_LOW 0xfU
#define V_HP_INT_THRESH_LOW(x) ((x) << S_HP_INT_THRESH_LOW)
#define G_HP_INT_THRESH_LOW(x) (((x) >> S_HP_INT_THRESH_LOW) & M_HP_INT_THRESH_LOW)
#define S_LP_INT_THRESH_LOW 0
#define M_LP_INT_THRESH_LOW 0xfffU
#define V_LP_INT_THRESH_LOW(x) ((x) << S_LP_INT_THRESH_LOW)
#define G_LP_INT_THRESH_LOW(x) (((x) >> S_LP_INT_THRESH_LOW) & M_LP_INT_THRESH_LOW)
#define A_SGE_CHANGESET 0x1144
#define A_SGE_PC_RSP_ERROR 0x1148
#define A_SGE_TBUF_CONTROL 0x114c
#define S_DBPTBUFRSV1 9
#define M_DBPTBUFRSV1 0x1ffU
#define V_DBPTBUFRSV1(x) ((x) << S_DBPTBUFRSV1)
#define G_DBPTBUFRSV1(x) (((x) >> S_DBPTBUFRSV1) & M_DBPTBUFRSV1)
#define S_DBPTBUFRSV0 0
#define M_DBPTBUFRSV0 0x1ffU
#define V_DBPTBUFRSV0(x) ((x) << S_DBPTBUFRSV0)
#define G_DBPTBUFRSV0(x) (((x) >> S_DBPTBUFRSV0) & M_DBPTBUFRSV0)
#define A_SGE_PC0_REQ_BIST_CMD 0x1180
#define A_SGE_PC0_REQ_BIST_ERROR_CNT 0x1184
#define A_SGE_PC1_REQ_BIST_CMD 0x1190
#define A_SGE_PC1_REQ_BIST_ERROR_CNT 0x1194
#define A_SGE_PC0_RSP_BIST_CMD 0x11a0
#define A_SGE_PC0_RSP_BIST_ERROR_CNT 0x11a4
#define A_SGE_PC1_RSP_BIST_CMD 0x11b0
#define A_SGE_PC1_RSP_BIST_ERROR_CNT 0x11b4
#define A_SGE_CTXT_CMD 0x11fc
#define S_BUSY 31
#define V_BUSY(x) ((x) << S_BUSY)
#define F_BUSY V_BUSY(1U)
#define S_CTXTOP 28
#define M_CTXTOP 0x3U
#define V_CTXTOP(x) ((x) << S_CTXTOP)
#define G_CTXTOP(x) (((x) >> S_CTXTOP) & M_CTXTOP)
#define S_CTXTTYPE 24
#define M_CTXTTYPE 0x3U
#define V_CTXTTYPE(x) ((x) << S_CTXTTYPE)
#define G_CTXTTYPE(x) (((x) >> S_CTXTTYPE) & M_CTXTTYPE)
#define S_CTXTQID 0
#define M_CTXTQID 0x1ffffU
#define V_CTXTQID(x) ((x) << S_CTXTQID)
#define G_CTXTQID(x) (((x) >> S_CTXTQID) & M_CTXTQID)
#define A_SGE_CTXT_DATA0 0x1200
#define A_SGE_CTXT_DATA1 0x1204
#define A_SGE_CTXT_DATA2 0x1208
#define A_SGE_CTXT_DATA3 0x120c
#define A_SGE_CTXT_DATA4 0x1210
#define A_SGE_CTXT_DATA5 0x1214
#define A_SGE_CTXT_DATA6 0x1218
#define A_SGE_CTXT_DATA7 0x121c
#define A_SGE_CTXT_MASK0 0x1220
#define A_SGE_CTXT_MASK1 0x1224
#define A_SGE_CTXT_MASK2 0x1228
#define A_SGE_CTXT_MASK3 0x122c
#define A_SGE_CTXT_MASK4 0x1230
#define A_SGE_CTXT_MASK5 0x1234
#define A_SGE_CTXT_MASK6 0x1238
#define A_SGE_CTXT_MASK7 0x123c
#define A_SGE_QBASE_MAP0 0x1240
#define S_EGRESS0_SIZE 24
#define M_EGRESS0_SIZE 0x1fU
#define V_EGRESS0_SIZE(x) ((x) << S_EGRESS0_SIZE)
#define G_EGRESS0_SIZE(x) (((x) >> S_EGRESS0_SIZE) & M_EGRESS0_SIZE)
#define S_EGRESS1_SIZE 16
#define M_EGRESS1_SIZE 0x1fU
#define V_EGRESS1_SIZE(x) ((x) << S_EGRESS1_SIZE)
#define G_EGRESS1_SIZE(x) (((x) >> S_EGRESS1_SIZE) & M_EGRESS1_SIZE)
#define S_INGRESS0_SIZE 8
#define M_INGRESS0_SIZE 0x1fU
#define V_INGRESS0_SIZE(x) ((x) << S_INGRESS0_SIZE)
#define G_INGRESS0_SIZE(x) (((x) >> S_INGRESS0_SIZE) & M_INGRESS0_SIZE)
#define A_SGE_QBASE_MAP1 0x1244
#define S_EGRESS0_BASE 0
#define M_EGRESS0_BASE 0x1ffffU
#define V_EGRESS0_BASE(x) ((x) << S_EGRESS0_BASE)
#define G_EGRESS0_BASE(x) (((x) >> S_EGRESS0_BASE) & M_EGRESS0_BASE)
#define A_SGE_QBASE_MAP2 0x1248
#define S_EGRESS1_BASE 0
#define M_EGRESS1_BASE 0x1ffffU
#define V_EGRESS1_BASE(x) ((x) << S_EGRESS1_BASE)
#define G_EGRESS1_BASE(x) (((x) >> S_EGRESS1_BASE) & M_EGRESS1_BASE)
#define A_SGE_QBASE_MAP3 0x124c
#define S_INGRESS1_BASE_256VF 16
#define M_INGRESS1_BASE_256VF 0xffffU
#define V_INGRESS1_BASE_256VF(x) ((x) << S_INGRESS1_BASE_256VF)
#define G_INGRESS1_BASE_256VF(x) (((x) >> S_INGRESS1_BASE_256VF) & M_INGRESS1_BASE_256VF)
#define S_INGRESS0_BASE 0
#define M_INGRESS0_BASE 0xffffU
#define V_INGRESS0_BASE(x) ((x) << S_INGRESS0_BASE)
#define G_INGRESS0_BASE(x) (((x) >> S_INGRESS0_BASE) & M_INGRESS0_BASE)
#define A_SGE_QBASE_INDEX 0x1250
#define S_QIDX 0
#define M_QIDX 0x1ffU
#define V_QIDX(x) ((x) << S_QIDX)
#define G_QIDX(x) (((x) >> S_QIDX) & M_QIDX)
#define A_SGE_CONM_CTRL2 0x1254
#define S_FLMTHRESHPACK 8
#define M_FLMTHRESHPACK 0x7fU
#define V_FLMTHRESHPACK(x) ((x) << S_FLMTHRESHPACK)
#define G_FLMTHRESHPACK(x) (((x) >> S_FLMTHRESHPACK) & M_FLMTHRESHPACK)
#define S_FLMTHRESH 0
#define M_FLMTHRESH 0x7fU
#define V_FLMTHRESH(x) ((x) << S_FLMTHRESH)
#define G_FLMTHRESH(x) (((x) >> S_FLMTHRESH) & M_FLMTHRESH)
#define A_SGE_DEBUG_CONM 0x1258
#define S_MPS_CH_CNG 16
#define M_MPS_CH_CNG 0xffffU
#define V_MPS_CH_CNG(x) ((x) << S_MPS_CH_CNG)
#define G_MPS_CH_CNG(x) (((x) >> S_MPS_CH_CNG) & M_MPS_CH_CNG)
#define S_TP_CH_CNG 14
#define M_TP_CH_CNG 0x3U
#define V_TP_CH_CNG(x) ((x) << S_TP_CH_CNG)
#define G_TP_CH_CNG(x) (((x) >> S_TP_CH_CNG) & M_TP_CH_CNG)
#define S_ST_CONG 12
#define M_ST_CONG 0x3U
#define V_ST_CONG(x) ((x) << S_ST_CONG)
#define G_ST_CONG(x) (((x) >> S_ST_CONG) & M_ST_CONG)
#define S_LAST_XOFF 10
#define V_LAST_XOFF(x) ((x) << S_LAST_XOFF)
#define F_LAST_XOFF V_LAST_XOFF(1U)
#define S_LAST_QID 0
#define M_LAST_QID 0x3ffU
#define V_LAST_QID(x) ((x) << S_LAST_QID)
#define G_LAST_QID(x) (((x) >> S_LAST_QID) & M_LAST_QID)
#define A_SGE_DBG_QUEUE_STAT0_CTRL 0x125c
#define S_IMSG_GTS_SEL 18
#define V_IMSG_GTS_SEL(x) ((x) << S_IMSG_GTS_SEL)
#define F_IMSG_GTS_SEL V_IMSG_GTS_SEL(1U)
#define S_MGT_SEL 17
#define V_MGT_SEL(x) ((x) << S_MGT_SEL)
#define F_MGT_SEL V_MGT_SEL(1U)
#define S_DB_GTS_QID 0
#define M_DB_GTS_QID 0x1ffffU
#define V_DB_GTS_QID(x) ((x) << S_DB_GTS_QID)
#define G_DB_GTS_QID(x) (((x) >> S_DB_GTS_QID) & M_DB_GTS_QID)
#define A_SGE_DBG_QUEUE_STAT1_CTRL 0x1260
#define A_SGE_DBG_QUEUE_STAT0 0x1264
#define A_SGE_DBG_QUEUE_STAT1 0x1268
#define A_SGE_DBG_BAR2_PKT_CNT 0x126c
#define A_SGE_DBG_DB_PKT_CNT 0x1270
#define A_SGE_DBG_GTS_PKT_CNT 0x1274
#define A_SGE_DEBUG_DATA_HIGH_INDEX_0 0x1280
#define S_CIM_WM 24
#define M_CIM_WM 0x3U
#define V_CIM_WM(x) ((x) << S_CIM_WM)
#define G_CIM_WM(x) (((x) >> S_CIM_WM) & M_CIM_WM)
#define S_DEBUG_UP_SOP_CNT 20
#define M_DEBUG_UP_SOP_CNT 0xfU
#define V_DEBUG_UP_SOP_CNT(x) ((x) << S_DEBUG_UP_SOP_CNT)
#define G_DEBUG_UP_SOP_CNT(x) (((x) >> S_DEBUG_UP_SOP_CNT) & M_DEBUG_UP_SOP_CNT)
#define S_DEBUG_UP_EOP_CNT 16
#define M_DEBUG_UP_EOP_CNT 0xfU
#define V_DEBUG_UP_EOP_CNT(x) ((x) << S_DEBUG_UP_EOP_CNT)
#define G_DEBUG_UP_EOP_CNT(x) (((x) >> S_DEBUG_UP_EOP_CNT) & M_DEBUG_UP_EOP_CNT)
#define S_DEBUG_CIM_SOP1_CNT 12
#define M_DEBUG_CIM_SOP1_CNT 0xfU
#define V_DEBUG_CIM_SOP1_CNT(x) ((x) << S_DEBUG_CIM_SOP1_CNT)
#define G_DEBUG_CIM_SOP1_CNT(x) (((x) >> S_DEBUG_CIM_SOP1_CNT) & M_DEBUG_CIM_SOP1_CNT)
#define S_DEBUG_CIM_EOP1_CNT 8
#define M_DEBUG_CIM_EOP1_CNT 0xfU
#define V_DEBUG_CIM_EOP1_CNT(x) ((x) << S_DEBUG_CIM_EOP1_CNT)
#define G_DEBUG_CIM_EOP1_CNT(x) (((x) >> S_DEBUG_CIM_EOP1_CNT) & M_DEBUG_CIM_EOP1_CNT)
#define S_DEBUG_CIM_SOP0_CNT 4
#define M_DEBUG_CIM_SOP0_CNT 0xfU
#define V_DEBUG_CIM_SOP0_CNT(x) ((x) << S_DEBUG_CIM_SOP0_CNT)
#define G_DEBUG_CIM_SOP0_CNT(x) (((x) >> S_DEBUG_CIM_SOP0_CNT) & M_DEBUG_CIM_SOP0_CNT)
#define S_DEBUG_CIM_EOP0_CNT 0
#define M_DEBUG_CIM_EOP0_CNT 0xfU
#define V_DEBUG_CIM_EOP0_CNT(x) ((x) << S_DEBUG_CIM_EOP0_CNT)
#define G_DEBUG_CIM_EOP0_CNT(x) (((x) >> S_DEBUG_CIM_EOP0_CNT) & M_DEBUG_CIM_EOP0_CNT)
#define S_DEBUG_BAR2_SOP_CNT 28
#define M_DEBUG_BAR2_SOP_CNT 0xfU
#define V_DEBUG_BAR2_SOP_CNT(x) ((x) << S_DEBUG_BAR2_SOP_CNT)
#define G_DEBUG_BAR2_SOP_CNT(x) (((x) >> S_DEBUG_BAR2_SOP_CNT) & M_DEBUG_BAR2_SOP_CNT)
#define S_DEBUG_BAR2_EOP_CNT 24
#define M_DEBUG_BAR2_EOP_CNT 0xfU
#define V_DEBUG_BAR2_EOP_CNT(x) ((x) << S_DEBUG_BAR2_EOP_CNT)
#define G_DEBUG_BAR2_EOP_CNT(x) (((x) >> S_DEBUG_BAR2_EOP_CNT) & M_DEBUG_BAR2_EOP_CNT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_1 0x1284
#define S_DEBUG_T_RX_SOP1_CNT 28
#define M_DEBUG_T_RX_SOP1_CNT 0xfU
#define V_DEBUG_T_RX_SOP1_CNT(x) ((x) << S_DEBUG_T_RX_SOP1_CNT)
#define G_DEBUG_T_RX_SOP1_CNT(x) (((x) >> S_DEBUG_T_RX_SOP1_CNT) & M_DEBUG_T_RX_SOP1_CNT)
#define S_DEBUG_T_RX_EOP1_CNT 24
#define M_DEBUG_T_RX_EOP1_CNT 0xfU
#define V_DEBUG_T_RX_EOP1_CNT(x) ((x) << S_DEBUG_T_RX_EOP1_CNT)
#define G_DEBUG_T_RX_EOP1_CNT(x) (((x) >> S_DEBUG_T_RX_EOP1_CNT) & M_DEBUG_T_RX_EOP1_CNT)
#define S_DEBUG_T_RX_SOP0_CNT 20
#define M_DEBUG_T_RX_SOP0_CNT 0xfU
#define V_DEBUG_T_RX_SOP0_CNT(x) ((x) << S_DEBUG_T_RX_SOP0_CNT)
#define G_DEBUG_T_RX_SOP0_CNT(x) (((x) >> S_DEBUG_T_RX_SOP0_CNT) & M_DEBUG_T_RX_SOP0_CNT)
#define S_DEBUG_T_RX_EOP0_CNT 16
#define M_DEBUG_T_RX_EOP0_CNT 0xfU
#define V_DEBUG_T_RX_EOP0_CNT(x) ((x) << S_DEBUG_T_RX_EOP0_CNT)
#define G_DEBUG_T_RX_EOP0_CNT(x) (((x) >> S_DEBUG_T_RX_EOP0_CNT) & M_DEBUG_T_RX_EOP0_CNT)
#define S_DEBUG_U_RX_SOP1_CNT 12
#define M_DEBUG_U_RX_SOP1_CNT 0xfU
#define V_DEBUG_U_RX_SOP1_CNT(x) ((x) << S_DEBUG_U_RX_SOP1_CNT)
#define G_DEBUG_U_RX_SOP1_CNT(x) (((x) >> S_DEBUG_U_RX_SOP1_CNT) & M_DEBUG_U_RX_SOP1_CNT)
#define S_DEBUG_U_RX_EOP1_CNT 8
#define M_DEBUG_U_RX_EOP1_CNT 0xfU
#define V_DEBUG_U_RX_EOP1_CNT(x) ((x) << S_DEBUG_U_RX_EOP1_CNT)
#define G_DEBUG_U_RX_EOP1_CNT(x) (((x) >> S_DEBUG_U_RX_EOP1_CNT) & M_DEBUG_U_RX_EOP1_CNT)
#define S_DEBUG_U_RX_SOP0_CNT 4
#define M_DEBUG_U_RX_SOP0_CNT 0xfU
#define V_DEBUG_U_RX_SOP0_CNT(x) ((x) << S_DEBUG_U_RX_SOP0_CNT)
#define G_DEBUG_U_RX_SOP0_CNT(x) (((x) >> S_DEBUG_U_RX_SOP0_CNT) & M_DEBUG_U_RX_SOP0_CNT)
#define S_DEBUG_U_RX_EOP0_CNT 0
#define M_DEBUG_U_RX_EOP0_CNT 0xfU
#define V_DEBUG_U_RX_EOP0_CNT(x) ((x) << S_DEBUG_U_RX_EOP0_CNT)
#define G_DEBUG_U_RX_EOP0_CNT(x) (((x) >> S_DEBUG_U_RX_EOP0_CNT) & M_DEBUG_U_RX_EOP0_CNT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_2 0x1288
#define S_DEBUG_UD_RX_SOP3_CNT 28
#define M_DEBUG_UD_RX_SOP3_CNT 0xfU
#define V_DEBUG_UD_RX_SOP3_CNT(x) ((x) << S_DEBUG_UD_RX_SOP3_CNT)
#define G_DEBUG_UD_RX_SOP3_CNT(x) (((x) >> S_DEBUG_UD_RX_SOP3_CNT) & M_DEBUG_UD_RX_SOP3_CNT)
#define S_DEBUG_UD_RX_EOP3_CNT 24
#define M_DEBUG_UD_RX_EOP3_CNT 0xfU
#define V_DEBUG_UD_RX_EOP3_CNT(x) ((x) << S_DEBUG_UD_RX_EOP3_CNT)
#define G_DEBUG_UD_RX_EOP3_CNT(x) (((x) >> S_DEBUG_UD_RX_EOP3_CNT) & M_DEBUG_UD_RX_EOP3_CNT)
#define S_DEBUG_UD_RX_SOP2_CNT 20
#define M_DEBUG_UD_RX_SOP2_CNT 0xfU
#define V_DEBUG_UD_RX_SOP2_CNT(x) ((x) << S_DEBUG_UD_RX_SOP2_CNT)
#define G_DEBUG_UD_RX_SOP2_CNT(x) (((x) >> S_DEBUG_UD_RX_SOP2_CNT) & M_DEBUG_UD_RX_SOP2_CNT)
#define S_DEBUG_UD_RX_EOP2_CNT 16
#define M_DEBUG_UD_RX_EOP2_CNT 0xfU
#define V_DEBUG_UD_RX_EOP2_CNT(x) ((x) << S_DEBUG_UD_RX_EOP2_CNT)
#define G_DEBUG_UD_RX_EOP2_CNT(x) (((x) >> S_DEBUG_UD_RX_EOP2_CNT) & M_DEBUG_UD_RX_EOP2_CNT)
#define S_DEBUG_UD_RX_SOP1_CNT 12
#define M_DEBUG_UD_RX_SOP1_CNT 0xfU
#define V_DEBUG_UD_RX_SOP1_CNT(x) ((x) << S_DEBUG_UD_RX_SOP1_CNT)
#define G_DEBUG_UD_RX_SOP1_CNT(x) (((x) >> S_DEBUG_UD_RX_SOP1_CNT) & M_DEBUG_UD_RX_SOP1_CNT)
#define S_DEBUG_UD_RX_EOP1_CNT 8
#define M_DEBUG_UD_RX_EOP1_CNT 0xfU
#define V_DEBUG_UD_RX_EOP1_CNT(x) ((x) << S_DEBUG_UD_RX_EOP1_CNT)
#define G_DEBUG_UD_RX_EOP1_CNT(x) (((x) >> S_DEBUG_UD_RX_EOP1_CNT) & M_DEBUG_UD_RX_EOP1_CNT)
#define S_DEBUG_UD_RX_SOP0_CNT 4
#define M_DEBUG_UD_RX_SOP0_CNT 0xfU
#define V_DEBUG_UD_RX_SOP0_CNT(x) ((x) << S_DEBUG_UD_RX_SOP0_CNT)
#define G_DEBUG_UD_RX_SOP0_CNT(x) (((x) >> S_DEBUG_UD_RX_SOP0_CNT) & M_DEBUG_UD_RX_SOP0_CNT)
#define S_DEBUG_UD_RX_EOP0_CNT 0
#define M_DEBUG_UD_RX_EOP0_CNT 0xfU
#define V_DEBUG_UD_RX_EOP0_CNT(x) ((x) << S_DEBUG_UD_RX_EOP0_CNT)
#define G_DEBUG_UD_RX_EOP0_CNT(x) (((x) >> S_DEBUG_UD_RX_EOP0_CNT) & M_DEBUG_UD_RX_EOP0_CNT)
#define S_DBG_TBUF_USED1 9
#define M_DBG_TBUF_USED1 0x1ffU
#define V_DBG_TBUF_USED1(x) ((x) << S_DBG_TBUF_USED1)
#define G_DBG_TBUF_USED1(x) (((x) >> S_DBG_TBUF_USED1) & M_DBG_TBUF_USED1)
#define S_DBG_TBUF_USED0 0
#define M_DBG_TBUF_USED0 0x1ffU
#define V_DBG_TBUF_USED0(x) ((x) << S_DBG_TBUF_USED0)
#define G_DBG_TBUF_USED0(x) (((x) >> S_DBG_TBUF_USED0) & M_DBG_TBUF_USED0)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_3 0x128c
#define S_DEBUG_U_TX_SOP3_CNT 28
#define M_DEBUG_U_TX_SOP3_CNT 0xfU
#define V_DEBUG_U_TX_SOP3_CNT(x) ((x) << S_DEBUG_U_TX_SOP3_CNT)
#define G_DEBUG_U_TX_SOP3_CNT(x) (((x) >> S_DEBUG_U_TX_SOP3_CNT) & M_DEBUG_U_TX_SOP3_CNT)
#define S_DEBUG_U_TX_EOP3_CNT 24
#define M_DEBUG_U_TX_EOP3_CNT 0xfU
#define V_DEBUG_U_TX_EOP3_CNT(x) ((x) << S_DEBUG_U_TX_EOP3_CNT)
#define G_DEBUG_U_TX_EOP3_CNT(x) (((x) >> S_DEBUG_U_TX_EOP3_CNT) & M_DEBUG_U_TX_EOP3_CNT)
#define S_DEBUG_U_TX_SOP2_CNT 20
#define M_DEBUG_U_TX_SOP2_CNT 0xfU
#define V_DEBUG_U_TX_SOP2_CNT(x) ((x) << S_DEBUG_U_TX_SOP2_CNT)
#define G_DEBUG_U_TX_SOP2_CNT(x) (((x) >> S_DEBUG_U_TX_SOP2_CNT) & M_DEBUG_U_TX_SOP2_CNT)
#define S_DEBUG_U_TX_EOP2_CNT 16
#define M_DEBUG_U_TX_EOP2_CNT 0xfU
#define V_DEBUG_U_TX_EOP2_CNT(x) ((x) << S_DEBUG_U_TX_EOP2_CNT)
#define G_DEBUG_U_TX_EOP2_CNT(x) (((x) >> S_DEBUG_U_TX_EOP2_CNT) & M_DEBUG_U_TX_EOP2_CNT)
#define S_DEBUG_U_TX_SOP1_CNT 12
#define M_DEBUG_U_TX_SOP1_CNT 0xfU
#define V_DEBUG_U_TX_SOP1_CNT(x) ((x) << S_DEBUG_U_TX_SOP1_CNT)
#define G_DEBUG_U_TX_SOP1_CNT(x) (((x) >> S_DEBUG_U_TX_SOP1_CNT) & M_DEBUG_U_TX_SOP1_CNT)
#define S_DEBUG_U_TX_EOP1_CNT 8
#define M_DEBUG_U_TX_EOP1_CNT 0xfU
#define V_DEBUG_U_TX_EOP1_CNT(x) ((x) << S_DEBUG_U_TX_EOP1_CNT)
#define G_DEBUG_U_TX_EOP1_CNT(x) (((x) >> S_DEBUG_U_TX_EOP1_CNT) & M_DEBUG_U_TX_EOP1_CNT)
#define S_DEBUG_U_TX_SOP0_CNT 4
#define M_DEBUG_U_TX_SOP0_CNT 0xfU
#define V_DEBUG_U_TX_SOP0_CNT(x) ((x) << S_DEBUG_U_TX_SOP0_CNT)
#define G_DEBUG_U_TX_SOP0_CNT(x) (((x) >> S_DEBUG_U_TX_SOP0_CNT) & M_DEBUG_U_TX_SOP0_CNT)
#define S_DEBUG_U_TX_EOP0_CNT 0
#define M_DEBUG_U_TX_EOP0_CNT 0xfU
#define V_DEBUG_U_TX_EOP0_CNT(x) ((x) << S_DEBUG_U_TX_EOP0_CNT)
#define G_DEBUG_U_TX_EOP0_CNT(x) (((x) >> S_DEBUG_U_TX_EOP0_CNT) & M_DEBUG_U_TX_EOP0_CNT)
#define A_SGE_DEBUG1_DBP_THREAD 0x128c
#define S_WR_DEQ_CNT 12
#define M_WR_DEQ_CNT 0xfU
#define V_WR_DEQ_CNT(x) ((x) << S_WR_DEQ_CNT)
#define G_WR_DEQ_CNT(x) (((x) >> S_WR_DEQ_CNT) & M_WR_DEQ_CNT)
#define S_WR_ENQ_CNT 8
#define M_WR_ENQ_CNT 0xfU
#define V_WR_ENQ_CNT(x) ((x) << S_WR_ENQ_CNT)
#define G_WR_ENQ_CNT(x) (((x) >> S_WR_ENQ_CNT) & M_WR_ENQ_CNT)
#define S_FL_DEQ_CNT 4
#define M_FL_DEQ_CNT 0xfU
#define V_FL_DEQ_CNT(x) ((x) << S_FL_DEQ_CNT)
#define G_FL_DEQ_CNT(x) (((x) >> S_FL_DEQ_CNT) & M_FL_DEQ_CNT)
#define S_FL_ENQ_CNT 0
#define M_FL_ENQ_CNT 0xfU
#define V_FL_ENQ_CNT(x) ((x) << S_FL_ENQ_CNT)
#define G_FL_ENQ_CNT(x) (((x) >> S_FL_ENQ_CNT) & M_FL_ENQ_CNT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_4 0x1290
#define S_DEBUG_PC_RSP_SOP1_CNT 28
#define M_DEBUG_PC_RSP_SOP1_CNT 0xfU
#define V_DEBUG_PC_RSP_SOP1_CNT(x) ((x) << S_DEBUG_PC_RSP_SOP1_CNT)
#define G_DEBUG_PC_RSP_SOP1_CNT(x) (((x) >> S_DEBUG_PC_RSP_SOP1_CNT) & M_DEBUG_PC_RSP_SOP1_CNT)
#define S_DEBUG_PC_RSP_EOP1_CNT 24
#define M_DEBUG_PC_RSP_EOP1_CNT 0xfU
#define V_DEBUG_PC_RSP_EOP1_CNT(x) ((x) << S_DEBUG_PC_RSP_EOP1_CNT)
#define G_DEBUG_PC_RSP_EOP1_CNT(x) (((x) >> S_DEBUG_PC_RSP_EOP1_CNT) & M_DEBUG_PC_RSP_EOP1_CNT)
#define S_DEBUG_PC_RSP_SOP0_CNT 20
#define M_DEBUG_PC_RSP_SOP0_CNT 0xfU
#define V_DEBUG_PC_RSP_SOP0_CNT(x) ((x) << S_DEBUG_PC_RSP_SOP0_CNT)
#define G_DEBUG_PC_RSP_SOP0_CNT(x) (((x) >> S_DEBUG_PC_RSP_SOP0_CNT) & M_DEBUG_PC_RSP_SOP0_CNT)
#define S_DEBUG_PC_RSP_EOP0_CNT 16
#define M_DEBUG_PC_RSP_EOP0_CNT 0xfU
#define V_DEBUG_PC_RSP_EOP0_CNT(x) ((x) << S_DEBUG_PC_RSP_EOP0_CNT)
#define G_DEBUG_PC_RSP_EOP0_CNT(x) (((x) >> S_DEBUG_PC_RSP_EOP0_CNT) & M_DEBUG_PC_RSP_EOP0_CNT)
#define S_DEBUG_PC_REQ_SOP1_CNT 12
#define M_DEBUG_PC_REQ_SOP1_CNT 0xfU
#define V_DEBUG_PC_REQ_SOP1_CNT(x) ((x) << S_DEBUG_PC_REQ_SOP1_CNT)
#define G_DEBUG_PC_REQ_SOP1_CNT(x) (((x) >> S_DEBUG_PC_REQ_SOP1_CNT) & M_DEBUG_PC_REQ_SOP1_CNT)
#define S_DEBUG_PC_REQ_EOP1_CNT 8
#define M_DEBUG_PC_REQ_EOP1_CNT 0xfU
#define V_DEBUG_PC_REQ_EOP1_CNT(x) ((x) << S_DEBUG_PC_REQ_EOP1_CNT)
#define G_DEBUG_PC_REQ_EOP1_CNT(x) (((x) >> S_DEBUG_PC_REQ_EOP1_CNT) & M_DEBUG_PC_REQ_EOP1_CNT)
#define S_DEBUG_PC_REQ_SOP0_CNT 4
#define M_DEBUG_PC_REQ_SOP0_CNT 0xfU
#define V_DEBUG_PC_REQ_SOP0_CNT(x) ((x) << S_DEBUG_PC_REQ_SOP0_CNT)
#define G_DEBUG_PC_REQ_SOP0_CNT(x) (((x) >> S_DEBUG_PC_REQ_SOP0_CNT) & M_DEBUG_PC_REQ_SOP0_CNT)
#define S_DEBUG_PC_REQ_EOP0_CNT 0
#define M_DEBUG_PC_REQ_EOP0_CNT 0xfU
#define V_DEBUG_PC_REQ_EOP0_CNT(x) ((x) << S_DEBUG_PC_REQ_EOP0_CNT)
#define G_DEBUG_PC_REQ_EOP0_CNT(x) (((x) >> S_DEBUG_PC_REQ_EOP0_CNT) & M_DEBUG_PC_REQ_EOP0_CNT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_5 0x1294
#define S_DEBUG_PD_RDREQ_SOP3_CNT 28
#define M_DEBUG_PD_RDREQ_SOP3_CNT 0xfU
#define V_DEBUG_PD_RDREQ_SOP3_CNT(x) ((x) << S_DEBUG_PD_RDREQ_SOP3_CNT)
#define G_DEBUG_PD_RDREQ_SOP3_CNT(x) (((x) >> S_DEBUG_PD_RDREQ_SOP3_CNT) & M_DEBUG_PD_RDREQ_SOP3_CNT)
#define S_DEBUG_PD_RDREQ_EOP3_CNT 24
#define M_DEBUG_PD_RDREQ_EOP3_CNT 0xfU
#define V_DEBUG_PD_RDREQ_EOP3_CNT(x) ((x) << S_DEBUG_PD_RDREQ_EOP3_CNT)
#define G_DEBUG_PD_RDREQ_EOP3_CNT(x) (((x) >> S_DEBUG_PD_RDREQ_EOP3_CNT) & M_DEBUG_PD_RDREQ_EOP3_CNT)
#define S_DEBUG_PD_RDREQ_SOP2_CNT 20
#define M_DEBUG_PD_RDREQ_SOP2_CNT 0xfU
#define V_DEBUG_PD_RDREQ_SOP2_CNT(x) ((x) << S_DEBUG_PD_RDREQ_SOP2_CNT)
#define G_DEBUG_PD_RDREQ_SOP2_CNT(x) (((x) >> S_DEBUG_PD_RDREQ_SOP2_CNT) & M_DEBUG_PD_RDREQ_SOP2_CNT)
#define S_DEBUG_PD_RDREQ_EOP2_CNT 16
#define M_DEBUG_PD_RDREQ_EOP2_CNT 0xfU
#define V_DEBUG_PD_RDREQ_EOP2_CNT(x) ((x) << S_DEBUG_PD_RDREQ_EOP2_CNT)
#define G_DEBUG_PD_RDREQ_EOP2_CNT(x) (((x) >> S_DEBUG_PD_RDREQ_EOP2_CNT) & M_DEBUG_PD_RDREQ_EOP2_CNT)
#define S_DEBUG_PD_RDREQ_SOP1_CNT 12
#define M_DEBUG_PD_RDREQ_SOP1_CNT 0xfU
#define V_DEBUG_PD_RDREQ_SOP1_CNT(x) ((x) << S_DEBUG_PD_RDREQ_SOP1_CNT)
#define G_DEBUG_PD_RDREQ_SOP1_CNT(x) (((x) >> S_DEBUG_PD_RDREQ_SOP1_CNT) & M_DEBUG_PD_RDREQ_SOP1_CNT)
#define S_DEBUG_PD_RDREQ_EOP1_CNT 8
#define M_DEBUG_PD_RDREQ_EOP1_CNT 0xfU
#define V_DEBUG_PD_RDREQ_EOP1_CNT(x) ((x) << S_DEBUG_PD_RDREQ_EOP1_CNT)
#define G_DEBUG_PD_RDREQ_EOP1_CNT(x) (((x) >> S_DEBUG_PD_RDREQ_EOP1_CNT) & M_DEBUG_PD_RDREQ_EOP1_CNT)
#define S_DEBUG_PD_RDREQ_SOP0_CNT 4
#define M_DEBUG_PD_RDREQ_SOP0_CNT 0xfU
#define V_DEBUG_PD_RDREQ_SOP0_CNT(x) ((x) << S_DEBUG_PD_RDREQ_SOP0_CNT)
#define G_DEBUG_PD_RDREQ_SOP0_CNT(x) (((x) >> S_DEBUG_PD_RDREQ_SOP0_CNT) & M_DEBUG_PD_RDREQ_SOP0_CNT)
#define S_DEBUG_PD_RDREQ_EOP0_CNT 0
#define M_DEBUG_PD_RDREQ_EOP0_CNT 0xfU
#define V_DEBUG_PD_RDREQ_EOP0_CNT(x) ((x) << S_DEBUG_PD_RDREQ_EOP0_CNT)
#define G_DEBUG_PD_RDREQ_EOP0_CNT(x) (((x) >> S_DEBUG_PD_RDREQ_EOP0_CNT) & M_DEBUG_PD_RDREQ_EOP0_CNT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_6 0x1298
#define S_DEBUG_PD_RDRSP_SOP3_CNT 28
#define M_DEBUG_PD_RDRSP_SOP3_CNT 0xfU
#define V_DEBUG_PD_RDRSP_SOP3_CNT(x) ((x) << S_DEBUG_PD_RDRSP_SOP3_CNT)
#define G_DEBUG_PD_RDRSP_SOP3_CNT(x) (((x) >> S_DEBUG_PD_RDRSP_SOP3_CNT) & M_DEBUG_PD_RDRSP_SOP3_CNT)
#define S_DEBUG_PD_RDRSP_EOP3_CNT 24
#define M_DEBUG_PD_RDRSP_EOP3_CNT 0xfU
#define V_DEBUG_PD_RDRSP_EOP3_CNT(x) ((x) << S_DEBUG_PD_RDRSP_EOP3_CNT)
#define G_DEBUG_PD_RDRSP_EOP3_CNT(x) (((x) >> S_DEBUG_PD_RDRSP_EOP3_CNT) & M_DEBUG_PD_RDRSP_EOP3_CNT)
#define S_DEBUG_PD_RDRSP_SOP2_CNT 20
#define M_DEBUG_PD_RDRSP_SOP2_CNT 0xfU
#define V_DEBUG_PD_RDRSP_SOP2_CNT(x) ((x) << S_DEBUG_PD_RDRSP_SOP2_CNT)
#define G_DEBUG_PD_RDRSP_SOP2_CNT(x) (((x) >> S_DEBUG_PD_RDRSP_SOP2_CNT) & M_DEBUG_PD_RDRSP_SOP2_CNT)
#define S_DEBUG_PD_RDRSP_EOP2_CNT 16
#define M_DEBUG_PD_RDRSP_EOP2_CNT 0xfU
#define V_DEBUG_PD_RDRSP_EOP2_CNT(x) ((x) << S_DEBUG_PD_RDRSP_EOP2_CNT)
#define G_DEBUG_PD_RDRSP_EOP2_CNT(x) (((x) >> S_DEBUG_PD_RDRSP_EOP2_CNT) & M_DEBUG_PD_RDRSP_EOP2_CNT)
#define S_DEBUG_PD_RDRSP_SOP1_CNT 12
#define M_DEBUG_PD_RDRSP_SOP1_CNT 0xfU
#define V_DEBUG_PD_RDRSP_SOP1_CNT(x) ((x) << S_DEBUG_PD_RDRSP_SOP1_CNT)
#define G_DEBUG_PD_RDRSP_SOP1_CNT(x) (((x) >> S_DEBUG_PD_RDRSP_SOP1_CNT) & M_DEBUG_PD_RDRSP_SOP1_CNT)
#define S_DEBUG_PD_RDRSP_EOP1_CNT 8
#define M_DEBUG_PD_RDRSP_EOP1_CNT 0xfU
#define V_DEBUG_PD_RDRSP_EOP1_CNT(x) ((x) << S_DEBUG_PD_RDRSP_EOP1_CNT)
#define G_DEBUG_PD_RDRSP_EOP1_CNT(x) (((x) >> S_DEBUG_PD_RDRSP_EOP1_CNT) & M_DEBUG_PD_RDRSP_EOP1_CNT)
#define S_DEBUG_PD_RDRSP_SOP0_CNT 4
#define M_DEBUG_PD_RDRSP_SOP0_CNT 0xfU
#define V_DEBUG_PD_RDRSP_SOP0_CNT(x) ((x) << S_DEBUG_PD_RDRSP_SOP0_CNT)
#define G_DEBUG_PD_RDRSP_SOP0_CNT(x) (((x) >> S_DEBUG_PD_RDRSP_SOP0_CNT) & M_DEBUG_PD_RDRSP_SOP0_CNT)
#define S_DEBUG_PD_RDRSP_EOP0_CNT 0
#define M_DEBUG_PD_RDRSP_EOP0_CNT 0xfU
#define V_DEBUG_PD_RDRSP_EOP0_CNT(x) ((x) << S_DEBUG_PD_RDRSP_EOP0_CNT)
#define G_DEBUG_PD_RDRSP_EOP0_CNT(x) (((x) >> S_DEBUG_PD_RDRSP_EOP0_CNT) & M_DEBUG_PD_RDRSP_EOP0_CNT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_7 0x129c
#define S_DEBUG_PD_WRREQ_SOP3_CNT 28
#define M_DEBUG_PD_WRREQ_SOP3_CNT 0xfU
#define V_DEBUG_PD_WRREQ_SOP3_CNT(x) ((x) << S_DEBUG_PD_WRREQ_SOP3_CNT)
#define G_DEBUG_PD_WRREQ_SOP3_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_SOP3_CNT) & M_DEBUG_PD_WRREQ_SOP3_CNT)
#define S_DEBUG_PD_WRREQ_EOP3_CNT 24
#define M_DEBUG_PD_WRREQ_EOP3_CNT 0xfU
#define V_DEBUG_PD_WRREQ_EOP3_CNT(x) ((x) << S_DEBUG_PD_WRREQ_EOP3_CNT)
#define G_DEBUG_PD_WRREQ_EOP3_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_EOP3_CNT) & M_DEBUG_PD_WRREQ_EOP3_CNT)
#define S_DEBUG_PD_WRREQ_SOP2_CNT 20
#define M_DEBUG_PD_WRREQ_SOP2_CNT 0xfU
#define V_DEBUG_PD_WRREQ_SOP2_CNT(x) ((x) << S_DEBUG_PD_WRREQ_SOP2_CNT)
#define G_DEBUG_PD_WRREQ_SOP2_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_SOP2_CNT) & M_DEBUG_PD_WRREQ_SOP2_CNT)
#define S_DEBUG_PD_WRREQ_EOP2_CNT 16
#define M_DEBUG_PD_WRREQ_EOP2_CNT 0xfU
#define V_DEBUG_PD_WRREQ_EOP2_CNT(x) ((x) << S_DEBUG_PD_WRREQ_EOP2_CNT)
#define G_DEBUG_PD_WRREQ_EOP2_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_EOP2_CNT) & M_DEBUG_PD_WRREQ_EOP2_CNT)
#define S_DEBUG_PD_WRREQ_SOP1_CNT 12
#define M_DEBUG_PD_WRREQ_SOP1_CNT 0xfU
#define V_DEBUG_PD_WRREQ_SOP1_CNT(x) ((x) << S_DEBUG_PD_WRREQ_SOP1_CNT)
#define G_DEBUG_PD_WRREQ_SOP1_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_SOP1_CNT) & M_DEBUG_PD_WRREQ_SOP1_CNT)
#define S_DEBUG_PD_WRREQ_EOP1_CNT 8
#define M_DEBUG_PD_WRREQ_EOP1_CNT 0xfU
#define V_DEBUG_PD_WRREQ_EOP1_CNT(x) ((x) << S_DEBUG_PD_WRREQ_EOP1_CNT)
#define G_DEBUG_PD_WRREQ_EOP1_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_EOP1_CNT) & M_DEBUG_PD_WRREQ_EOP1_CNT)
#define S_DEBUG_PD_WRREQ_SOP0_CNT 4
#define M_DEBUG_PD_WRREQ_SOP0_CNT 0xfU
#define V_DEBUG_PD_WRREQ_SOP0_CNT(x) ((x) << S_DEBUG_PD_WRREQ_SOP0_CNT)
#define G_DEBUG_PD_WRREQ_SOP0_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_SOP0_CNT) & M_DEBUG_PD_WRREQ_SOP0_CNT)
#define S_DEBUG_PD_WRREQ_EOP0_CNT 0
#define M_DEBUG_PD_WRREQ_EOP0_CNT 0xfU
#define V_DEBUG_PD_WRREQ_EOP0_CNT(x) ((x) << S_DEBUG_PD_WRREQ_EOP0_CNT)
#define G_DEBUG_PD_WRREQ_EOP0_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_EOP0_CNT) & M_DEBUG_PD_WRREQ_EOP0_CNT)
#define S_DEBUG_PC_RSP_SOP_CNT 28
#define M_DEBUG_PC_RSP_SOP_CNT 0xfU
#define V_DEBUG_PC_RSP_SOP_CNT(x) ((x) << S_DEBUG_PC_RSP_SOP_CNT)
#define G_DEBUG_PC_RSP_SOP_CNT(x) (((x) >> S_DEBUG_PC_RSP_SOP_CNT) & M_DEBUG_PC_RSP_SOP_CNT)
#define S_DEBUG_PC_RSP_EOP_CNT 24
#define M_DEBUG_PC_RSP_EOP_CNT 0xfU
#define V_DEBUG_PC_RSP_EOP_CNT(x) ((x) << S_DEBUG_PC_RSP_EOP_CNT)
#define G_DEBUG_PC_RSP_EOP_CNT(x) (((x) >> S_DEBUG_PC_RSP_EOP_CNT) & M_DEBUG_PC_RSP_EOP_CNT)
#define S_DEBUG_PC_REQ_SOP_CNT 20
#define M_DEBUG_PC_REQ_SOP_CNT 0xfU
#define V_DEBUG_PC_REQ_SOP_CNT(x) ((x) << S_DEBUG_PC_REQ_SOP_CNT)
#define G_DEBUG_PC_REQ_SOP_CNT(x) (((x) >> S_DEBUG_PC_REQ_SOP_CNT) & M_DEBUG_PC_REQ_SOP_CNT)
#define S_DEBUG_PC_REQ_EOP_CNT 16
#define M_DEBUG_PC_REQ_EOP_CNT 0xfU
#define V_DEBUG_PC_REQ_EOP_CNT(x) ((x) << S_DEBUG_PC_REQ_EOP_CNT)
#define G_DEBUG_PC_REQ_EOP_CNT(x) (((x) >> S_DEBUG_PC_REQ_EOP_CNT) & M_DEBUG_PC_REQ_EOP_CNT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_8 0x12a0
#define S_GLOBALENABLE_OFF 29
#define V_GLOBALENABLE_OFF(x) ((x) << S_GLOBALENABLE_OFF)
#define F_GLOBALENABLE_OFF V_GLOBALENABLE_OFF(1U)
#define S_DEBUG_CIM2SGE_RXAFULL_D 27
#define M_DEBUG_CIM2SGE_RXAFULL_D 0x3U
#define V_DEBUG_CIM2SGE_RXAFULL_D(x) ((x) << S_DEBUG_CIM2SGE_RXAFULL_D)
#define G_DEBUG_CIM2SGE_RXAFULL_D(x) (((x) >> S_DEBUG_CIM2SGE_RXAFULL_D) & M_DEBUG_CIM2SGE_RXAFULL_D)
#define S_DEBUG_CPLSW_CIM_TXAFULL_D 25
#define M_DEBUG_CPLSW_CIM_TXAFULL_D 0x3U
#define V_DEBUG_CPLSW_CIM_TXAFULL_D(x) ((x) << S_DEBUG_CPLSW_CIM_TXAFULL_D)
#define G_DEBUG_CPLSW_CIM_TXAFULL_D(x) (((x) >> S_DEBUG_CPLSW_CIM_TXAFULL_D) & M_DEBUG_CPLSW_CIM_TXAFULL_D)
#define S_DEBUG_UP_FULL 24
#define V_DEBUG_UP_FULL(x) ((x) << S_DEBUG_UP_FULL)
#define F_DEBUG_UP_FULL V_DEBUG_UP_FULL(1U)
#define S_DEBUG_M_RD_REQ_OUTSTANDING_PC 23
#define V_DEBUG_M_RD_REQ_OUTSTANDING_PC(x) ((x) << S_DEBUG_M_RD_REQ_OUTSTANDING_PC)
#define F_DEBUG_M_RD_REQ_OUTSTANDING_PC V_DEBUG_M_RD_REQ_OUTSTANDING_PC(1U)
#define S_DEBUG_M_RD_REQ_OUTSTANDING_VFIFO 22
#define V_DEBUG_M_RD_REQ_OUTSTANDING_VFIFO(x) ((x) << S_DEBUG_M_RD_REQ_OUTSTANDING_VFIFO)
#define F_DEBUG_M_RD_REQ_OUTSTANDING_VFIFO V_DEBUG_M_RD_REQ_OUTSTANDING_VFIFO(1U)
#define S_DEBUG_M_RD_REQ_OUTSTANDING_IMSG 21
#define V_DEBUG_M_RD_REQ_OUTSTANDING_IMSG(x) ((x) << S_DEBUG_M_RD_REQ_OUTSTANDING_IMSG)
#define F_DEBUG_M_RD_REQ_OUTSTANDING_IMSG V_DEBUG_M_RD_REQ_OUTSTANDING_IMSG(1U)
#define S_DEBUG_M_RD_REQ_OUTSTANDING_CMARB 20
#define V_DEBUG_M_RD_REQ_OUTSTANDING_CMARB(x) ((x) << S_DEBUG_M_RD_REQ_OUTSTANDING_CMARB)
#define F_DEBUG_M_RD_REQ_OUTSTANDING_CMARB V_DEBUG_M_RD_REQ_OUTSTANDING_CMARB(1U)
#define S_DEBUG_M_RD_REQ_OUTSTANDING_FLM 19
#define V_DEBUG_M_RD_REQ_OUTSTANDING_FLM(x) ((x) << S_DEBUG_M_RD_REQ_OUTSTANDING_FLM)
#define F_DEBUG_M_RD_REQ_OUTSTANDING_FLM V_DEBUG_M_RD_REQ_OUTSTANDING_FLM(1U)
#define S_DEBUG_M_REQVLD 18
#define V_DEBUG_M_REQVLD(x) ((x) << S_DEBUG_M_REQVLD)
#define F_DEBUG_M_REQVLD V_DEBUG_M_REQVLD(1U)
#define S_DEBUG_M_REQRDY 17
#define V_DEBUG_M_REQRDY(x) ((x) << S_DEBUG_M_REQRDY)
#define F_DEBUG_M_REQRDY V_DEBUG_M_REQRDY(1U)
#define S_DEBUG_M_RSPVLD 16
#define V_DEBUG_M_RSPVLD(x) ((x) << S_DEBUG_M_RSPVLD)
#define F_DEBUG_M_RSPVLD V_DEBUG_M_RSPVLD(1U)
#define S_DEBUG_PD_WRREQ_INT3_CNT 12
#define M_DEBUG_PD_WRREQ_INT3_CNT 0xfU
#define V_DEBUG_PD_WRREQ_INT3_CNT(x) ((x) << S_DEBUG_PD_WRREQ_INT3_CNT)
#define G_DEBUG_PD_WRREQ_INT3_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_INT3_CNT) & M_DEBUG_PD_WRREQ_INT3_CNT)
#define S_DEBUG_PD_WRREQ_INT2_CNT 8
#define M_DEBUG_PD_WRREQ_INT2_CNT 0xfU
#define V_DEBUG_PD_WRREQ_INT2_CNT(x) ((x) << S_DEBUG_PD_WRREQ_INT2_CNT)
#define G_DEBUG_PD_WRREQ_INT2_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_INT2_CNT) & M_DEBUG_PD_WRREQ_INT2_CNT)
#define S_DEBUG_PD_WRREQ_INT1_CNT 4
#define M_DEBUG_PD_WRREQ_INT1_CNT 0xfU
#define V_DEBUG_PD_WRREQ_INT1_CNT(x) ((x) << S_DEBUG_PD_WRREQ_INT1_CNT)
#define G_DEBUG_PD_WRREQ_INT1_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_INT1_CNT) & M_DEBUG_PD_WRREQ_INT1_CNT)
#define S_DEBUG_PD_WRREQ_INT0_CNT 0
#define M_DEBUG_PD_WRREQ_INT0_CNT 0xfU
#define V_DEBUG_PD_WRREQ_INT0_CNT(x) ((x) << S_DEBUG_PD_WRREQ_INT0_CNT)
#define G_DEBUG_PD_WRREQ_INT0_CNT(x) (((x) >> S_DEBUG_PD_WRREQ_INT0_CNT) & M_DEBUG_PD_WRREQ_INT0_CNT)
#define S_DEBUG_PL_BAR2_REQVLD 31
#define V_DEBUG_PL_BAR2_REQVLD(x) ((x) << S_DEBUG_PL_BAR2_REQVLD)
#define F_DEBUG_PL_BAR2_REQVLD V_DEBUG_PL_BAR2_REQVLD(1U)
#define S_DEBUG_PL_BAR2_REQFULL 30
#define V_DEBUG_PL_BAR2_REQFULL(x) ((x) << S_DEBUG_PL_BAR2_REQFULL)
#define F_DEBUG_PL_BAR2_REQFULL V_DEBUG_PL_BAR2_REQFULL(1U)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_9 0x12a4
#define S_DEBUG_CPLSW_TP_RX_SOP1_CNT 28
#define M_DEBUG_CPLSW_TP_RX_SOP1_CNT 0xfU
#define V_DEBUG_CPLSW_TP_RX_SOP1_CNT(x) ((x) << S_DEBUG_CPLSW_TP_RX_SOP1_CNT)
#define G_DEBUG_CPLSW_TP_RX_SOP1_CNT(x) (((x) >> S_DEBUG_CPLSW_TP_RX_SOP1_CNT) & M_DEBUG_CPLSW_TP_RX_SOP1_CNT)
#define S_DEBUG_CPLSW_TP_RX_EOP1_CNT 24
#define M_DEBUG_CPLSW_TP_RX_EOP1_CNT 0xfU
#define V_DEBUG_CPLSW_TP_RX_EOP1_CNT(x) ((x) << S_DEBUG_CPLSW_TP_RX_EOP1_CNT)
#define G_DEBUG_CPLSW_TP_RX_EOP1_CNT(x) (((x) >> S_DEBUG_CPLSW_TP_RX_EOP1_CNT) & M_DEBUG_CPLSW_TP_RX_EOP1_CNT)
#define S_DEBUG_CPLSW_TP_RX_SOP0_CNT 20
#define M_DEBUG_CPLSW_TP_RX_SOP0_CNT 0xfU
#define V_DEBUG_CPLSW_TP_RX_SOP0_CNT(x) ((x) << S_DEBUG_CPLSW_TP_RX_SOP0_CNT)
#define G_DEBUG_CPLSW_TP_RX_SOP0_CNT(x) (((x) >> S_DEBUG_CPLSW_TP_RX_SOP0_CNT) & M_DEBUG_CPLSW_TP_RX_SOP0_CNT)
#define S_DEBUG_CPLSW_TP_RX_EOP0_CNT 16
#define M_DEBUG_CPLSW_TP_RX_EOP0_CNT 0xfU
#define V_DEBUG_CPLSW_TP_RX_EOP0_CNT(x) ((x) << S_DEBUG_CPLSW_TP_RX_EOP0_CNT)
#define G_DEBUG_CPLSW_TP_RX_EOP0_CNT(x) (((x) >> S_DEBUG_CPLSW_TP_RX_EOP0_CNT) & M_DEBUG_CPLSW_TP_RX_EOP0_CNT)
#define S_DEBUG_CPLSW_CIM_SOP1_CNT 12
#define M_DEBUG_CPLSW_CIM_SOP1_CNT 0xfU
#define V_DEBUG_CPLSW_CIM_SOP1_CNT(x) ((x) << S_DEBUG_CPLSW_CIM_SOP1_CNT)
#define G_DEBUG_CPLSW_CIM_SOP1_CNT(x) (((x) >> S_DEBUG_CPLSW_CIM_SOP1_CNT) & M_DEBUG_CPLSW_CIM_SOP1_CNT)
#define S_DEBUG_CPLSW_CIM_EOP1_CNT 8
#define M_DEBUG_CPLSW_CIM_EOP1_CNT 0xfU
#define V_DEBUG_CPLSW_CIM_EOP1_CNT(x) ((x) << S_DEBUG_CPLSW_CIM_EOP1_CNT)
#define G_DEBUG_CPLSW_CIM_EOP1_CNT(x) (((x) >> S_DEBUG_CPLSW_CIM_EOP1_CNT) & M_DEBUG_CPLSW_CIM_EOP1_CNT)
#define S_DEBUG_CPLSW_CIM_SOP0_CNT 4
#define M_DEBUG_CPLSW_CIM_SOP0_CNT 0xfU
#define V_DEBUG_CPLSW_CIM_SOP0_CNT(x) ((x) << S_DEBUG_CPLSW_CIM_SOP0_CNT)
#define G_DEBUG_CPLSW_CIM_SOP0_CNT(x) (((x) >> S_DEBUG_CPLSW_CIM_SOP0_CNT) & M_DEBUG_CPLSW_CIM_SOP0_CNT)
#define S_DEBUG_CPLSW_CIM_EOP0_CNT 0
#define M_DEBUG_CPLSW_CIM_EOP0_CNT 0xfU
#define V_DEBUG_CPLSW_CIM_EOP0_CNT(x) ((x) << S_DEBUG_CPLSW_CIM_EOP0_CNT)
#define G_DEBUG_CPLSW_CIM_EOP0_CNT(x) (((x) >> S_DEBUG_CPLSW_CIM_EOP0_CNT) & M_DEBUG_CPLSW_CIM_EOP0_CNT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_10 0x12a8
#define S_DEBUG_T_RXAFULL_D 30
#define M_DEBUG_T_RXAFULL_D 0x3U
#define V_DEBUG_T_RXAFULL_D(x) ((x) << S_DEBUG_T_RXAFULL_D)
#define G_DEBUG_T_RXAFULL_D(x) (((x) >> S_DEBUG_T_RXAFULL_D) & M_DEBUG_T_RXAFULL_D)
#define S_DEBUG_PD_RDRSPAFULL_D 26
#define M_DEBUG_PD_RDRSPAFULL_D 0xfU
#define V_DEBUG_PD_RDRSPAFULL_D(x) ((x) << S_DEBUG_PD_RDRSPAFULL_D)
#define G_DEBUG_PD_RDRSPAFULL_D(x) (((x) >> S_DEBUG_PD_RDRSPAFULL_D) & M_DEBUG_PD_RDRSPAFULL_D)
#define S_DEBUG_PD_RDREQAFULL_D 22
#define M_DEBUG_PD_RDREQAFULL_D 0xfU
#define V_DEBUG_PD_RDREQAFULL_D(x) ((x) << S_DEBUG_PD_RDREQAFULL_D)
#define G_DEBUG_PD_RDREQAFULL_D(x) (((x) >> S_DEBUG_PD_RDREQAFULL_D) & M_DEBUG_PD_RDREQAFULL_D)
#define S_DEBUG_PD_WRREQAFULL_D 18
#define M_DEBUG_PD_WRREQAFULL_D 0xfU
#define V_DEBUG_PD_WRREQAFULL_D(x) ((x) << S_DEBUG_PD_WRREQAFULL_D)
#define G_DEBUG_PD_WRREQAFULL_D(x) (((x) >> S_DEBUG_PD_WRREQAFULL_D) & M_DEBUG_PD_WRREQAFULL_D)
#define S_DEBUG_PC_RSPAFULL_D 15
#define M_DEBUG_PC_RSPAFULL_D 0x7U
#define V_DEBUG_PC_RSPAFULL_D(x) ((x) << S_DEBUG_PC_RSPAFULL_D)
#define G_DEBUG_PC_RSPAFULL_D(x) (((x) >> S_DEBUG_PC_RSPAFULL_D) & M_DEBUG_PC_RSPAFULL_D)
#define S_DEBUG_PC_REQAFULL_D 12
#define M_DEBUG_PC_REQAFULL_D 0x7U
#define V_DEBUG_PC_REQAFULL_D(x) ((x) << S_DEBUG_PC_REQAFULL_D)
#define G_DEBUG_PC_REQAFULL_D(x) (((x) >> S_DEBUG_PC_REQAFULL_D) & M_DEBUG_PC_REQAFULL_D)
#define S_DEBUG_U_TXAFULL_D 8
#define M_DEBUG_U_TXAFULL_D 0xfU
#define V_DEBUG_U_TXAFULL_D(x) ((x) << S_DEBUG_U_TXAFULL_D)
#define G_DEBUG_U_TXAFULL_D(x) (((x) >> S_DEBUG_U_TXAFULL_D) & M_DEBUG_U_TXAFULL_D)
#define S_DEBUG_UD_RXAFULL_D 4
#define M_DEBUG_UD_RXAFULL_D 0xfU
#define V_DEBUG_UD_RXAFULL_D(x) ((x) << S_DEBUG_UD_RXAFULL_D)
#define G_DEBUG_UD_RXAFULL_D(x) (((x) >> S_DEBUG_UD_RXAFULL_D) & M_DEBUG_UD_RXAFULL_D)
#define S_DEBUG_U_RXAFULL_D 2
#define M_DEBUG_U_RXAFULL_D 0x3U
#define V_DEBUG_U_RXAFULL_D(x) ((x) << S_DEBUG_U_RXAFULL_D)
#define G_DEBUG_U_RXAFULL_D(x) (((x) >> S_DEBUG_U_RXAFULL_D) & M_DEBUG_U_RXAFULL_D)
#define S_DEBUG_CIM_AFULL_D 0
#define M_DEBUG_CIM_AFULL_D 0x3U
#define V_DEBUG_CIM_AFULL_D(x) ((x) << S_DEBUG_CIM_AFULL_D)
#define G_DEBUG_CIM_AFULL_D(x) (((x) >> S_DEBUG_CIM_AFULL_D) & M_DEBUG_CIM_AFULL_D)
#define S_DEBUG_IDMA1_S_CPL_FLIT_REMAINING 28
#define M_DEBUG_IDMA1_S_CPL_FLIT_REMAINING 0xfU
#define V_DEBUG_IDMA1_S_CPL_FLIT_REMAINING(x) ((x) << S_DEBUG_IDMA1_S_CPL_FLIT_REMAINING)
#define G_DEBUG_IDMA1_S_CPL_FLIT_REMAINING(x) (((x) >> S_DEBUG_IDMA1_S_CPL_FLIT_REMAINING) & M_DEBUG_IDMA1_S_CPL_FLIT_REMAINING)
#define S_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_SRDY 27
#define V_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_SRDY(x) ((x) << S_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_SRDY)
#define F_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_SRDY V_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_SRDY(1U)
#define S_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_RSS 26
#define V_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_RSS(x) ((x) << S_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_RSS)
#define F_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_RSS V_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_RSS(1U)
#define S_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_NOCPL 25
#define V_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_NOCPL(x) ((x) << S_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_NOCPL)
#define F_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_NOCPL V_DEBUG_IDMA1_IDMA2IMSG_CMP_OUT_NOCPL(1U)
#define S_DEBUG_IDMA1_IDMA2IMSG_FULL 24
#define V_DEBUG_IDMA1_IDMA2IMSG_FULL(x) ((x) << S_DEBUG_IDMA1_IDMA2IMSG_FULL)
#define F_DEBUG_IDMA1_IDMA2IMSG_FULL V_DEBUG_IDMA1_IDMA2IMSG_FULL(1U)
#define S_DEBUG_IDMA1_IDMA2IMSG_EOP 23
#define V_DEBUG_IDMA1_IDMA2IMSG_EOP(x) ((x) << S_DEBUG_IDMA1_IDMA2IMSG_EOP)
#define F_DEBUG_IDMA1_IDMA2IMSG_EOP V_DEBUG_IDMA1_IDMA2IMSG_EOP(1U)
#define S_DEBUG_IDMA1_IDMA2IMSG_FIFO_IN_DRDY 22
#define V_DEBUG_IDMA1_IDMA2IMSG_FIFO_IN_DRDY(x) ((x) << S_DEBUG_IDMA1_IDMA2IMSG_FIFO_IN_DRDY)
#define F_DEBUG_IDMA1_IDMA2IMSG_FIFO_IN_DRDY V_DEBUG_IDMA1_IDMA2IMSG_FIFO_IN_DRDY(1U)
#define S_DEBUG_IDMA1_IDMA2IMSG_CMP_IN_DRDY 21
#define V_DEBUG_IDMA1_IDMA2IMSG_CMP_IN_DRDY(x) ((x) << S_DEBUG_IDMA1_IDMA2IMSG_CMP_IN_DRDY)
#define F_DEBUG_IDMA1_IDMA2IMSG_CMP_IN_DRDY V_DEBUG_IDMA1_IDMA2IMSG_CMP_IN_DRDY(1U)
#define S_DEBUG_IDMA0_S_CPL_FLIT_REMAINING 17
#define M_DEBUG_IDMA0_S_CPL_FLIT_REMAINING 0xfU
#define V_DEBUG_IDMA0_S_CPL_FLIT_REMAINING(x) ((x) << S_DEBUG_IDMA0_S_CPL_FLIT_REMAINING)
#define G_DEBUG_IDMA0_S_CPL_FLIT_REMAINING(x) (((x) >> S_DEBUG_IDMA0_S_CPL_FLIT_REMAINING) & M_DEBUG_IDMA0_S_CPL_FLIT_REMAINING)
#define S_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_SRDY 16
#define V_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_SRDY(x) ((x) << S_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_SRDY)
#define F_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_SRDY V_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_SRDY(1U)
#define S_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_RSS 15
#define V_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_RSS(x) ((x) << S_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_RSS)
#define F_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_RSS V_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_RSS(1U)
#define S_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_NOCPL 14
#define V_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_NOCPL(x) ((x) << S_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_NOCPL)
#define F_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_NOCPL V_DEBUG_IDMA0_IDMA2IMSG_CMP_OUT_NOCPL(1U)
#define S_DEBUG_IDMA0_IDMA2IMSG_FULL 13
#define V_DEBUG_IDMA0_IDMA2IMSG_FULL(x) ((x) << S_DEBUG_IDMA0_IDMA2IMSG_FULL)
#define F_DEBUG_IDMA0_IDMA2IMSG_FULL V_DEBUG_IDMA0_IDMA2IMSG_FULL(1U)
#define S_DEBUG_IDMA0_IDMA2IMSG_EOP 12
#define V_DEBUG_IDMA0_IDMA2IMSG_EOP(x) ((x) << S_DEBUG_IDMA0_IDMA2IMSG_EOP)
#define F_DEBUG_IDMA0_IDMA2IMSG_EOP V_DEBUG_IDMA0_IDMA2IMSG_EOP(1U)
#define S_DEBUG_IDMA0_IDMA2IMSG_CMP_IN_DRDY 11
#define V_DEBUG_IDMA0_IDMA2IMSG_CMP_IN_DRDY(x) ((x) << S_DEBUG_IDMA0_IDMA2IMSG_CMP_IN_DRDY)
#define F_DEBUG_IDMA0_IDMA2IMSG_CMP_IN_DRDY V_DEBUG_IDMA0_IDMA2IMSG_CMP_IN_DRDY(1U)
#define S_DEBUG_IDMA0_IDMA2IMSG_FIFO_IN_DRDY 10
#define V_DEBUG_IDMA0_IDMA2IMSG_FIFO_IN_DRDY(x) ((x) << S_DEBUG_IDMA0_IDMA2IMSG_FIFO_IN_DRDY)
#define F_DEBUG_IDMA0_IDMA2IMSG_FIFO_IN_DRDY V_DEBUG_IDMA0_IDMA2IMSG_FIFO_IN_DRDY(1U)
#define S_T6_DEBUG_T_RXAFULL_D 8
#define M_T6_DEBUG_T_RXAFULL_D 0x3U
#define V_T6_DEBUG_T_RXAFULL_D(x) ((x) << S_T6_DEBUG_T_RXAFULL_D)
#define G_T6_DEBUG_T_RXAFULL_D(x) (((x) >> S_T6_DEBUG_T_RXAFULL_D) & M_T6_DEBUG_T_RXAFULL_D)
#define S_T6_DEBUG_PD_WRREQAFULL_D 6
#define M_T6_DEBUG_PD_WRREQAFULL_D 0x3U
#define V_T6_DEBUG_PD_WRREQAFULL_D(x) ((x) << S_T6_DEBUG_PD_WRREQAFULL_D)
#define G_T6_DEBUG_PD_WRREQAFULL_D(x) (((x) >> S_T6_DEBUG_PD_WRREQAFULL_D) & M_T6_DEBUG_PD_WRREQAFULL_D)
#define S_T6_DEBUG_PC_RSPAFULL_D 5
#define V_T6_DEBUG_PC_RSPAFULL_D(x) ((x) << S_T6_DEBUG_PC_RSPAFULL_D)
#define F_T6_DEBUG_PC_RSPAFULL_D V_T6_DEBUG_PC_RSPAFULL_D(1U)
#define S_T6_DEBUG_PC_REQAFULL_D 4
#define V_T6_DEBUG_PC_REQAFULL_D(x) ((x) << S_T6_DEBUG_PC_REQAFULL_D)
#define F_T6_DEBUG_PC_REQAFULL_D V_T6_DEBUG_PC_REQAFULL_D(1U)
#define S_T6_DEBUG_CIM_AFULL_D 0
#define V_T6_DEBUG_CIM_AFULL_D(x) ((x) << S_T6_DEBUG_CIM_AFULL_D)
#define F_T6_DEBUG_CIM_AFULL_D V_T6_DEBUG_CIM_AFULL_D(1U)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_11 0x12ac
#define S_DEBUG_FLM_IDMA1_CACHE_DATA_ACTIVE 24
#define V_DEBUG_FLM_IDMA1_CACHE_DATA_ACTIVE(x) ((x) << S_DEBUG_FLM_IDMA1_CACHE_DATA_ACTIVE)
#define F_DEBUG_FLM_IDMA1_CACHE_DATA_ACTIVE V_DEBUG_FLM_IDMA1_CACHE_DATA_ACTIVE(1U)
#define S_DEBUG_FLM_IDMA1_CACHE_HDR_ACTIVE 23
#define V_DEBUG_FLM_IDMA1_CACHE_HDR_ACTIVE(x) ((x) << S_DEBUG_FLM_IDMA1_CACHE_HDR_ACTIVE)
#define F_DEBUG_FLM_IDMA1_CACHE_HDR_ACTIVE V_DEBUG_FLM_IDMA1_CACHE_HDR_ACTIVE(1U)
#define S_DEBUG_FLM_IDMA1_CTXT_DATA_ACTIVE 22
#define V_DEBUG_FLM_IDMA1_CTXT_DATA_ACTIVE(x) ((x) << S_DEBUG_FLM_IDMA1_CTXT_DATA_ACTIVE)
#define F_DEBUG_FLM_IDMA1_CTXT_DATA_ACTIVE V_DEBUG_FLM_IDMA1_CTXT_DATA_ACTIVE(1U)
#define S_DEBUG_FLM_IDMA1_CTXT_HDR_ACTIVE 21
#define V_DEBUG_FLM_IDMA1_CTXT_HDR_ACTIVE(x) ((x) << S_DEBUG_FLM_IDMA1_CTXT_HDR_ACTIVE)
#define F_DEBUG_FLM_IDMA1_CTXT_HDR_ACTIVE V_DEBUG_FLM_IDMA1_CTXT_HDR_ACTIVE(1U)
#define S_DEBUG_ST_FLM_IDMA1_CACHE 19
#define M_DEBUG_ST_FLM_IDMA1_CACHE 0x3U
#define V_DEBUG_ST_FLM_IDMA1_CACHE(x) ((x) << S_DEBUG_ST_FLM_IDMA1_CACHE)
#define G_DEBUG_ST_FLM_IDMA1_CACHE(x) (((x) >> S_DEBUG_ST_FLM_IDMA1_CACHE) & M_DEBUG_ST_FLM_IDMA1_CACHE)
#define S_DEBUG_ST_FLM_IDMA1_CTXT 16
#define M_DEBUG_ST_FLM_IDMA1_CTXT 0x7U
#define V_DEBUG_ST_FLM_IDMA1_CTXT(x) ((x) << S_DEBUG_ST_FLM_IDMA1_CTXT)
#define G_DEBUG_ST_FLM_IDMA1_CTXT(x) (((x) >> S_DEBUG_ST_FLM_IDMA1_CTXT) & M_DEBUG_ST_FLM_IDMA1_CTXT)
#define S_DEBUG_FLM_IDMA0_CACHE_DATA_ACTIVE 8
#define V_DEBUG_FLM_IDMA0_CACHE_DATA_ACTIVE(x) ((x) << S_DEBUG_FLM_IDMA0_CACHE_DATA_ACTIVE)
#define F_DEBUG_FLM_IDMA0_CACHE_DATA_ACTIVE V_DEBUG_FLM_IDMA0_CACHE_DATA_ACTIVE(1U)
#define S_DEBUG_FLM_IDMA0_CACHE_HDR_ACTIVE 7
#define V_DEBUG_FLM_IDMA0_CACHE_HDR_ACTIVE(x) ((x) << S_DEBUG_FLM_IDMA0_CACHE_HDR_ACTIVE)
#define F_DEBUG_FLM_IDMA0_CACHE_HDR_ACTIVE V_DEBUG_FLM_IDMA0_CACHE_HDR_ACTIVE(1U)
#define S_DEBUG_FLM_IDMA0_CTXT_DATA_ACTIVE 6
#define V_DEBUG_FLM_IDMA0_CTXT_DATA_ACTIVE(x) ((x) << S_DEBUG_FLM_IDMA0_CTXT_DATA_ACTIVE)
#define F_DEBUG_FLM_IDMA0_CTXT_DATA_ACTIVE V_DEBUG_FLM_IDMA0_CTXT_DATA_ACTIVE(1U)
#define S_DEBUG_FLM_IDMA0_CTXT_HDR_ACTIVE 5
#define V_DEBUG_FLM_IDMA0_CTXT_HDR_ACTIVE(x) ((x) << S_DEBUG_FLM_IDMA0_CTXT_HDR_ACTIVE)
#define F_DEBUG_FLM_IDMA0_CTXT_HDR_ACTIVE V_DEBUG_FLM_IDMA0_CTXT_HDR_ACTIVE(1U)
#define S_DEBUG_ST_FLM_IDMA0_CACHE 3
#define M_DEBUG_ST_FLM_IDMA0_CACHE 0x3U
#define V_DEBUG_ST_FLM_IDMA0_CACHE(x) ((x) << S_DEBUG_ST_FLM_IDMA0_CACHE)
#define G_DEBUG_ST_FLM_IDMA0_CACHE(x) (((x) >> S_DEBUG_ST_FLM_IDMA0_CACHE) & M_DEBUG_ST_FLM_IDMA0_CACHE)
#define S_DEBUG_ST_FLM_IDMA0_CTXT 0
#define M_DEBUG_ST_FLM_IDMA0_CTXT 0x7U
#define V_DEBUG_ST_FLM_IDMA0_CTXT(x) ((x) << S_DEBUG_ST_FLM_IDMA0_CTXT)
#define G_DEBUG_ST_FLM_IDMA0_CTXT(x) (((x) >> S_DEBUG_ST_FLM_IDMA0_CTXT) & M_DEBUG_ST_FLM_IDMA0_CTXT)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_12 0x12b0
#define S_DEBUG_CPLSW_SOP1_CNT 28
#define M_DEBUG_CPLSW_SOP1_CNT 0xfU
#define V_DEBUG_CPLSW_SOP1_CNT(x) ((x) << S_DEBUG_CPLSW_SOP1_CNT)
#define G_DEBUG_CPLSW_SOP1_CNT(x) (((x) >> S_DEBUG_CPLSW_SOP1_CNT) & M_DEBUG_CPLSW_SOP1_CNT)
#define S_DEBUG_CPLSW_EOP1_CNT 24
#define M_DEBUG_CPLSW_EOP1_CNT 0xfU
#define V_DEBUG_CPLSW_EOP1_CNT(x) ((x) << S_DEBUG_CPLSW_EOP1_CNT)
#define G_DEBUG_CPLSW_EOP1_CNT(x) (((x) >> S_DEBUG_CPLSW_EOP1_CNT) & M_DEBUG_CPLSW_EOP1_CNT)
#define S_DEBUG_CPLSW_SOP0_CNT 20
#define M_DEBUG_CPLSW_SOP0_CNT 0xfU
#define V_DEBUG_CPLSW_SOP0_CNT(x) ((x) << S_DEBUG_CPLSW_SOP0_CNT)
#define G_DEBUG_CPLSW_SOP0_CNT(x) (((x) >> S_DEBUG_CPLSW_SOP0_CNT) & M_DEBUG_CPLSW_SOP0_CNT)
#define S_DEBUG_CPLSW_EOP0_CNT 16
#define M_DEBUG_CPLSW_EOP0_CNT 0xfU
#define V_DEBUG_CPLSW_EOP0_CNT(x) ((x) << S_DEBUG_CPLSW_EOP0_CNT)
#define G_DEBUG_CPLSW_EOP0_CNT(x) (((x) >> S_DEBUG_CPLSW_EOP0_CNT) & M_DEBUG_CPLSW_EOP0_CNT)
#define S_DEBUG_PC_RSP_SOP2_CNT 12
#define M_DEBUG_PC_RSP_SOP2_CNT 0xfU
#define V_DEBUG_PC_RSP_SOP2_CNT(x) ((x) << S_DEBUG_PC_RSP_SOP2_CNT)
#define G_DEBUG_PC_RSP_SOP2_CNT(x) (((x) >> S_DEBUG_PC_RSP_SOP2_CNT) & M_DEBUG_PC_RSP_SOP2_CNT)
#define S_DEBUG_PC_RSP_EOP2_CNT 8
#define M_DEBUG_PC_RSP_EOP2_CNT 0xfU
#define V_DEBUG_PC_RSP_EOP2_CNT(x) ((x) << S_DEBUG_PC_RSP_EOP2_CNT)
#define G_DEBUG_PC_RSP_EOP2_CNT(x) (((x) >> S_DEBUG_PC_RSP_EOP2_CNT) & M_DEBUG_PC_RSP_EOP2_CNT)
#define S_DEBUG_PC_REQ_SOP2_CNT 4
#define M_DEBUG_PC_REQ_SOP2_CNT 0xfU
#define V_DEBUG_PC_REQ_SOP2_CNT(x) ((x) << S_DEBUG_PC_REQ_SOP2_CNT)
#define G_DEBUG_PC_REQ_SOP2_CNT(x) (((x) >> S_DEBUG_PC_REQ_SOP2_CNT) & M_DEBUG_PC_REQ_SOP2_CNT)
#define S_DEBUG_PC_REQ_EOP2_CNT 0
#define M_DEBUG_PC_REQ_EOP2_CNT 0xfU
#define V_DEBUG_PC_REQ_EOP2_CNT(x) ((x) << S_DEBUG_PC_REQ_EOP2_CNT)
#define G_DEBUG_PC_REQ_EOP2_CNT(x) (((x) >> S_DEBUG_PC_REQ_EOP2_CNT) & M_DEBUG_PC_REQ_EOP2_CNT)
#define S_DEBUG_IDMA1_ISHIFT_TX_SIZE 8
#define M_DEBUG_IDMA1_ISHIFT_TX_SIZE 0x7fU
#define V_DEBUG_IDMA1_ISHIFT_TX_SIZE(x) ((x) << S_DEBUG_IDMA1_ISHIFT_TX_SIZE)
#define G_DEBUG_IDMA1_ISHIFT_TX_SIZE(x) (((x) >> S_DEBUG_IDMA1_ISHIFT_TX_SIZE) & M_DEBUG_IDMA1_ISHIFT_TX_SIZE)
#define S_DEBUG_IDMA0_ISHIFT_TX_SIZE 0
#define M_DEBUG_IDMA0_ISHIFT_TX_SIZE 0x7fU
#define V_DEBUG_IDMA0_ISHIFT_TX_SIZE(x) ((x) << S_DEBUG_IDMA0_ISHIFT_TX_SIZE)
#define G_DEBUG_IDMA0_ISHIFT_TX_SIZE(x) (((x) >> S_DEBUG_IDMA0_ISHIFT_TX_SIZE) & M_DEBUG_IDMA0_ISHIFT_TX_SIZE)
#define A_SGE_DEBUG_DATA_HIGH_INDEX_13 0x12b4
#define A_SGE_DEBUG_DATA_HIGH_INDEX_14 0x12b8
#define A_SGE_DEBUG_DATA_HIGH_INDEX_15 0x12bc
#define A_SGE_DEBUG_DATA_LOW_INDEX_0 0x12c0
#define S_DEBUG_ST_IDMA1_FLM_REQ 29
#define M_DEBUG_ST_IDMA1_FLM_REQ 0x7U
#define V_DEBUG_ST_IDMA1_FLM_REQ(x) ((x) << S_DEBUG_ST_IDMA1_FLM_REQ)
#define G_DEBUG_ST_IDMA1_FLM_REQ(x) (((x) >> S_DEBUG_ST_IDMA1_FLM_REQ) & M_DEBUG_ST_IDMA1_FLM_REQ)
#define S_DEBUG_ST_IDMA0_FLM_REQ 26
#define M_DEBUG_ST_IDMA0_FLM_REQ 0x7U
#define V_DEBUG_ST_IDMA0_FLM_REQ(x) ((x) << S_DEBUG_ST_IDMA0_FLM_REQ)
#define G_DEBUG_ST_IDMA0_FLM_REQ(x) (((x) >> S_DEBUG_ST_IDMA0_FLM_REQ) & M_DEBUG_ST_IDMA0_FLM_REQ)
#define S_DEBUG_ST_IMSG_CTXT 23
#define M_DEBUG_ST_IMSG_CTXT 0x7U
#define V_DEBUG_ST_IMSG_CTXT(x) ((x) << S_DEBUG_ST_IMSG_CTXT)
#define G_DEBUG_ST_IMSG_CTXT(x) (((x) >> S_DEBUG_ST_IMSG_CTXT) & M_DEBUG_ST_IMSG_CTXT)
#define S_DEBUG_ST_IMSG 18
#define M_DEBUG_ST_IMSG 0x1fU
#define V_DEBUG_ST_IMSG(x) ((x) << S_DEBUG_ST_IMSG)
#define G_DEBUG_ST_IMSG(x) (((x) >> S_DEBUG_ST_IMSG) & M_DEBUG_ST_IMSG)
#define S_DEBUG_ST_IDMA1_IALN 16
#define M_DEBUG_ST_IDMA1_IALN 0x3U
#define V_DEBUG_ST_IDMA1_IALN(x) ((x) << S_DEBUG_ST_IDMA1_IALN)
#define G_DEBUG_ST_IDMA1_IALN(x) (((x) >> S_DEBUG_ST_IDMA1_IALN) & M_DEBUG_ST_IDMA1_IALN)
#define S_DEBUG_ST_IDMA1_IDMA_SM 9
#define M_DEBUG_ST_IDMA1_IDMA_SM 0x3fU
#define V_DEBUG_ST_IDMA1_IDMA_SM(x) ((x) << S_DEBUG_ST_IDMA1_IDMA_SM)
#define G_DEBUG_ST_IDMA1_IDMA_SM(x) (((x) >> S_DEBUG_ST_IDMA1_IDMA_SM) & M_DEBUG_ST_IDMA1_IDMA_SM)
#define S_DEBUG_ST_IDMA0_IALN 7
#define M_DEBUG_ST_IDMA0_IALN 0x3U
#define V_DEBUG_ST_IDMA0_IALN(x) ((x) << S_DEBUG_ST_IDMA0_IALN)
#define G_DEBUG_ST_IDMA0_IALN(x) (((x) >> S_DEBUG_ST_IDMA0_IALN) & M_DEBUG_ST_IDMA0_IALN)
#define S_DEBUG_ST_IDMA0_IDMA_SM 0
#define M_DEBUG_ST_IDMA0_IDMA_SM 0x3fU
#define V_DEBUG_ST_IDMA0_IDMA_SM(x) ((x) << S_DEBUG_ST_IDMA0_IDMA_SM)
#define G_DEBUG_ST_IDMA0_IDMA_SM(x) (((x) >> S_DEBUG_ST_IDMA0_IDMA_SM) & M_DEBUG_ST_IDMA0_IDMA_SM)
#define S_DEBUG_ST_IDMA1_IDMA2IMSG 15
#define V_DEBUG_ST_IDMA1_IDMA2IMSG(x) ((x) << S_DEBUG_ST_IDMA1_IDMA2IMSG)
#define F_DEBUG_ST_IDMA1_IDMA2IMSG V_DEBUG_ST_IDMA1_IDMA2IMSG(1U)
#define S_DEBUG_ST_IDMA0_IDMA2IMSG 6
#define V_DEBUG_ST_IDMA0_IDMA2IMSG(x) ((x) << S_DEBUG_ST_IDMA0_IDMA2IMSG)
#define F_DEBUG_ST_IDMA0_IDMA2IMSG V_DEBUG_ST_IDMA0_IDMA2IMSG(1U)
#define A_SGE_DEBUG_DATA_LOW_INDEX_1 0x12c4
#define S_DEBUG_ITP_EMPTY 12
#define M_DEBUG_ITP_EMPTY 0x3fU
#define V_DEBUG_ITP_EMPTY(x) ((x) << S_DEBUG_ITP_EMPTY)
#define G_DEBUG_ITP_EMPTY(x) (((x) >> S_DEBUG_ITP_EMPTY) & M_DEBUG_ITP_EMPTY)
#define S_DEBUG_ITP_EXPIRED 6
#define M_DEBUG_ITP_EXPIRED 0x3fU
#define V_DEBUG_ITP_EXPIRED(x) ((x) << S_DEBUG_ITP_EXPIRED)
#define G_DEBUG_ITP_EXPIRED(x) (((x) >> S_DEBUG_ITP_EXPIRED) & M_DEBUG_ITP_EXPIRED)
#define S_DEBUG_ITP_PAUSE 5
#define V_DEBUG_ITP_PAUSE(x) ((x) << S_DEBUG_ITP_PAUSE)
#define F_DEBUG_ITP_PAUSE V_DEBUG_ITP_PAUSE(1U)
#define S_DEBUG_ITP_DEL_DONE 4
#define V_DEBUG_ITP_DEL_DONE(x) ((x) << S_DEBUG_ITP_DEL_DONE)
#define F_DEBUG_ITP_DEL_DONE V_DEBUG_ITP_DEL_DONE(1U)
#define S_DEBUG_ITP_ADD_DONE 3
#define V_DEBUG_ITP_ADD_DONE(x) ((x) << S_DEBUG_ITP_ADD_DONE)
#define F_DEBUG_ITP_ADD_DONE V_DEBUG_ITP_ADD_DONE(1U)
#define S_DEBUG_ITP_EVR_STATE 0
#define M_DEBUG_ITP_EVR_STATE 0x7U
#define V_DEBUG_ITP_EVR_STATE(x) ((x) << S_DEBUG_ITP_EVR_STATE)
#define G_DEBUG_ITP_EVR_STATE(x) (((x) >> S_DEBUG_ITP_EVR_STATE) & M_DEBUG_ITP_EVR_STATE)
#define A_SGE_DEBUG_DATA_LOW_INDEX_2 0x12c8
#define S_DEBUG_ST_DBP_THREAD2_CIMFL 25
#define M_DEBUG_ST_DBP_THREAD2_CIMFL 0x1fU
#define V_DEBUG_ST_DBP_THREAD2_CIMFL(x) ((x) << S_DEBUG_ST_DBP_THREAD2_CIMFL)
#define G_DEBUG_ST_DBP_THREAD2_CIMFL(x) (((x) >> S_DEBUG_ST_DBP_THREAD2_CIMFL) & M_DEBUG_ST_DBP_THREAD2_CIMFL)
#define S_DEBUG_ST_DBP_THREAD2_MAIN 20
#define M_DEBUG_ST_DBP_THREAD2_MAIN 0x1fU
#define V_DEBUG_ST_DBP_THREAD2_MAIN(x) ((x) << S_DEBUG_ST_DBP_THREAD2_MAIN)
#define G_DEBUG_ST_DBP_THREAD2_MAIN(x) (((x) >> S_DEBUG_ST_DBP_THREAD2_MAIN) & M_DEBUG_ST_DBP_THREAD2_MAIN)
#define S_DEBUG_ST_DBP_THREAD1_CIMFL 15
#define M_DEBUG_ST_DBP_THREAD1_CIMFL 0x1fU
#define V_DEBUG_ST_DBP_THREAD1_CIMFL(x) ((x) << S_DEBUG_ST_DBP_THREAD1_CIMFL)
#define G_DEBUG_ST_DBP_THREAD1_CIMFL(x) (((x) >> S_DEBUG_ST_DBP_THREAD1_CIMFL) & M_DEBUG_ST_DBP_THREAD1_CIMFL)
#define S_DEBUG_ST_DBP_THREAD1_MAIN 10
#define M_DEBUG_ST_DBP_THREAD1_MAIN 0x1fU
#define V_DEBUG_ST_DBP_THREAD1_MAIN(x) ((x) << S_DEBUG_ST_DBP_THREAD1_MAIN)
#define G_DEBUG_ST_DBP_THREAD1_MAIN(x) (((x) >> S_DEBUG_ST_DBP_THREAD1_MAIN) & M_DEBUG_ST_DBP_THREAD1_MAIN)
#define S_DEBUG_ST_DBP_THREAD0_CIMFL 5
#define M_DEBUG_ST_DBP_THREAD0_CIMFL 0x1fU
#define V_DEBUG_ST_DBP_THREAD0_CIMFL(x) ((x) << S_DEBUG_ST_DBP_THREAD0_CIMFL)
#define G_DEBUG_ST_DBP_THREAD0_CIMFL(x) (((x) >> S_DEBUG_ST_DBP_THREAD0_CIMFL) & M_DEBUG_ST_DBP_THREAD0_CIMFL)
#define S_DEBUG_ST_DBP_THREAD0_MAIN 0
#define M_DEBUG_ST_DBP_THREAD0_MAIN 0x1fU
#define V_DEBUG_ST_DBP_THREAD0_MAIN(x) ((x) << S_DEBUG_ST_DBP_THREAD0_MAIN)
#define G_DEBUG_ST_DBP_THREAD0_MAIN(x) (((x) >> S_DEBUG_ST_DBP_THREAD0_MAIN) & M_DEBUG_ST_DBP_THREAD0_MAIN)
#define S_T6_DEBUG_ST_DBP_UPCP_MAIN 14
#define M_T6_DEBUG_ST_DBP_UPCP_MAIN 0x7U
#define V_T6_DEBUG_ST_DBP_UPCP_MAIN(x) ((x) << S_T6_DEBUG_ST_DBP_UPCP_MAIN)
#define G_T6_DEBUG_ST_DBP_UPCP_MAIN(x) (((x) >> S_T6_DEBUG_ST_DBP_UPCP_MAIN) & M_T6_DEBUG_ST_DBP_UPCP_MAIN)
#define A_SGE_DEBUG_DATA_LOW_INDEX_3 0x12cc
#define S_DEBUG_ST_DBP_UPCP_MAIN 14
#define M_DEBUG_ST_DBP_UPCP_MAIN 0x1fU
#define V_DEBUG_ST_DBP_UPCP_MAIN(x) ((x) << S_DEBUG_ST_DBP_UPCP_MAIN)
#define G_DEBUG_ST_DBP_UPCP_MAIN(x) (((x) >> S_DEBUG_ST_DBP_UPCP_MAIN) & M_DEBUG_ST_DBP_UPCP_MAIN)
#define S_DEBUG_ST_DBP_DBFIFO_MAIN 13
#define V_DEBUG_ST_DBP_DBFIFO_MAIN(x) ((x) << S_DEBUG_ST_DBP_DBFIFO_MAIN)
#define F_DEBUG_ST_DBP_DBFIFO_MAIN V_DEBUG_ST_DBP_DBFIFO_MAIN(1U)
#define S_DEBUG_ST_DBP_CTXT 10
#define M_DEBUG_ST_DBP_CTXT 0x7U
#define V_DEBUG_ST_DBP_CTXT(x) ((x) << S_DEBUG_ST_DBP_CTXT)
#define G_DEBUG_ST_DBP_CTXT(x) (((x) >> S_DEBUG_ST_DBP_CTXT) & M_DEBUG_ST_DBP_CTXT)
#define S_DEBUG_ST_DBP_THREAD3_CIMFL 5
#define M_DEBUG_ST_DBP_THREAD3_CIMFL 0x1fU
#define V_DEBUG_ST_DBP_THREAD3_CIMFL(x) ((x) << S_DEBUG_ST_DBP_THREAD3_CIMFL)
#define G_DEBUG_ST_DBP_THREAD3_CIMFL(x) (((x) >> S_DEBUG_ST_DBP_THREAD3_CIMFL) & M_DEBUG_ST_DBP_THREAD3_CIMFL)
#define S_DEBUG_ST_DBP_THREAD3_MAIN 0
#define M_DEBUG_ST_DBP_THREAD3_MAIN 0x1fU
#define V_DEBUG_ST_DBP_THREAD3_MAIN(x) ((x) << S_DEBUG_ST_DBP_THREAD3_MAIN)
#define G_DEBUG_ST_DBP_THREAD3_MAIN(x) (((x) >> S_DEBUG_ST_DBP_THREAD3_MAIN) & M_DEBUG_ST_DBP_THREAD3_MAIN)
#define A_SGE_DEBUG_DATA_LOW_INDEX_4 0x12d0
#define S_DEBUG_ST_EDMA3_ALIGN_SUB 29
#define M_DEBUG_ST_EDMA3_ALIGN_SUB 0x7U
#define V_DEBUG_ST_EDMA3_ALIGN_SUB(x) ((x) << S_DEBUG_ST_EDMA3_ALIGN_SUB)
#define G_DEBUG_ST_EDMA3_ALIGN_SUB(x) (((x) >> S_DEBUG_ST_EDMA3_ALIGN_SUB) & M_DEBUG_ST_EDMA3_ALIGN_SUB)
#define S_DEBUG_ST_EDMA3_ALIGN 27
#define M_DEBUG_ST_EDMA3_ALIGN 0x3U
#define V_DEBUG_ST_EDMA3_ALIGN(x) ((x) << S_DEBUG_ST_EDMA3_ALIGN)
#define G_DEBUG_ST_EDMA3_ALIGN(x) (((x) >> S_DEBUG_ST_EDMA3_ALIGN) & M_DEBUG_ST_EDMA3_ALIGN)
#define S_DEBUG_ST_EDMA3_REQ 24
#define M_DEBUG_ST_EDMA3_REQ 0x7U
#define V_DEBUG_ST_EDMA3_REQ(x) ((x) << S_DEBUG_ST_EDMA3_REQ)
#define G_DEBUG_ST_EDMA3_REQ(x) (((x) >> S_DEBUG_ST_EDMA3_REQ) & M_DEBUG_ST_EDMA3_REQ)
#define S_DEBUG_ST_EDMA2_ALIGN_SUB 21
#define M_DEBUG_ST_EDMA2_ALIGN_SUB 0x7U
#define V_DEBUG_ST_EDMA2_ALIGN_SUB(x) ((x) << S_DEBUG_ST_EDMA2_ALIGN_SUB)
#define G_DEBUG_ST_EDMA2_ALIGN_SUB(x) (((x) >> S_DEBUG_ST_EDMA2_ALIGN_SUB) & M_DEBUG_ST_EDMA2_ALIGN_SUB)
#define S_DEBUG_ST_EDMA2_ALIGN 19
#define M_DEBUG_ST_EDMA2_ALIGN 0x3U
#define V_DEBUG_ST_EDMA2_ALIGN(x) ((x) << S_DEBUG_ST_EDMA2_ALIGN)
#define G_DEBUG_ST_EDMA2_ALIGN(x) (((x) >> S_DEBUG_ST_EDMA2_ALIGN) & M_DEBUG_ST_EDMA2_ALIGN)
#define S_DEBUG_ST_EDMA2_REQ 16
#define M_DEBUG_ST_EDMA2_REQ 0x7U
#define V_DEBUG_ST_EDMA2_REQ(x) ((x) << S_DEBUG_ST_EDMA2_REQ)
#define G_DEBUG_ST_EDMA2_REQ(x) (((x) >> S_DEBUG_ST_EDMA2_REQ) & M_DEBUG_ST_EDMA2_REQ)
#define S_DEBUG_ST_EDMA1_ALIGN_SUB 13
#define M_DEBUG_ST_EDMA1_ALIGN_SUB 0x7U
#define V_DEBUG_ST_EDMA1_ALIGN_SUB(x) ((x) << S_DEBUG_ST_EDMA1_ALIGN_SUB)
#define G_DEBUG_ST_EDMA1_ALIGN_SUB(x) (((x) >> S_DEBUG_ST_EDMA1_ALIGN_SUB) & M_DEBUG_ST_EDMA1_ALIGN_SUB)
#define S_DEBUG_ST_EDMA1_ALIGN 11
#define M_DEBUG_ST_EDMA1_ALIGN 0x3U
#define V_DEBUG_ST_EDMA1_ALIGN(x) ((x) << S_DEBUG_ST_EDMA1_ALIGN)
#define G_DEBUG_ST_EDMA1_ALIGN(x) (((x) >> S_DEBUG_ST_EDMA1_ALIGN) & M_DEBUG_ST_EDMA1_ALIGN)
#define S_DEBUG_ST_EDMA1_REQ 8
#define M_DEBUG_ST_EDMA1_REQ 0x7U
#define V_DEBUG_ST_EDMA1_REQ(x) ((x) << S_DEBUG_ST_EDMA1_REQ)
#define G_DEBUG_ST_EDMA1_REQ(x) (((x) >> S_DEBUG_ST_EDMA1_REQ) & M_DEBUG_ST_EDMA1_REQ)
#define S_DEBUG_ST_EDMA0_ALIGN_SUB 5
#define M_DEBUG_ST_EDMA0_ALIGN_SUB 0x7U
#define V_DEBUG_ST_EDMA0_ALIGN_SUB(x) ((x) << S_DEBUG_ST_EDMA0_ALIGN_SUB)
#define G_DEBUG_ST_EDMA0_ALIGN_SUB(x) (((x) >> S_DEBUG_ST_EDMA0_ALIGN_SUB) & M_DEBUG_ST_EDMA0_ALIGN_SUB)
#define S_DEBUG_ST_EDMA0_ALIGN 3
#define M_DEBUG_ST_EDMA0_ALIGN 0x3U
#define V_DEBUG_ST_EDMA0_ALIGN(x) ((x) << S_DEBUG_ST_EDMA0_ALIGN)
#define G_DEBUG_ST_EDMA0_ALIGN(x) (((x) >> S_DEBUG_ST_EDMA0_ALIGN) & M_DEBUG_ST_EDMA0_ALIGN)
#define S_DEBUG_ST_EDMA0_REQ 0
#define M_DEBUG_ST_EDMA0_REQ 0x7U
#define V_DEBUG_ST_EDMA0_REQ(x) ((x) << S_DEBUG_ST_EDMA0_REQ)
#define G_DEBUG_ST_EDMA0_REQ(x) (((x) >> S_DEBUG_ST_EDMA0_REQ) & M_DEBUG_ST_EDMA0_REQ)
#define A_SGE_DEBUG_DATA_LOW_INDEX_5 0x12d4
#define S_DEBUG_ST_FLM_DBPTR 30
#define M_DEBUG_ST_FLM_DBPTR 0x3U
#define V_DEBUG_ST_FLM_DBPTR(x) ((x) << S_DEBUG_ST_FLM_DBPTR)
#define G_DEBUG_ST_FLM_DBPTR(x) (((x) >> S_DEBUG_ST_FLM_DBPTR) & M_DEBUG_ST_FLM_DBPTR)
#define S_DEBUG_FLM_CACHE_LOCKED_COUNT 23
#define M_DEBUG_FLM_CACHE_LOCKED_COUNT 0x7fU
#define V_DEBUG_FLM_CACHE_LOCKED_COUNT(x) ((x) << S_DEBUG_FLM_CACHE_LOCKED_COUNT)
#define G_DEBUG_FLM_CACHE_LOCKED_COUNT(x) (((x) >> S_DEBUG_FLM_CACHE_LOCKED_COUNT) & M_DEBUG_FLM_CACHE_LOCKED_COUNT)
#define S_DEBUG_FLM_CACHE_AGENT 20
#define M_DEBUG_FLM_CACHE_AGENT 0x7U
#define V_DEBUG_FLM_CACHE_AGENT(x) ((x) << S_DEBUG_FLM_CACHE_AGENT)
#define G_DEBUG_FLM_CACHE_AGENT(x) (((x) >> S_DEBUG_FLM_CACHE_AGENT) & M_DEBUG_FLM_CACHE_AGENT)
#define S_DEBUG_ST_FLM_CACHE 16
#define M_DEBUG_ST_FLM_CACHE 0xfU
#define V_DEBUG_ST_FLM_CACHE(x) ((x) << S_DEBUG_ST_FLM_CACHE)
#define G_DEBUG_ST_FLM_CACHE(x) (((x) >> S_DEBUG_ST_FLM_CACHE) & M_DEBUG_ST_FLM_CACHE)
#define S_DEBUG_FLM_DBPTR_CIDX_STALL 12
#define V_DEBUG_FLM_DBPTR_CIDX_STALL(x) ((x) << S_DEBUG_FLM_DBPTR_CIDX_STALL)
#define F_DEBUG_FLM_DBPTR_CIDX_STALL V_DEBUG_FLM_DBPTR_CIDX_STALL(1U)
#define S_DEBUG_FLM_DBPTR_QID 0
#define M_DEBUG_FLM_DBPTR_QID 0xfffU
#define V_DEBUG_FLM_DBPTR_QID(x) ((x) << S_DEBUG_FLM_DBPTR_QID)
#define G_DEBUG_FLM_DBPTR_QID(x) (((x) >> S_DEBUG_FLM_DBPTR_QID) & M_DEBUG_FLM_DBPTR_QID)
#define A_SGE_DEBUG0_DBP_THREAD 0x12d4
#define S_THREAD_ST_MAIN 25
#define M_THREAD_ST_MAIN 0x3fU
#define V_THREAD_ST_MAIN(x) ((x) << S_THREAD_ST_MAIN)
#define G_THREAD_ST_MAIN(x) (((x) >> S_THREAD_ST_MAIN) & M_THREAD_ST_MAIN)
#define S_THREAD_ST_CIMFL 21
#define M_THREAD_ST_CIMFL 0xfU
#define V_THREAD_ST_CIMFL(x) ((x) << S_THREAD_ST_CIMFL)
#define G_THREAD_ST_CIMFL(x) (((x) >> S_THREAD_ST_CIMFL) & M_THREAD_ST_CIMFL)
#define S_THREAD_CMDOP 17
#define M_THREAD_CMDOP 0xfU
#define V_THREAD_CMDOP(x) ((x) << S_THREAD_CMDOP)
#define G_THREAD_CMDOP(x) (((x) >> S_THREAD_CMDOP) & M_THREAD_CMDOP)
#define S_THREAD_QID 0
#define M_THREAD_QID 0x1ffffU
#define V_THREAD_QID(x) ((x) << S_THREAD_QID)
#define G_THREAD_QID(x) (((x) >> S_THREAD_QID) & M_THREAD_QID)
#define A_SGE_DEBUG_DATA_LOW_INDEX_6 0x12d8
#define S_DEBUG_DBP_THREAD0_QID 0
#define M_DEBUG_DBP_THREAD0_QID 0x1ffffU
#define V_DEBUG_DBP_THREAD0_QID(x) ((x) << S_DEBUG_DBP_THREAD0_QID)
#define G_DEBUG_DBP_THREAD0_QID(x) (((x) >> S_DEBUG_DBP_THREAD0_QID) & M_DEBUG_DBP_THREAD0_QID)
#define A_SGE_DEBUG_DATA_LOW_INDEX_7 0x12dc
#define S_DEBUG_DBP_THREAD1_QID 0
#define M_DEBUG_DBP_THREAD1_QID 0x1ffffU
#define V_DEBUG_DBP_THREAD1_QID(x) ((x) << S_DEBUG_DBP_THREAD1_QID)
#define G_DEBUG_DBP_THREAD1_QID(x) (((x) >> S_DEBUG_DBP_THREAD1_QID) & M_DEBUG_DBP_THREAD1_QID)
#define A_SGE_DEBUG_DATA_LOW_INDEX_8 0x12e0
#define S_DEBUG_DBP_THREAD2_QID 0
#define M_DEBUG_DBP_THREAD2_QID 0x1ffffU
#define V_DEBUG_DBP_THREAD2_QID(x) ((x) << S_DEBUG_DBP_THREAD2_QID)
#define G_DEBUG_DBP_THREAD2_QID(x) (((x) >> S_DEBUG_DBP_THREAD2_QID) & M_DEBUG_DBP_THREAD2_QID)
#define A_SGE_DEBUG_DATA_LOW_INDEX_9 0x12e4
#define S_DEBUG_DBP_THREAD3_QID 0
#define M_DEBUG_DBP_THREAD3_QID 0x1ffffU
#define V_DEBUG_DBP_THREAD3_QID(x) ((x) << S_DEBUG_DBP_THREAD3_QID)
#define G_DEBUG_DBP_THREAD3_QID(x) (((x) >> S_DEBUG_DBP_THREAD3_QID) & M_DEBUG_DBP_THREAD3_QID)
#define A_SGE_DEBUG_DATA_LOW_INDEX_10 0x12e8
#define S_DEBUG_IMSG_CPL 16
#define M_DEBUG_IMSG_CPL 0xffU
#define V_DEBUG_IMSG_CPL(x) ((x) << S_DEBUG_IMSG_CPL)
#define G_DEBUG_IMSG_CPL(x) (((x) >> S_DEBUG_IMSG_CPL) & M_DEBUG_IMSG_CPL)
#define S_DEBUG_IMSG_QID 0
#define M_DEBUG_IMSG_QID 0xffffU
#define V_DEBUG_IMSG_QID(x) ((x) << S_DEBUG_IMSG_QID)
#define G_DEBUG_IMSG_QID(x) (((x) >> S_DEBUG_IMSG_QID) & M_DEBUG_IMSG_QID)
#define A_SGE_DEBUG_DATA_LOW_INDEX_11 0x12ec
#define S_DEBUG_IDMA1_QID 16
#define M_DEBUG_IDMA1_QID 0xffffU
#define V_DEBUG_IDMA1_QID(x) ((x) << S_DEBUG_IDMA1_QID)
#define G_DEBUG_IDMA1_QID(x) (((x) >> S_DEBUG_IDMA1_QID) & M_DEBUG_IDMA1_QID)
#define S_DEBUG_IDMA0_QID 0
#define M_DEBUG_IDMA0_QID 0xffffU
#define V_DEBUG_IDMA0_QID(x) ((x) << S_DEBUG_IDMA0_QID)
#define G_DEBUG_IDMA0_QID(x) (((x) >> S_DEBUG_IDMA0_QID) & M_DEBUG_IDMA0_QID)
#define A_SGE_DEBUG_DATA_LOW_INDEX_12 0x12f0
#define S_DEBUG_IDMA1_FLM_REQ_QID 16
#define M_DEBUG_IDMA1_FLM_REQ_QID 0xffffU
#define V_DEBUG_IDMA1_FLM_REQ_QID(x) ((x) << S_DEBUG_IDMA1_FLM_REQ_QID)
#define G_DEBUG_IDMA1_FLM_REQ_QID(x) (((x) >> S_DEBUG_IDMA1_FLM_REQ_QID) & M_DEBUG_IDMA1_FLM_REQ_QID)
#define S_DEBUG_IDMA0_FLM_REQ_QID 0
#define M_DEBUG_IDMA0_FLM_REQ_QID 0xffffU
#define V_DEBUG_IDMA0_FLM_REQ_QID(x) ((x) << S_DEBUG_IDMA0_FLM_REQ_QID)
#define G_DEBUG_IDMA0_FLM_REQ_QID(x) (((x) >> S_DEBUG_IDMA0_FLM_REQ_QID) & M_DEBUG_IDMA0_FLM_REQ_QID)
#define A_SGE_DEBUG_DATA_LOW_INDEX_13 0x12f4
#define A_SGE_DEBUG_DATA_LOW_INDEX_14 0x12f8
#define A_SGE_DEBUG_DATA_LOW_INDEX_15 0x12fc
#define A_SGE_QUEUE_BASE_MAP_HIGH 0x1300
#define S_EGRESS_LOG2SIZE 27
#define M_EGRESS_LOG2SIZE 0x1fU
#define V_EGRESS_LOG2SIZE(x) ((x) << S_EGRESS_LOG2SIZE)
#define G_EGRESS_LOG2SIZE(x) (((x) >> S_EGRESS_LOG2SIZE) & M_EGRESS_LOG2SIZE)
#define S_EGRESS_BASE 10
#define M_EGRESS_BASE 0x1ffffU
#define V_EGRESS_BASE(x) ((x) << S_EGRESS_BASE)
#define G_EGRESS_BASE(x) (((x) >> S_EGRESS_BASE) & M_EGRESS_BASE)
#define S_INGRESS2_LOG2SIZE 5
#define M_INGRESS2_LOG2SIZE 0x1fU
#define V_INGRESS2_LOG2SIZE(x) ((x) << S_INGRESS2_LOG2SIZE)
#define G_INGRESS2_LOG2SIZE(x) (((x) >> S_INGRESS2_LOG2SIZE) & M_INGRESS2_LOG2SIZE)
#define S_INGRESS1_LOG2SIZE 0
#define M_INGRESS1_LOG2SIZE 0x1fU
#define V_INGRESS1_LOG2SIZE(x) ((x) << S_INGRESS1_LOG2SIZE)
#define G_INGRESS1_LOG2SIZE(x) (((x) >> S_INGRESS1_LOG2SIZE) & M_INGRESS1_LOG2SIZE)
#define S_EGRESS_SIZE 27
#define M_EGRESS_SIZE 0x1fU
#define V_EGRESS_SIZE(x) ((x) << S_EGRESS_SIZE)
#define G_EGRESS_SIZE(x) (((x) >> S_EGRESS_SIZE) & M_EGRESS_SIZE)
#define S_INGRESS2_SIZE 5
#define M_INGRESS2_SIZE 0x1fU
#define V_INGRESS2_SIZE(x) ((x) << S_INGRESS2_SIZE)
#define G_INGRESS2_SIZE(x) (((x) >> S_INGRESS2_SIZE) & M_INGRESS2_SIZE)
#define S_INGRESS1_SIZE 0
#define M_INGRESS1_SIZE 0x1fU
#define V_INGRESS1_SIZE(x) ((x) << S_INGRESS1_SIZE)
#define G_INGRESS1_SIZE(x) (((x) >> S_INGRESS1_SIZE) & M_INGRESS1_SIZE)
#define A_SGE_WC_EGRS_BAR2_OFF_PF 0x1300
#define S_PFIQSPERPAGE 28
#define M_PFIQSPERPAGE 0xfU
#define V_PFIQSPERPAGE(x) ((x) << S_PFIQSPERPAGE)
#define G_PFIQSPERPAGE(x) (((x) >> S_PFIQSPERPAGE) & M_PFIQSPERPAGE)
#define S_PFEQSPERPAGE 24
#define M_PFEQSPERPAGE 0xfU
#define V_PFEQSPERPAGE(x) ((x) << S_PFEQSPERPAGE)
#define G_PFEQSPERPAGE(x) (((x) >> S_PFEQSPERPAGE) & M_PFEQSPERPAGE)
#define S_PFWCQSPERPAGE 20
#define M_PFWCQSPERPAGE 0xfU
#define V_PFWCQSPERPAGE(x) ((x) << S_PFWCQSPERPAGE)
#define G_PFWCQSPERPAGE(x) (((x) >> S_PFWCQSPERPAGE) & M_PFWCQSPERPAGE)
#define S_PFWCOFFEN 19
#define V_PFWCOFFEN(x) ((x) << S_PFWCOFFEN)
#define F_PFWCOFFEN V_PFWCOFFEN(1U)
#define S_PFMAXWCSIZE 17
#define M_PFMAXWCSIZE 0x3U
#define V_PFMAXWCSIZE(x) ((x) << S_PFMAXWCSIZE)
#define G_PFMAXWCSIZE(x) (((x) >> S_PFMAXWCSIZE) & M_PFMAXWCSIZE)
#define S_PFWCOFFSET 0
#define M_PFWCOFFSET 0x1ffffU
#define V_PFWCOFFSET(x) ((x) << S_PFWCOFFSET)
#define G_PFWCOFFSET(x) (((x) >> S_PFWCOFFSET) & M_PFWCOFFSET)
#define A_SGE_QUEUE_BASE_MAP_LOW 0x1304
#define S_INGRESS2_BASE 16
#define M_INGRESS2_BASE 0xffffU
#define V_INGRESS2_BASE(x) ((x) << S_INGRESS2_BASE)
#define G_INGRESS2_BASE(x) (((x) >> S_INGRESS2_BASE) & M_INGRESS2_BASE)
#define S_INGRESS1_BASE 0
#define M_INGRESS1_BASE 0xffffU
#define V_INGRESS1_BASE(x) ((x) << S_INGRESS1_BASE)
#define G_INGRESS1_BASE(x) (((x) >> S_INGRESS1_BASE) & M_INGRESS1_BASE)
#define A_SGE_WC_EGRS_BAR2_OFF_VF 0x1320
#define S_VFIQSPERPAGE 28
#define M_VFIQSPERPAGE 0xfU
#define V_VFIQSPERPAGE(x) ((x) << S_VFIQSPERPAGE)
#define G_VFIQSPERPAGE(x) (((x) >> S_VFIQSPERPAGE) & M_VFIQSPERPAGE)
#define S_VFEQSPERPAGE 24
#define M_VFEQSPERPAGE 0xfU
#define V_VFEQSPERPAGE(x) ((x) << S_VFEQSPERPAGE)
#define G_VFEQSPERPAGE(x) (((x) >> S_VFEQSPERPAGE) & M_VFEQSPERPAGE)
#define S_VFWCQSPERPAGE 20
#define M_VFWCQSPERPAGE 0xfU
#define V_VFWCQSPERPAGE(x) ((x) << S_VFWCQSPERPAGE)
#define G_VFWCQSPERPAGE(x) (((x) >> S_VFWCQSPERPAGE) & M_VFWCQSPERPAGE)
#define S_VFWCOFFEN 19
#define V_VFWCOFFEN(x) ((x) << S_VFWCOFFEN)
#define F_VFWCOFFEN V_VFWCOFFEN(1U)
#define S_VFMAXWCSIZE 17
#define M_VFMAXWCSIZE 0x3U
#define V_VFMAXWCSIZE(x) ((x) << S_VFMAXWCSIZE)
#define G_VFMAXWCSIZE(x) (((x) >> S_VFMAXWCSIZE) & M_VFMAXWCSIZE)
#define S_VFWCOFFSET 0
#define M_VFWCOFFSET 0x1ffffU
#define V_VFWCOFFSET(x) ((x) << S_VFWCOFFSET)
#define G_VFWCOFFSET(x) (((x) >> S_VFWCOFFSET) & M_VFWCOFFSET)
#define A_SGE_LA_RDPTR_0 0x1800
#define A_SGE_LA_RDDATA_0 0x1804
#define A_SGE_LA_WRPTR_0 0x1808
#define A_SGE_LA_RESERVED_0 0x180c
#define A_SGE_LA_RDPTR_1 0x1810
#define A_SGE_LA_RDDATA_1 0x1814
#define A_SGE_LA_WRPTR_1 0x1818
#define A_SGE_LA_RESERVED_1 0x181c
#define A_SGE_LA_RDPTR_2 0x1820
#define A_SGE_LA_RDDATA_2 0x1824
#define A_SGE_LA_WRPTR_2 0x1828
#define A_SGE_LA_RESERVED_2 0x182c
#define A_SGE_LA_RDPTR_3 0x1830
#define A_SGE_LA_RDDATA_3 0x1834
#define A_SGE_LA_WRPTR_3 0x1838
#define A_SGE_LA_RESERVED_3 0x183c
#define A_SGE_LA_RDPTR_4 0x1840
#define A_SGE_LA_RDDATA_4 0x1844
#define A_SGE_LA_WRPTR_4 0x1848
#define A_SGE_LA_RESERVED_4 0x184c
#define A_SGE_LA_RDPTR_5 0x1850
#define A_SGE_LA_RDDATA_5 0x1854
#define A_SGE_LA_WRPTR_5 0x1858
#define A_SGE_LA_RESERVED_5 0x185c
#define A_SGE_LA_RDPTR_6 0x1860
#define A_SGE_LA_RDDATA_6 0x1864
#define A_SGE_LA_WRPTR_6 0x1868
#define A_SGE_LA_RESERVED_6 0x186c
#define A_SGE_LA_RDPTR_7 0x1870
#define A_SGE_LA_RDDATA_7 0x1874
#define A_SGE_LA_WRPTR_7 0x1878
#define A_SGE_LA_RESERVED_7 0x187c
#define A_SGE_LA_RDPTR_8 0x1880
#define A_SGE_LA_RDDATA_8 0x1884
#define A_SGE_LA_WRPTR_8 0x1888
#define A_SGE_LA_RESERVED_8 0x188c
#define A_SGE_LA_RDPTR_9 0x1890
#define A_SGE_LA_RDDATA_9 0x1894
#define A_SGE_LA_WRPTR_9 0x1898
#define A_SGE_LA_RESERVED_9 0x189c
#define A_SGE_LA_RDPTR_10 0x18a0
#define A_SGE_LA_RDDATA_10 0x18a4
#define A_SGE_LA_WRPTR_10 0x18a8
#define A_SGE_LA_RESERVED_10 0x18ac
#define A_SGE_LA_RDPTR_11 0x18b0
#define A_SGE_LA_RDDATA_11 0x18b4
#define A_SGE_LA_WRPTR_11 0x18b8
#define A_SGE_LA_RESERVED_11 0x18bc
#define A_SGE_LA_RDPTR_12 0x18c0
#define A_SGE_LA_RDDATA_12 0x18c4
#define A_SGE_LA_WRPTR_12 0x18c8
#define A_SGE_LA_RESERVED_12 0x18cc
#define A_SGE_LA_RDPTR_13 0x18d0
#define A_SGE_LA_RDDATA_13 0x18d4
#define A_SGE_LA_WRPTR_13 0x18d8
#define A_SGE_LA_RESERVED_13 0x18dc
#define A_SGE_LA_RDPTR_14 0x18e0
#define A_SGE_LA_RDDATA_14 0x18e4
#define A_SGE_LA_WRPTR_14 0x18e8
#define A_SGE_LA_RESERVED_14 0x18ec
#define A_SGE_LA_RDPTR_15 0x18f0
#define A_SGE_LA_RDDATA_15 0x18f4
#define A_SGE_LA_WRPTR_15 0x18f8
#define A_SGE_LA_RESERVED_15 0x18fc
/* registers for module PCIE */
#define PCIE_BASE_ADDR 0x3000
#define A_PCIE_PF_CFG 0x40
#define S_INTXSTAT 16
#define V_INTXSTAT(x) ((x) << S_INTXSTAT)
#define F_INTXSTAT V_INTXSTAT(1U)
#define S_AUXPWRPMEN 15
#define V_AUXPWRPMEN(x) ((x) << S_AUXPWRPMEN)
#define F_AUXPWRPMEN V_AUXPWRPMEN(1U)
#define S_NOSOFTRESET 14
#define V_NOSOFTRESET(x) ((x) << S_NOSOFTRESET)
#define F_NOSOFTRESET V_NOSOFTRESET(1U)
#define S_AIVEC 4
#define M_AIVEC 0x3ffU
#define V_AIVEC(x) ((x) << S_AIVEC)
#define G_AIVEC(x) (((x) >> S_AIVEC) & M_AIVEC)
#define S_INTXTYPE 2
#define M_INTXTYPE 0x3U
#define V_INTXTYPE(x) ((x) << S_INTXTYPE)
#define G_INTXTYPE(x) (((x) >> S_INTXTYPE) & M_INTXTYPE)
#define S_D3HOTEN 1
#define V_D3HOTEN(x) ((x) << S_D3HOTEN)
#define F_D3HOTEN V_D3HOTEN(1U)
#define S_CLIDECEN 0
#define V_CLIDECEN(x) ((x) << S_CLIDECEN)
#define F_CLIDECEN V_CLIDECEN(1U)
#define A_PCIE_PF_CLI 0x44
#define A_PCIE_PF_GEN_MSG 0x48
#define S_MSGTYPE 0
#define M_MSGTYPE 0xffU
#define V_MSGTYPE(x) ((x) << S_MSGTYPE)
#define G_MSGTYPE(x) (((x) >> S_MSGTYPE) & M_MSGTYPE)
#define A_PCIE_PF_EXPROM_OFST 0x4c
#define S_OFFSET 10
#define M_OFFSET 0x3fffU
#define V_OFFSET(x) ((x) << S_OFFSET)
#define G_OFFSET(x) (((x) >> S_OFFSET) & M_OFFSET)
#define A_PCIE_INT_ENABLE 0x3000
#define S_NONFATALERR 30
#define V_NONFATALERR(x) ((x) << S_NONFATALERR)
#define F_NONFATALERR V_NONFATALERR(1U)
#define S_UNXSPLCPLERR 29
#define V_UNXSPLCPLERR(x) ((x) << S_UNXSPLCPLERR)
#define F_UNXSPLCPLERR V_UNXSPLCPLERR(1U)
#define S_PCIEPINT 28
#define V_PCIEPINT(x) ((x) << S_PCIEPINT)
#define F_PCIEPINT V_PCIEPINT(1U)
#define S_PCIESINT 27
#define V_PCIESINT(x) ((x) << S_PCIESINT)
#define F_PCIESINT V_PCIESINT(1U)
#define S_RPLPERR 26
#define V_RPLPERR(x) ((x) << S_RPLPERR)
#define F_RPLPERR V_RPLPERR(1U)
#define S_RXWRPERR 25
#define V_RXWRPERR(x) ((x) << S_RXWRPERR)
#define F_RXWRPERR V_RXWRPERR(1U)
#define S_RXCPLPERR 24
#define V_RXCPLPERR(x) ((x) << S_RXCPLPERR)
#define F_RXCPLPERR V_RXCPLPERR(1U)
#define S_PIOTAGPERR 23
#define V_PIOTAGPERR(x) ((x) << S_PIOTAGPERR)
#define F_PIOTAGPERR V_PIOTAGPERR(1U)
#define S_MATAGPERR 22
#define V_MATAGPERR(x) ((x) << S_MATAGPERR)
#define F_MATAGPERR V_MATAGPERR(1U)
#define S_INTXCLRPERR 21
#define V_INTXCLRPERR(x) ((x) << S_INTXCLRPERR)
#define F_INTXCLRPERR V_INTXCLRPERR(1U)
#define S_FIDPERR 20
#define V_FIDPERR(x) ((x) << S_FIDPERR)
#define F_FIDPERR V_FIDPERR(1U)
#define S_CFGSNPPERR 19
#define V_CFGSNPPERR(x) ((x) << S_CFGSNPPERR)
#define F_CFGSNPPERR V_CFGSNPPERR(1U)
#define S_HRSPPERR 18
#define V_HRSPPERR(x) ((x) << S_HRSPPERR)
#define F_HRSPPERR V_HRSPPERR(1U)
#define S_HREQPERR 17
#define V_HREQPERR(x) ((x) << S_HREQPERR)
#define F_HREQPERR V_HREQPERR(1U)
#define S_HCNTPERR 16
#define V_HCNTPERR(x) ((x) << S_HCNTPERR)
#define F_HCNTPERR V_HCNTPERR(1U)
#define S_DRSPPERR 15
#define V_DRSPPERR(x) ((x) << S_DRSPPERR)
#define F_DRSPPERR V_DRSPPERR(1U)
#define S_DREQPERR 14
#define V_DREQPERR(x) ((x) << S_DREQPERR)
#define F_DREQPERR V_DREQPERR(1U)
#define S_DCNTPERR 13
#define V_DCNTPERR(x) ((x) << S_DCNTPERR)
#define F_DCNTPERR V_DCNTPERR(1U)
#define S_CRSPPERR 12
#define V_CRSPPERR(x) ((x) << S_CRSPPERR)
#define F_CRSPPERR V_CRSPPERR(1U)
#define S_CREQPERR 11
#define V_CREQPERR(x) ((x) << S_CREQPERR)
#define F_CREQPERR V_CREQPERR(1U)
#define S_CCNTPERR 10
#define V_CCNTPERR(x) ((x) << S_CCNTPERR)
#define F_CCNTPERR V_CCNTPERR(1U)
#define S_TARTAGPERR 9
#define V_TARTAGPERR(x) ((x) << S_TARTAGPERR)
#define F_TARTAGPERR V_TARTAGPERR(1U)
#define S_PIOREQPERR 8
#define V_PIOREQPERR(x) ((x) << S_PIOREQPERR)
#define F_PIOREQPERR V_PIOREQPERR(1U)
#define S_PIOCPLPERR 7
#define V_PIOCPLPERR(x) ((x) << S_PIOCPLPERR)
#define F_PIOCPLPERR V_PIOCPLPERR(1U)
#define S_MSIXDIPERR 6
#define V_MSIXDIPERR(x) ((x) << S_MSIXDIPERR)
#define F_MSIXDIPERR V_MSIXDIPERR(1U)
#define S_MSIXDATAPERR 5
#define V_MSIXDATAPERR(x) ((x) << S_MSIXDATAPERR)
#define F_MSIXDATAPERR V_MSIXDATAPERR(1U)
#define S_MSIXADDRHPERR 4
#define V_MSIXADDRHPERR(x) ((x) << S_MSIXADDRHPERR)
#define F_MSIXADDRHPERR V_MSIXADDRHPERR(1U)
#define S_MSIXADDRLPERR 3
#define V_MSIXADDRLPERR(x) ((x) << S_MSIXADDRLPERR)
#define F_MSIXADDRLPERR V_MSIXADDRLPERR(1U)
#define S_MSIDATAPERR 2
#define V_MSIDATAPERR(x) ((x) << S_MSIDATAPERR)
#define F_MSIDATAPERR V_MSIDATAPERR(1U)
#define S_MSIADDRHPERR 1
#define V_MSIADDRHPERR(x) ((x) << S_MSIADDRHPERR)
#define F_MSIADDRHPERR V_MSIADDRHPERR(1U)
#define S_MSIADDRLPERR 0
#define V_MSIADDRLPERR(x) ((x) << S_MSIADDRLPERR)
#define F_MSIADDRLPERR V_MSIADDRLPERR(1U)
#define S_IPGRPPERR 31
#define V_IPGRPPERR(x) ((x) << S_IPGRPPERR)
#define F_IPGRPPERR V_IPGRPPERR(1U)
#define S_READRSPERR 29
#define V_READRSPERR(x) ((x) << S_READRSPERR)
#define F_READRSPERR V_READRSPERR(1U)
#define S_TRGT1GRPPERR 28
#define V_TRGT1GRPPERR(x) ((x) << S_TRGT1GRPPERR)
#define F_TRGT1GRPPERR V_TRGT1GRPPERR(1U)
#define S_IPSOTPERR 27
#define V_IPSOTPERR(x) ((x) << S_IPSOTPERR)
#define F_IPSOTPERR V_IPSOTPERR(1U)
#define S_IPRETRYPERR 26
#define V_IPRETRYPERR(x) ((x) << S_IPRETRYPERR)
#define F_IPRETRYPERR V_IPRETRYPERR(1U)
#define S_IPRXDATAGRPPERR 25
#define V_IPRXDATAGRPPERR(x) ((x) << S_IPRXDATAGRPPERR)
#define F_IPRXDATAGRPPERR V_IPRXDATAGRPPERR(1U)
#define S_IPRXHDRGRPPERR 24
#define V_IPRXHDRGRPPERR(x) ((x) << S_IPRXHDRGRPPERR)
#define F_IPRXHDRGRPPERR V_IPRXHDRGRPPERR(1U)
#define S_PIOTAGQPERR 23
#define V_PIOTAGQPERR(x) ((x) << S_PIOTAGQPERR)
#define F_PIOTAGQPERR V_PIOTAGQPERR(1U)
#define S_MAGRPPERR 22
#define V_MAGRPPERR(x) ((x) << S_MAGRPPERR)
#define F_MAGRPPERR V_MAGRPPERR(1U)
#define S_VFIDPERR 21
#define V_VFIDPERR(x) ((x) << S_VFIDPERR)
#define F_VFIDPERR V_VFIDPERR(1U)
#define S_HREQRDPERR 17
#define V_HREQRDPERR(x) ((x) << S_HREQRDPERR)
#define F_HREQRDPERR V_HREQRDPERR(1U)
#define S_HREQWRPERR 16
#define V_HREQWRPERR(x) ((x) << S_HREQWRPERR)
#define F_HREQWRPERR V_HREQWRPERR(1U)
#define S_DREQRDPERR 14
#define V_DREQRDPERR(x) ((x) << S_DREQRDPERR)
#define F_DREQRDPERR V_DREQRDPERR(1U)
#define S_DREQWRPERR 13
#define V_DREQWRPERR(x) ((x) << S_DREQWRPERR)
#define F_DREQWRPERR V_DREQWRPERR(1U)
#define S_CREQRDPERR 11
#define V_CREQRDPERR(x) ((x) << S_CREQRDPERR)
#define F_CREQRDPERR V_CREQRDPERR(1U)
#define S_MSTTAGQPERR 10
#define V_MSTTAGQPERR(x) ((x) << S_MSTTAGQPERR)
#define F_MSTTAGQPERR V_MSTTAGQPERR(1U)
#define S_TGTTAGQPERR 9
#define V_TGTTAGQPERR(x) ((x) << S_TGTTAGQPERR)
#define F_TGTTAGQPERR V_TGTTAGQPERR(1U)
#define S_PIOREQGRPPERR 8
#define V_PIOREQGRPPERR(x) ((x) << S_PIOREQGRPPERR)
#define F_PIOREQGRPPERR V_PIOREQGRPPERR(1U)
#define S_PIOCPLGRPPERR 7
#define V_PIOCPLGRPPERR(x) ((x) << S_PIOCPLGRPPERR)
#define F_PIOCPLGRPPERR V_PIOCPLGRPPERR(1U)
#define S_MSIXSTIPERR 2
#define V_MSIXSTIPERR(x) ((x) << S_MSIXSTIPERR)
#define F_MSIXSTIPERR V_MSIXSTIPERR(1U)
#define S_MSTTIMEOUTPERR 1
#define V_MSTTIMEOUTPERR(x) ((x) << S_MSTTIMEOUTPERR)
#define F_MSTTIMEOUTPERR V_MSTTIMEOUTPERR(1U)
#define S_MSTGRPPERR 0
#define V_MSTGRPPERR(x) ((x) << S_MSTGRPPERR)
#define F_MSTGRPPERR V_MSTGRPPERR(1U)
#define A_PCIE_INT_CAUSE 0x3004
#define A_PCIE_PERR_ENABLE 0x3008
#define A_PCIE_PERR_INJECT 0x300c
#define S_IDE 0
#define V_IDE(x) ((x) << S_IDE)
#define F_IDE V_IDE(1U)
#define S_MEMSEL_PCIE 1
#define M_MEMSEL_PCIE 0x1fU
#define V_MEMSEL_PCIE(x) ((x) << S_MEMSEL_PCIE)
#define G_MEMSEL_PCIE(x) (((x) >> S_MEMSEL_PCIE) & M_MEMSEL_PCIE)
#define A_PCIE_NONFAT_ERR 0x3010
#define S_RDRSPERR 9
#define V_RDRSPERR(x) ((x) << S_RDRSPERR)
#define F_RDRSPERR V_RDRSPERR(1U)
#define S_VPDRSPERR 8
#define V_VPDRSPERR(x) ((x) << S_VPDRSPERR)
#define F_VPDRSPERR V_VPDRSPERR(1U)
#define S_POPD 7
#define V_POPD(x) ((x) << S_POPD)
#define F_POPD V_POPD(1U)
#define S_POPH 6
#define V_POPH(x) ((x) << S_POPH)
#define F_POPH V_POPH(1U)
#define S_POPC 5
#define V_POPC(x) ((x) << S_POPC)
#define F_POPC V_POPC(1U)
#define S_MEMREQ 4
#define V_MEMREQ(x) ((x) << S_MEMREQ)
#define F_MEMREQ V_MEMREQ(1U)
#define S_PIOREQ 3
#define V_PIOREQ(x) ((x) << S_PIOREQ)
#define F_PIOREQ V_PIOREQ(1U)
#define S_TAGDROP 2
#define V_TAGDROP(x) ((x) << S_TAGDROP)
#define F_TAGDROP V_TAGDROP(1U)
#define S_TAGCPL 1
#define V_TAGCPL(x) ((x) << S_TAGCPL)
#define F_TAGCPL V_TAGCPL(1U)
#define S_CFGSNP 0
#define V_CFGSNP(x) ((x) << S_CFGSNP)
#define F_CFGSNP V_CFGSNP(1U)
#define S_MAREQTIMEOUT 29
#define V_MAREQTIMEOUT(x) ((x) << S_MAREQTIMEOUT)
#define F_MAREQTIMEOUT V_MAREQTIMEOUT(1U)
#define S_TRGT1BARTYPEERR 28
#define V_TRGT1BARTYPEERR(x) ((x) << S_TRGT1BARTYPEERR)
#define F_TRGT1BARTYPEERR V_TRGT1BARTYPEERR(1U)
#define S_MAEXTRARSPERR 27
#define V_MAEXTRARSPERR(x) ((x) << S_MAEXTRARSPERR)
#define F_MAEXTRARSPERR V_MAEXTRARSPERR(1U)
#define S_MARSPTIMEOUT 26
#define V_MARSPTIMEOUT(x) ((x) << S_MARSPTIMEOUT)
#define F_MARSPTIMEOUT V_MARSPTIMEOUT(1U)
#define S_INTVFALLMSIDISERR 25
#define V_INTVFALLMSIDISERR(x) ((x) << S_INTVFALLMSIDISERR)
#define F_INTVFALLMSIDISERR V_INTVFALLMSIDISERR(1U)
#define S_INTVFRANGEERR 24
#define V_INTVFRANGEERR(x) ((x) << S_INTVFRANGEERR)
#define F_INTVFRANGEERR V_INTVFRANGEERR(1U)
#define S_INTPLIRSPERR 23
#define V_INTPLIRSPERR(x) ((x) << S_INTPLIRSPERR)
#define F_INTPLIRSPERR V_INTPLIRSPERR(1U)
#define S_MEMREQRDTAGERR 22
#define V_MEMREQRDTAGERR(x) ((x) << S_MEMREQRDTAGERR)
#define F_MEMREQRDTAGERR V_MEMREQRDTAGERR(1U)
#define S_CFGINITDONEERR 21
#define V_CFGINITDONEERR(x) ((x) << S_CFGINITDONEERR)
#define F_CFGINITDONEERR V_CFGINITDONEERR(1U)
#define S_BAR2TIMEOUT 20
#define V_BAR2TIMEOUT(x) ((x) << S_BAR2TIMEOUT)
#define F_BAR2TIMEOUT V_BAR2TIMEOUT(1U)
#define S_VPDTIMEOUT 19
#define V_VPDTIMEOUT(x) ((x) << S_VPDTIMEOUT)
#define F_VPDTIMEOUT V_VPDTIMEOUT(1U)
#define S_MEMRSPRDTAGERR 18
#define V_MEMRSPRDTAGERR(x) ((x) << S_MEMRSPRDTAGERR)
#define F_MEMRSPRDTAGERR V_MEMRSPRDTAGERR(1U)
#define S_MEMRSPWRTAGERR 17
#define V_MEMRSPWRTAGERR(x) ((x) << S_MEMRSPWRTAGERR)
#define F_MEMRSPWRTAGERR V_MEMRSPWRTAGERR(1U)
#define S_PIORSPRDTAGERR 16
#define V_PIORSPRDTAGERR(x) ((x) << S_PIORSPRDTAGERR)
#define F_PIORSPRDTAGERR V_PIORSPRDTAGERR(1U)
#define S_PIORSPWRTAGERR 15
#define V_PIORSPWRTAGERR(x) ((x) << S_PIORSPWRTAGERR)
#define F_PIORSPWRTAGERR V_PIORSPWRTAGERR(1U)
#define S_DBITIMEOUT 14
#define V_DBITIMEOUT(x) ((x) << S_DBITIMEOUT)
#define F_DBITIMEOUT V_DBITIMEOUT(1U)
#define S_PIOUNALINDWR 13
#define V_PIOUNALINDWR(x) ((x) << S_PIOUNALINDWR)
#define F_PIOUNALINDWR V_PIOUNALINDWR(1U)
#define S_BAR2RDERR 12
#define V_BAR2RDERR(x) ((x) << S_BAR2RDERR)
#define F_BAR2RDERR V_BAR2RDERR(1U)
#define S_MAWREOPERR 11
#define V_MAWREOPERR(x) ((x) << S_MAWREOPERR)
#define F_MAWREOPERR V_MAWREOPERR(1U)
#define S_MARDEOPERR 10
#define V_MARDEOPERR(x) ((x) << S_MARDEOPERR)
#define F_MARDEOPERR V_MARDEOPERR(1U)
#define S_BAR2REQ 2
#define V_BAR2REQ(x) ((x) << S_BAR2REQ)
#define F_BAR2REQ V_BAR2REQ(1U)
#define S_MARSPUE 30
#define V_MARSPUE(x) ((x) << S_MARSPUE)
#define F_MARSPUE V_MARSPUE(1U)
#define S_KDBEOPERR 7
#define V_KDBEOPERR(x) ((x) << S_KDBEOPERR)
#define F_KDBEOPERR V_KDBEOPERR(1U)
#define A_PCIE_CFG 0x3014
#define S_CFGDMAXPYLDSZRX 26
#define M_CFGDMAXPYLDSZRX 0x7U
#define V_CFGDMAXPYLDSZRX(x) ((x) << S_CFGDMAXPYLDSZRX)
#define G_CFGDMAXPYLDSZRX(x) (((x) >> S_CFGDMAXPYLDSZRX) & M_CFGDMAXPYLDSZRX)
#define S_CFGDMAXPYLDSZTX 23
#define M_CFGDMAXPYLDSZTX 0x7U
#define V_CFGDMAXPYLDSZTX(x) ((x) << S_CFGDMAXPYLDSZTX)
#define G_CFGDMAXPYLDSZTX(x) (((x) >> S_CFGDMAXPYLDSZTX) & M_CFGDMAXPYLDSZTX)
#define S_CFGDMAXRDREQSZ 20
#define M_CFGDMAXRDREQSZ 0x7U
#define V_CFGDMAXRDREQSZ(x) ((x) << S_CFGDMAXRDREQSZ)
#define G_CFGDMAXRDREQSZ(x) (((x) >> S_CFGDMAXRDREQSZ) & M_CFGDMAXRDREQSZ)
#define S_MASYNCEN 19
#define V_MASYNCEN(x) ((x) << S_MASYNCEN)
#define F_MASYNCEN V_MASYNCEN(1U)
#define S_DCAENDMA 18
#define V_DCAENDMA(x) ((x) << S_DCAENDMA)
#define F_DCAENDMA V_DCAENDMA(1U)
#define S_DCAENCMD 17
#define V_DCAENCMD(x) ((x) << S_DCAENCMD)
#define F_DCAENCMD V_DCAENCMD(1U)
#define S_VFMSIPNDEN 16
#define V_VFMSIPNDEN(x) ((x) << S_VFMSIPNDEN)
#define F_VFMSIPNDEN V_VFMSIPNDEN(1U)
#define S_FORCETXERROR 15
#define V_FORCETXERROR(x) ((x) << S_FORCETXERROR)
#define F_FORCETXERROR V_FORCETXERROR(1U)
#define S_VPDREQPROTECT 14
#define V_VPDREQPROTECT(x) ((x) << S_VPDREQPROTECT)
#define F_VPDREQPROTECT V_VPDREQPROTECT(1U)
#define S_FIDTABLEINVALID 13
#define V_FIDTABLEINVALID(x) ((x) << S_FIDTABLEINVALID)
#define F_FIDTABLEINVALID V_FIDTABLEINVALID(1U)
#define S_BYPASSMSIXCACHE 12
#define V_BYPASSMSIXCACHE(x) ((x) << S_BYPASSMSIXCACHE)
#define F_BYPASSMSIXCACHE V_BYPASSMSIXCACHE(1U)
#define S_BYPASSMSICACHE 11
#define V_BYPASSMSICACHE(x) ((x) << S_BYPASSMSICACHE)
#define F_BYPASSMSICACHE V_BYPASSMSICACHE(1U)
#define S_SIMSPEED 10
#define V_SIMSPEED(x) ((x) << S_SIMSPEED)
#define F_SIMSPEED V_SIMSPEED(1U)
#define S_TC0_STAMP 9
#define V_TC0_STAMP(x) ((x) << S_TC0_STAMP)
#define F_TC0_STAMP V_TC0_STAMP(1U)
#define S_AI_TCVAL 6
#define M_AI_TCVAL 0x7U
#define V_AI_TCVAL(x) ((x) << S_AI_TCVAL)
#define G_AI_TCVAL(x) (((x) >> S_AI_TCVAL) & M_AI_TCVAL)
#define S_DMASTOPEN 5
#define V_DMASTOPEN(x) ((x) << S_DMASTOPEN)
#define F_DMASTOPEN V_DMASTOPEN(1U)
#define S_DEVSTATERSTMODE 4
#define V_DEVSTATERSTMODE(x) ((x) << S_DEVSTATERSTMODE)
#define F_DEVSTATERSTMODE V_DEVSTATERSTMODE(1U)
#define S_HOTRSTPCIECRSTMODE 3
#define V_HOTRSTPCIECRSTMODE(x) ((x) << S_HOTRSTPCIECRSTMODE)
#define F_HOTRSTPCIECRSTMODE V_HOTRSTPCIECRSTMODE(1U)
#define S_DLDNPCIECRSTMODE 2
#define V_DLDNPCIECRSTMODE(x) ((x) << S_DLDNPCIECRSTMODE)
#define F_DLDNPCIECRSTMODE V_DLDNPCIECRSTMODE(1U)
#define S_DLDNPCIEPRECRSTMODE 1
#define V_DLDNPCIEPRECRSTMODE(x) ((x) << S_DLDNPCIEPRECRSTMODE)
#define F_DLDNPCIEPRECRSTMODE V_DLDNPCIEPRECRSTMODE(1U)
#define S_LINKDNRSTEN 0
#define V_LINKDNRSTEN(x) ((x) << S_LINKDNRSTEN)
#define F_LINKDNRSTEN V_LINKDNRSTEN(1U)
#define S_T5_PIOSTOPEN 31
#define V_T5_PIOSTOPEN(x) ((x) << S_T5_PIOSTOPEN)
#define F_T5_PIOSTOPEN V_T5_PIOSTOPEN(1U)
#define S_DIAGCTRLBUS 28
#define M_DIAGCTRLBUS 0x7U
#define V_DIAGCTRLBUS(x) ((x) << S_DIAGCTRLBUS)
#define G_DIAGCTRLBUS(x) (((x) >> S_DIAGCTRLBUS) & M_DIAGCTRLBUS)
#define S_IPPERREN 27
#define V_IPPERREN(x) ((x) << S_IPPERREN)
#define F_IPPERREN V_IPPERREN(1U)
#define S_CFGDEXTTAGEN 26
#define V_CFGDEXTTAGEN(x) ((x) << S_CFGDEXTTAGEN)
#define F_CFGDEXTTAGEN V_CFGDEXTTAGEN(1U)
#define S_CFGDMAXPYLDSZ 23
#define M_CFGDMAXPYLDSZ 0x7U
#define V_CFGDMAXPYLDSZ(x) ((x) << S_CFGDMAXPYLDSZ)
#define G_CFGDMAXPYLDSZ(x) (((x) >> S_CFGDMAXPYLDSZ) & M_CFGDMAXPYLDSZ)
#define S_DCAEN 17
#define V_DCAEN(x) ((x) << S_DCAEN)
#define F_DCAEN V_DCAEN(1U)
#define S_T5CMDREQPRIORITY 16
#define V_T5CMDREQPRIORITY(x) ((x) << S_T5CMDREQPRIORITY)
#define F_T5CMDREQPRIORITY V_T5CMDREQPRIORITY(1U)
#define S_T5VPDREQPROTECT 14
#define M_T5VPDREQPROTECT 0x3U
#define V_T5VPDREQPROTECT(x) ((x) << S_T5VPDREQPROTECT)
#define G_T5VPDREQPROTECT(x) (((x) >> S_T5VPDREQPROTECT) & M_T5VPDREQPROTECT)
#define S_DROPPEDRDRSPDATA 12
#define V_DROPPEDRDRSPDATA(x) ((x) << S_DROPPEDRDRSPDATA)
#define F_DROPPEDRDRSPDATA V_DROPPEDRDRSPDATA(1U)
#define S_AI_INTX_REASSERTEN 11
#define V_AI_INTX_REASSERTEN(x) ((x) << S_AI_INTX_REASSERTEN)
#define F_AI_INTX_REASSERTEN V_AI_INTX_REASSERTEN(1U)
#define S_AUTOTXNDISABLE 10
#define V_AUTOTXNDISABLE(x) ((x) << S_AUTOTXNDISABLE)
#define F_AUTOTXNDISABLE V_AUTOTXNDISABLE(1U)
#define S_LINKREQRSTPCIECRSTMODE 3
#define V_LINKREQRSTPCIECRSTMODE(x) ((x) << S_LINKREQRSTPCIECRSTMODE)
#define F_LINKREQRSTPCIECRSTMODE V_LINKREQRSTPCIECRSTMODE(1U)
#define S_T6_PIOSTOPEN 31
#define V_T6_PIOSTOPEN(x) ((x) << S_T6_PIOSTOPEN)
#define F_T6_PIOSTOPEN V_T6_PIOSTOPEN(1U)
#define A_PCIE_DMA_CTRL 0x3018
#define S_LITTLEENDIAN 7
#define V_LITTLEENDIAN(x) ((x) << S_LITTLEENDIAN)
#define F_LITTLEENDIAN V_LITTLEENDIAN(1U)
#define A_PCIE_CFG2 0x3018
#define S_VPDTIMER 16
#define M_VPDTIMER 0xffffU
#define V_VPDTIMER(x) ((x) << S_VPDTIMER)
#define G_VPDTIMER(x) (((x) >> S_VPDTIMER) & M_VPDTIMER)
#define S_BAR2TIMER 4
#define M_BAR2TIMER 0xfffU
#define V_BAR2TIMER(x) ((x) << S_BAR2TIMER)
#define G_BAR2TIMER(x) (((x) >> S_BAR2TIMER) & M_BAR2TIMER)
#define S_MSTREQRDRRASIMPLE 3
#define V_MSTREQRDRRASIMPLE(x) ((x) << S_MSTREQRDRRASIMPLE)
#define F_MSTREQRDRRASIMPLE V_MSTREQRDRRASIMPLE(1U)
#define S_TOTMAXTAG 0
#define M_TOTMAXTAG 0x3U
#define V_TOTMAXTAG(x) ((x) << S_TOTMAXTAG)
#define G_TOTMAXTAG(x) (((x) >> S_TOTMAXTAG) & M_TOTMAXTAG)
#define S_T6_TOTMAXTAG 0
#define M_T6_TOTMAXTAG 0x7U
#define V_T6_TOTMAXTAG(x) ((x) << S_T6_TOTMAXTAG)
#define G_T6_TOTMAXTAG(x) (((x) >> S_T6_TOTMAXTAG) & M_T6_TOTMAXTAG)
#define A_PCIE_DMA_CFG 0x301c
#define S_MAXPYLDSIZE 28
#define M_MAXPYLDSIZE 0x7U
#define V_MAXPYLDSIZE(x) ((x) << S_MAXPYLDSIZE)
#define G_MAXPYLDSIZE(x) (((x) >> S_MAXPYLDSIZE) & M_MAXPYLDSIZE)
#define S_MAXRDREQSIZE 25
#define M_MAXRDREQSIZE 0x7U
#define V_MAXRDREQSIZE(x) ((x) << S_MAXRDREQSIZE)
#define G_MAXRDREQSIZE(x) (((x) >> S_MAXRDREQSIZE) & M_MAXRDREQSIZE)
#define S_DMA_MAXRSPCNT 16
#define M_DMA_MAXRSPCNT 0x1ffU
#define V_DMA_MAXRSPCNT(x) ((x) << S_DMA_MAXRSPCNT)
#define G_DMA_MAXRSPCNT(x) (((x) >> S_DMA_MAXRSPCNT) & M_DMA_MAXRSPCNT)
#define S_DMA_MAXREQCNT 8
#define M_DMA_MAXREQCNT 0xffU
#define V_DMA_MAXREQCNT(x) ((x) << S_DMA_MAXREQCNT)
#define G_DMA_MAXREQCNT(x) (((x) >> S_DMA_MAXREQCNT) & M_DMA_MAXREQCNT)
#define S_MAXTAG 0
#define M_MAXTAG 0x7fU
#define V_MAXTAG(x) ((x) << S_MAXTAG)
#define G_MAXTAG(x) (((x) >> S_MAXTAG) & M_MAXTAG)
#define A_PCIE_CFG3 0x301c
#define S_AUTOPIOCOOKIEMATCH 6
#define V_AUTOPIOCOOKIEMATCH(x) ((x) << S_AUTOPIOCOOKIEMATCH)
#define F_AUTOPIOCOOKIEMATCH V_AUTOPIOCOOKIEMATCH(1U)
#define S_FLRPNDCPLMODE 4
#define M_FLRPNDCPLMODE 0x3U
#define V_FLRPNDCPLMODE(x) ((x) << S_FLRPNDCPLMODE)
#define G_FLRPNDCPLMODE(x) (((x) >> S_FLRPNDCPLMODE) & M_FLRPNDCPLMODE)
#define S_HMADCASTFIRSTONLY 2
#define V_HMADCASTFIRSTONLY(x) ((x) << S_HMADCASTFIRSTONLY)
#define F_HMADCASTFIRSTONLY V_HMADCASTFIRSTONLY(1U)
#define S_CMDDCASTFIRSTONLY 1
#define V_CMDDCASTFIRSTONLY(x) ((x) << S_CMDDCASTFIRSTONLY)
#define F_CMDDCASTFIRSTONLY V_CMDDCASTFIRSTONLY(1U)
#define S_DMADCASTFIRSTONLY 0
#define V_DMADCASTFIRSTONLY(x) ((x) << S_DMADCASTFIRSTONLY)
#define F_DMADCASTFIRSTONLY V_DMADCASTFIRSTONLY(1U)
#define A_PCIE_DMA_STAT 0x3020
#define S_STATEREQ 28
#define M_STATEREQ 0xfU
#define V_STATEREQ(x) ((x) << S_STATEREQ)
#define G_STATEREQ(x) (((x) >> S_STATEREQ) & M_STATEREQ)
#define S_DMA_RSPCNT 16
#define M_DMA_RSPCNT 0xfffU
#define V_DMA_RSPCNT(x) ((x) << S_DMA_RSPCNT)
#define G_DMA_RSPCNT(x) (((x) >> S_DMA_RSPCNT) & M_DMA_RSPCNT)
#define S_STATEAREQ 13
#define M_STATEAREQ 0x7U
#define V_STATEAREQ(x) ((x) << S_STATEAREQ)
#define G_STATEAREQ(x) (((x) >> S_STATEAREQ) & M_STATEAREQ)
#define S_TAGFREE 12
#define V_TAGFREE(x) ((x) << S_TAGFREE)
#define F_TAGFREE V_TAGFREE(1U)
#define S_DMA_REQCNT 0
#define M_DMA_REQCNT 0x7ffU
#define V_DMA_REQCNT(x) ((x) << S_DMA_REQCNT)
#define G_DMA_REQCNT(x) (((x) >> S_DMA_REQCNT) & M_DMA_REQCNT)
#define A_PCIE_CFG4 0x3020
#define S_L1CLKREMOVALEN 17
#define V_L1CLKREMOVALEN(x) ((x) << S_L1CLKREMOVALEN)
#define F_L1CLKREMOVALEN V_L1CLKREMOVALEN(1U)
#define S_READYENTERL23 16
#define V_READYENTERL23(x) ((x) << S_READYENTERL23)
#define F_READYENTERL23 V_READYENTERL23(1U)
#define S_EXITL1 12
#define V_EXITL1(x) ((x) << S_EXITL1)
#define F_EXITL1 V_EXITL1(1U)
#define S_ENTERL1 8
#define V_ENTERL1(x) ((x) << S_ENTERL1)
#define F_ENTERL1 V_ENTERL1(1U)
#define S_GENPME 0
#define M_GENPME 0xffU
#define V_GENPME(x) ((x) << S_GENPME)
#define G_GENPME(x) (((x) >> S_GENPME) & M_GENPME)
#define A_PCIE_CFG5 0x3024
#define S_ENABLESKPPARITYFIX 2
#define V_ENABLESKPPARITYFIX(x) ((x) << S_ENABLESKPPARITYFIX)
#define F_ENABLESKPPARITYFIX V_ENABLESKPPARITYFIX(1U)
#define S_ENABLEL2ENTRYINL1 1
#define V_ENABLEL2ENTRYINL1(x) ((x) << S_ENABLEL2ENTRYINL1)
#define F_ENABLEL2ENTRYINL1 V_ENABLEL2ENTRYINL1(1U)
#define S_HOLDCPLENTERINGL1 0
#define V_HOLDCPLENTERINGL1(x) ((x) << S_HOLDCPLENTERINGL1)
#define F_HOLDCPLENTERINGL1 V_HOLDCPLENTERINGL1(1U)
#define A_PCIE_CFG6 0x3028
#define S_PERSTTIMERCOUNT 12
#define M_PERSTTIMERCOUNT 0x3fffU
#define V_PERSTTIMERCOUNT(x) ((x) << S_PERSTTIMERCOUNT)
#define G_PERSTTIMERCOUNT(x) (((x) >> S_PERSTTIMERCOUNT) & M_PERSTTIMERCOUNT)
#define S_PERSTTIMEOUT 8
#define V_PERSTTIMEOUT(x) ((x) << S_PERSTTIMEOUT)
#define F_PERSTTIMEOUT V_PERSTTIMEOUT(1U)
#define S_PERSTTIMER 0
#define M_PERSTTIMER 0xfU
#define V_PERSTTIMER(x) ((x) << S_PERSTTIMER)
#define G_PERSTTIMER(x) (((x) >> S_PERSTTIMER) & M_PERSTTIMER)
#define A_PCIE_CFG7 0x302c
#define A_PCIE_CMD_CTRL 0x303c
#define A_PCIE_CMD_CFG 0x3040
#define S_MAXRSPCNT 16
#define M_MAXRSPCNT 0xfU
#define V_MAXRSPCNT(x) ((x) << S_MAXRSPCNT)
#define G_MAXRSPCNT(x) (((x) >> S_MAXRSPCNT) & M_MAXRSPCNT)
#define S_MAXREQCNT 8
#define M_MAXREQCNT 0x1fU
#define V_MAXREQCNT(x) ((x) << S_MAXREQCNT)
#define G_MAXREQCNT(x) (((x) >> S_MAXREQCNT) & M_MAXREQCNT)
#define A_PCIE_CMD_STAT 0x3044
#define S_RSPCNT 16
#define M_RSPCNT 0x7fU
#define V_RSPCNT(x) ((x) << S_RSPCNT)
#define G_RSPCNT(x) (((x) >> S_RSPCNT) & M_RSPCNT)
#define S_REQCNT 0
#define M_REQCNT 0xffU
#define V_REQCNT(x) ((x) << S_REQCNT)
#define G_REQCNT(x) (((x) >> S_REQCNT) & M_REQCNT)
#define A_PCIE_HMA_CTRL 0x3050
#define S_IPLTSSM 12
#define M_IPLTSSM 0xfU
#define V_IPLTSSM(x) ((x) << S_IPLTSSM)
#define G_IPLTSSM(x) (((x) >> S_IPLTSSM) & M_IPLTSSM)
#define S_IPCONFIGDOWN 8
#define M_IPCONFIGDOWN 0x7U
#define V_IPCONFIGDOWN(x) ((x) << S_IPCONFIGDOWN)
#define G_IPCONFIGDOWN(x) (((x) >> S_IPCONFIGDOWN) & M_IPCONFIGDOWN)
#define A_PCIE_HMA_CFG 0x3054
#define S_HMA_MAXRSPCNT 16
#define M_HMA_MAXRSPCNT 0x1fU
#define V_HMA_MAXRSPCNT(x) ((x) << S_HMA_MAXRSPCNT)
#define G_HMA_MAXRSPCNT(x) (((x) >> S_HMA_MAXRSPCNT) & M_HMA_MAXRSPCNT)
#define A_PCIE_HMA_STAT 0x3058
#define S_HMA_RSPCNT 16
#define M_HMA_RSPCNT 0xffU
#define V_HMA_RSPCNT(x) ((x) << S_HMA_RSPCNT)
#define G_HMA_RSPCNT(x) (((x) >> S_HMA_RSPCNT) & M_HMA_RSPCNT)
#define A_PCIE_PIO_FIFO_CFG 0x305c
#define S_CPLCONFIG 16
#define M_CPLCONFIG 0xffffU
#define V_CPLCONFIG(x) ((x) << S_CPLCONFIG)
#define G_CPLCONFIG(x) (((x) >> S_CPLCONFIG) & M_CPLCONFIG)
#define S_PIOSTOPEN 12
#define V_PIOSTOPEN(x) ((x) << S_PIOSTOPEN)
#define F_PIOSTOPEN V_PIOSTOPEN(1U)
#define S_IPLANESWAP 11
#define V_IPLANESWAP(x) ((x) << S_IPLANESWAP)
#define F_IPLANESWAP V_IPLANESWAP(1U)
#define S_FORCESTRICTTS1 10
#define V_FORCESTRICTTS1(x) ((x) << S_FORCESTRICTTS1)
#define F_FORCESTRICTTS1 V_FORCESTRICTTS1(1U)
#define S_FORCEPROGRESSCNT 0
#define M_FORCEPROGRESSCNT 0x3ffU
#define V_FORCEPROGRESSCNT(x) ((x) << S_FORCEPROGRESSCNT)
#define G_FORCEPROGRESSCNT(x) (((x) >> S_FORCEPROGRESSCNT) & M_FORCEPROGRESSCNT)
#define A_PCIE_CFG_SPACE_REQ 0x3060
#define S_ENABLE 30
#define V_ENABLE(x) ((x) << S_ENABLE)
#define F_ENABLE V_ENABLE(1U)
#define S_AI 29
#define V_AI(x) ((x) << S_AI)
#define F_AI V_AI(1U)
#define S_LOCALCFG 28
#define V_LOCALCFG(x) ((x) << S_LOCALCFG)
#define F_LOCALCFG V_LOCALCFG(1U)
#define S_BUS 20
#define M_BUS 0xffU
#define V_BUS(x) ((x) << S_BUS)
#define G_BUS(x) (((x) >> S_BUS) & M_BUS)
#define S_DEVICE 15
#define M_DEVICE 0x1fU
#define V_DEVICE(x) ((x) << S_DEVICE)
#define G_DEVICE(x) (((x) >> S_DEVICE) & M_DEVICE)
#define S_FUNCTION 12
#define M_FUNCTION 0x7U
#define V_FUNCTION(x) ((x) << S_FUNCTION)
#define G_FUNCTION(x) (((x) >> S_FUNCTION) & M_FUNCTION)
#define S_EXTREGISTER 8
#define M_EXTREGISTER 0xfU
#define V_EXTREGISTER(x) ((x) << S_EXTREGISTER)
#define G_EXTREGISTER(x) (((x) >> S_EXTREGISTER) & M_EXTREGISTER)
#define S_REGISTER 0
#define M_REGISTER 0xffU
#define V_REGISTER(x) ((x) << S_REGISTER)
#define G_REGISTER(x) (((x) >> S_REGISTER) & M_REGISTER)
#define S_CS2 28
#define V_CS2(x) ((x) << S_CS2)
#define F_CS2 V_CS2(1U)
#define S_WRBE 24
#define M_WRBE 0xfU
#define V_WRBE(x) ((x) << S_WRBE)
#define G_WRBE(x) (((x) >> S_WRBE) & M_WRBE)
#define S_CFG_SPACE_VFVLD 23
#define V_CFG_SPACE_VFVLD(x) ((x) << S_CFG_SPACE_VFVLD)
#define F_CFG_SPACE_VFVLD V_CFG_SPACE_VFVLD(1U)
#define S_CFG_SPACE_RVF 16
#define M_CFG_SPACE_RVF 0x7fU
#define V_CFG_SPACE_RVF(x) ((x) << S_CFG_SPACE_RVF)
#define G_CFG_SPACE_RVF(x) (((x) >> S_CFG_SPACE_RVF) & M_CFG_SPACE_RVF)
#define S_CFG_SPACE_PF 12
#define M_CFG_SPACE_PF 0x7U
#define V_CFG_SPACE_PF(x) ((x) << S_CFG_SPACE_PF)
#define G_CFG_SPACE_PF(x) (((x) >> S_CFG_SPACE_PF) & M_CFG_SPACE_PF)
#define S_T6_ENABLE 31
#define V_T6_ENABLE(x) ((x) << S_T6_ENABLE)
#define F_T6_ENABLE V_T6_ENABLE(1U)
#define S_T6_AI 30
#define V_T6_AI(x) ((x) << S_T6_AI)
#define F_T6_AI V_T6_AI(1U)
#define S_T6_CS2 29
#define V_T6_CS2(x) ((x) << S_T6_CS2)
#define F_T6_CS2 V_T6_CS2(1U)
#define S_T6_WRBE 25
#define M_T6_WRBE 0xfU
#define V_T6_WRBE(x) ((x) << S_T6_WRBE)
#define G_T6_WRBE(x) (((x) >> S_T6_WRBE) & M_T6_WRBE)
#define S_T6_CFG_SPACE_VFVLD 24
#define V_T6_CFG_SPACE_VFVLD(x) ((x) << S_T6_CFG_SPACE_VFVLD)
#define F_T6_CFG_SPACE_VFVLD V_T6_CFG_SPACE_VFVLD(1U)
#define S_T6_CFG_SPACE_RVF 16
#define M_T6_CFG_SPACE_RVF 0xffU
#define V_T6_CFG_SPACE_RVF(x) ((x) << S_T6_CFG_SPACE_RVF)
#define G_T6_CFG_SPACE_RVF(x) (((x) >> S_T6_CFG_SPACE_RVF) & M_T6_CFG_SPACE_RVF)
#define A_PCIE_CFG_SPACE_DATA 0x3064
#define A_PCIE_MEM_ACCESS_BASE_WIN 0x3068
#define S_PCIEOFST 10
#define M_PCIEOFST 0x3fffffU
#define V_PCIEOFST(x) ((x) << S_PCIEOFST)
#define G_PCIEOFST(x) (((x) >> S_PCIEOFST) & M_PCIEOFST)
#define S_BIR 8
#define M_BIR 0x3U
#define V_BIR(x) ((x) << S_BIR)
#define G_BIR(x) (((x) >> S_BIR) & M_BIR)
#define S_WINDOW 0
#define M_WINDOW 0xffU
#define V_WINDOW(x) ((x) << S_WINDOW)
#define G_WINDOW(x) (((x) >> S_WINDOW) & M_WINDOW)
#define A_PCIE_MEM_ACCESS_OFFSET 0x306c
#define S_MEMOFST 7
#define M_MEMOFST 0x1ffffffU
#define V_MEMOFST(x) ((x) << S_MEMOFST)
#define G_MEMOFST(x) (((x) >> S_MEMOFST) & M_MEMOFST)
#define A_PCIE_MAILBOX_BASE_WIN 0x30a8
#define S_MBOXPCIEOFST 6
#define M_MBOXPCIEOFST 0x3ffffffU
#define V_MBOXPCIEOFST(x) ((x) << S_MBOXPCIEOFST)
#define G_MBOXPCIEOFST(x) (((x) >> S_MBOXPCIEOFST) & M_MBOXPCIEOFST)
#define S_MBOXBIR 4
#define M_MBOXBIR 0x3U
#define V_MBOXBIR(x) ((x) << S_MBOXBIR)
#define G_MBOXBIR(x) (((x) >> S_MBOXBIR) & M_MBOXBIR)
#define S_MBOXWIN 0
#define M_MBOXWIN 0x3U
#define V_MBOXWIN(x) ((x) << S_MBOXWIN)
#define G_MBOXWIN(x) (((x) >> S_MBOXWIN) & M_MBOXWIN)
#define A_PCIE_MAILBOX_OFFSET 0x30ac
#define A_PCIE_MA_CTRL 0x30b0
#define S_MA_TAGFREE 29
#define V_MA_TAGFREE(x) ((x) << S_MA_TAGFREE)
#define F_MA_TAGFREE V_MA_TAGFREE(1U)
#define S_MA_MAXRSPCNT 24
#define M_MA_MAXRSPCNT 0x1fU
#define V_MA_MAXRSPCNT(x) ((x) << S_MA_MAXRSPCNT)
#define G_MA_MAXRSPCNT(x) (((x) >> S_MA_MAXRSPCNT) & M_MA_MAXRSPCNT)
#define S_MA_MAXREQCNT 16
#define M_MA_MAXREQCNT 0x1fU
#define V_MA_MAXREQCNT(x) ((x) << S_MA_MAXREQCNT)
#define G_MA_MAXREQCNT(x) (((x) >> S_MA_MAXREQCNT) & M_MA_MAXREQCNT)
#define S_MA_LE 15
#define V_MA_LE(x) ((x) << S_MA_LE)
#define F_MA_LE V_MA_LE(1U)
#define S_MA_MAXPYLDSIZE 12
#define M_MA_MAXPYLDSIZE 0x7U
#define V_MA_MAXPYLDSIZE(x) ((x) << S_MA_MAXPYLDSIZE)
#define G_MA_MAXPYLDSIZE(x) (((x) >> S_MA_MAXPYLDSIZE) & M_MA_MAXPYLDSIZE)
#define S_MA_MAXRDREQSIZE 8
#define M_MA_MAXRDREQSIZE 0x7U
#define V_MA_MAXRDREQSIZE(x) ((x) << S_MA_MAXRDREQSIZE)
#define G_MA_MAXRDREQSIZE(x) (((x) >> S_MA_MAXRDREQSIZE) & M_MA_MAXRDREQSIZE)
#define S_MA_MAXTAG 0
#define M_MA_MAXTAG 0x1fU
#define V_MA_MAXTAG(x) ((x) << S_MA_MAXTAG)
#define G_MA_MAXTAG(x) (((x) >> S_MA_MAXTAG) & M_MA_MAXTAG)
#define S_T5_MA_MAXREQCNT 16
#define M_T5_MA_MAXREQCNT 0x7fU
#define V_T5_MA_MAXREQCNT(x) ((x) << S_T5_MA_MAXREQCNT)
#define G_T5_MA_MAXREQCNT(x) (((x) >> S_T5_MA_MAXREQCNT) & M_T5_MA_MAXREQCNT)
#define S_MA_MAXREQSIZE 8
#define M_MA_MAXREQSIZE 0x7U
#define V_MA_MAXREQSIZE(x) ((x) << S_MA_MAXREQSIZE)
#define G_MA_MAXREQSIZE(x) (((x) >> S_MA_MAXREQSIZE) & M_MA_MAXREQSIZE)
#define A_PCIE_MA_SYNC 0x30b4
#define A_PCIE_FW 0x30b8
#define A_PCIE_FW_PF 0x30bc
#define A_PCIE_PIO_PAUSE 0x30dc
#define S_PIOPAUSEDONE 31
#define V_PIOPAUSEDONE(x) ((x) << S_PIOPAUSEDONE)
#define F_PIOPAUSEDONE V_PIOPAUSEDONE(1U)
#define S_PIOPAUSETIME 4
#define M_PIOPAUSETIME 0xffffffU
#define V_PIOPAUSETIME(x) ((x) << S_PIOPAUSETIME)
#define G_PIOPAUSETIME(x) (((x) >> S_PIOPAUSETIME) & M_PIOPAUSETIME)
#define S_PIOPAUSE 0
#define V_PIOPAUSE(x) ((x) << S_PIOPAUSE)
#define F_PIOPAUSE V_PIOPAUSE(1U)
#define S_MSTPAUSEDONE 30
#define V_MSTPAUSEDONE(x) ((x) << S_MSTPAUSEDONE)
#define F_MSTPAUSEDONE V_MSTPAUSEDONE(1U)
#define S_MSTPAUSE 1
#define V_MSTPAUSE(x) ((x) << S_MSTPAUSE)
#define F_MSTPAUSE V_MSTPAUSE(1U)
#define A_PCIE_SYS_CFG_READY 0x30e0
#define A_PCIE_MA_STAT 0x30e0
#define A_PCIE_STATIC_CFG1 0x30e4
#define S_LINKDOWN_RESET_EN 26
#define V_LINKDOWN_RESET_EN(x) ((x) << S_LINKDOWN_RESET_EN)
#define F_LINKDOWN_RESET_EN V_LINKDOWN_RESET_EN(1U)
#define S_IN_WR_DISCONTIG 25
#define V_IN_WR_DISCONTIG(x) ((x) << S_IN_WR_DISCONTIG)
#define F_IN_WR_DISCONTIG V_IN_WR_DISCONTIG(1U)
#define S_IN_RD_CPLSIZE 22
#define M_IN_RD_CPLSIZE 0x7U
#define V_IN_RD_CPLSIZE(x) ((x) << S_IN_RD_CPLSIZE)
#define G_IN_RD_CPLSIZE(x) (((x) >> S_IN_RD_CPLSIZE) & M_IN_RD_CPLSIZE)
#define S_IN_RD_BUFMODE 20
#define M_IN_RD_BUFMODE 0x3U
#define V_IN_RD_BUFMODE(x) ((x) << S_IN_RD_BUFMODE)
#define G_IN_RD_BUFMODE(x) (((x) >> S_IN_RD_BUFMODE) & M_IN_RD_BUFMODE)
#define S_GBIF_NPTRANS_TOT 18
#define M_GBIF_NPTRANS_TOT 0x3U
#define V_GBIF_NPTRANS_TOT(x) ((x) << S_GBIF_NPTRANS_TOT)
#define G_GBIF_NPTRANS_TOT(x) (((x) >> S_GBIF_NPTRANS_TOT) & M_GBIF_NPTRANS_TOT)
#define S_IN_PDAT_TOT 15
#define M_IN_PDAT_TOT 0x7U
#define V_IN_PDAT_TOT(x) ((x) << S_IN_PDAT_TOT)
#define G_IN_PDAT_TOT(x) (((x) >> S_IN_PDAT_TOT) & M_IN_PDAT_TOT)
#define S_PCIE_NPTRANS_TOT 12
#define M_PCIE_NPTRANS_TOT 0x7U
#define V_PCIE_NPTRANS_TOT(x) ((x) << S_PCIE_NPTRANS_TOT)
#define G_PCIE_NPTRANS_TOT(x) (((x) >> S_PCIE_NPTRANS_TOT) & M_PCIE_NPTRANS_TOT)
#define S_OUT_PDAT_TOT 9
#define M_OUT_PDAT_TOT 0x7U
#define V_OUT_PDAT_TOT(x) ((x) << S_OUT_PDAT_TOT)
#define G_OUT_PDAT_TOT(x) (((x) >> S_OUT_PDAT_TOT) & M_OUT_PDAT_TOT)
#define S_GBIF_MAX_WRSIZE 6
#define M_GBIF_MAX_WRSIZE 0x7U
#define V_GBIF_MAX_WRSIZE(x) ((x) << S_GBIF_MAX_WRSIZE)
#define G_GBIF_MAX_WRSIZE(x) (((x) >> S_GBIF_MAX_WRSIZE) & M_GBIF_MAX_WRSIZE)
#define S_GBIF_MAX_RDSIZE 3
#define M_GBIF_MAX_RDSIZE 0x7U
#define V_GBIF_MAX_RDSIZE(x) ((x) << S_GBIF_MAX_RDSIZE)
#define G_GBIF_MAX_RDSIZE(x) (((x) >> S_GBIF_MAX_RDSIZE) & M_GBIF_MAX_RDSIZE)
#define S_PCIE_MAX_RDSIZE 0
#define M_PCIE_MAX_RDSIZE 0x7U
#define V_PCIE_MAX_RDSIZE(x) ((x) << S_PCIE_MAX_RDSIZE)
#define G_PCIE_MAX_RDSIZE(x) (((x) >> S_PCIE_MAX_RDSIZE) & M_PCIE_MAX_RDSIZE)
#define S_AUXPOWER_DETECTED 27
#define V_AUXPOWER_DETECTED(x) ((x) << S_AUXPOWER_DETECTED)
#define F_AUXPOWER_DETECTED V_AUXPOWER_DETECTED(1U)
#define A_PCIE_STATIC_CFG2 0x30e8
#define S_PL_CONTROL 16
#define M_PL_CONTROL 0xffffU
#define V_PL_CONTROL(x) ((x) << S_PL_CONTROL)
#define G_PL_CONTROL(x) (((x) >> S_PL_CONTROL) & M_PL_CONTROL)
#define S_STATIC_SPARE3 0
#define M_STATIC_SPARE3 0x3fffU
#define V_STATIC_SPARE3(x) ((x) << S_STATIC_SPARE3)
#define G_STATIC_SPARE3(x) (((x) >> S_STATIC_SPARE3) & M_STATIC_SPARE3)
#define A_PCIE_DBG_INDIR_REQ 0x30ec
#define S_DBGENABLE 31
#define V_DBGENABLE(x) ((x) << S_DBGENABLE)
#define F_DBGENABLE V_DBGENABLE(1U)
#define S_DBGAUTOINC 30
#define V_DBGAUTOINC(x) ((x) << S_DBGAUTOINC)
#define F_DBGAUTOINC V_DBGAUTOINC(1U)
#define S_POINTER 8
#define M_POINTER 0xffffU
#define V_POINTER(x) ((x) << S_POINTER)
#define G_POINTER(x) (((x) >> S_POINTER) & M_POINTER)
#define S_SELECT 0
#define M_SELECT 0xfU
#define V_SELECT(x) ((x) << S_SELECT)
#define G_SELECT(x) (((x) >> S_SELECT) & M_SELECT)
#define A_PCIE_DBG_INDIR_DATA_0 0x30f0
#define A_PCIE_DBG_INDIR_DATA_1 0x30f4
#define A_PCIE_DBG_INDIR_DATA_2 0x30f8
#define A_PCIE_DBG_INDIR_DATA_3 0x30fc
#define A_PCIE_FUNC_INT_CFG 0x3100
#define S_PBAOFST 28
#define M_PBAOFST 0xfU
#define V_PBAOFST(x) ((x) << S_PBAOFST)
#define G_PBAOFST(x) (((x) >> S_PBAOFST) & M_PBAOFST)
#define S_TABOFST 24
#define M_TABOFST 0xfU
#define V_TABOFST(x) ((x) << S_TABOFST)
#define G_TABOFST(x) (((x) >> S_TABOFST) & M_TABOFST)
#define S_VECNUM 12
#define M_VECNUM 0x3ffU
#define V_VECNUM(x) ((x) << S_VECNUM)
#define G_VECNUM(x) (((x) >> S_VECNUM) & M_VECNUM)
#define S_VECBASE 0
#define M_VECBASE 0x7ffU
#define V_VECBASE(x) ((x) << S_VECBASE)
#define G_VECBASE(x) (((x) >> S_VECBASE) & M_VECBASE)
#define A_PCIE_FUNC_CTL_STAT 0x3104
#define S_SENDFLRRSP 31
#define V_SENDFLRRSP(x) ((x) << S_SENDFLRRSP)
#define F_SENDFLRRSP V_SENDFLRRSP(1U)
#define S_IMMFLRRSP 24
#define V_IMMFLRRSP(x) ((x) << S_IMMFLRRSP)
#define F_IMMFLRRSP V_IMMFLRRSP(1U)
#define S_TXNDISABLE 20
#define V_TXNDISABLE(x) ((x) << S_TXNDISABLE)
#define F_TXNDISABLE V_TXNDISABLE(1U)
#define S_PNDTXNS 8
#define M_PNDTXNS 0x3ffU
#define V_PNDTXNS(x) ((x) << S_PNDTXNS)
#define G_PNDTXNS(x) (((x) >> S_PNDTXNS) & M_PNDTXNS)
#define S_VFVLD 3
#define V_VFVLD(x) ((x) << S_VFVLD)
#define F_VFVLD V_VFVLD(1U)
#define S_PFNUM 0
#define M_PFNUM 0x7U
#define V_PFNUM(x) ((x) << S_PFNUM)
#define G_PFNUM(x) (((x) >> S_PFNUM) & M_PFNUM)
#define A_PCIE_PF_INT_CFG 0x3140
#define A_PCIE_PF_INT_CFG2 0x3144
#define A_PCIE_VF_INT_CFG 0x3180
#define A_PCIE_VF_INT_CFG2 0x3184
#define A_PCIE_PF_MSI_EN 0x35a8
#define S_PFMSIEN_7_0 0
#define M_PFMSIEN_7_0 0xffU
#define V_PFMSIEN_7_0(x) ((x) << S_PFMSIEN_7_0)
#define G_PFMSIEN_7_0(x) (((x) >> S_PFMSIEN_7_0) & M_PFMSIEN_7_0)
#define A_PCIE_VF_MSI_EN_0 0x35ac
#define A_PCIE_VF_MSI_EN_1 0x35b0
#define A_PCIE_VF_MSI_EN_2 0x35b4
#define A_PCIE_VF_MSI_EN_3 0x35b8
#define A_PCIE_PF_MSIX_EN 0x35bc
#define S_PFMSIXEN_7_0 0
#define M_PFMSIXEN_7_0 0xffU
#define V_PFMSIXEN_7_0(x) ((x) << S_PFMSIXEN_7_0)
#define G_PFMSIXEN_7_0(x) (((x) >> S_PFMSIXEN_7_0) & M_PFMSIXEN_7_0)
#define A_PCIE_VF_MSIX_EN_0 0x35c0
#define A_PCIE_VF_MSIX_EN_1 0x35c4
#define A_PCIE_VF_MSIX_EN_2 0x35c8
#define A_PCIE_VF_MSIX_EN_3 0x35cc
#define A_PCIE_FID_VFID_SEL 0x35ec
#define S_FID_VFID_SEL_SELECT 0
#define M_FID_VFID_SEL_SELECT 0x3U
#define V_FID_VFID_SEL_SELECT(x) ((x) << S_FID_VFID_SEL_SELECT)
#define G_FID_VFID_SEL_SELECT(x) (((x) >> S_FID_VFID_SEL_SELECT) & M_FID_VFID_SEL_SELECT)
#define A_PCIE_FID_VFID 0x3600
#define S_FID_VFID_SELECT 30
#define M_FID_VFID_SELECT 0x3U
#define V_FID_VFID_SELECT(x) ((x) << S_FID_VFID_SELECT)
#define G_FID_VFID_SELECT(x) (((x) >> S_FID_VFID_SELECT) & M_FID_VFID_SELECT)
#define S_IDO 24
#define V_IDO(x) ((x) << S_IDO)
#define F_IDO V_IDO(1U)
#define S_FID_VFID_VFID 16
#define M_FID_VFID_VFID 0xffU
#define V_FID_VFID_VFID(x) ((x) << S_FID_VFID_VFID)
#define G_FID_VFID_VFID(x) (((x) >> S_FID_VFID_VFID) & M_FID_VFID_VFID)
#define S_FID_VFID_TC 11
#define M_FID_VFID_TC 0x7U
#define V_FID_VFID_TC(x) ((x) << S_FID_VFID_TC)
#define G_FID_VFID_TC(x) (((x) >> S_FID_VFID_TC) & M_FID_VFID_TC)
#define S_FID_VFID_VFVLD 10
#define V_FID_VFID_VFVLD(x) ((x) << S_FID_VFID_VFVLD)
#define F_FID_VFID_VFVLD V_FID_VFID_VFVLD(1U)
#define S_FID_VFID_PF 7
#define M_FID_VFID_PF 0x7U
#define V_FID_VFID_PF(x) ((x) << S_FID_VFID_PF)
#define G_FID_VFID_PF(x) (((x) >> S_FID_VFID_PF) & M_FID_VFID_PF)
#define S_FID_VFID_RVF 0
#define M_FID_VFID_RVF 0x7fU
#define V_FID_VFID_RVF(x) ((x) << S_FID_VFID_RVF)
#define G_FID_VFID_RVF(x) (((x) >> S_FID_VFID_RVF) & M_FID_VFID_RVF)
#define S_T6_FID_VFID_VFID 15
#define M_T6_FID_VFID_VFID 0x1ffU
#define V_T6_FID_VFID_VFID(x) ((x) << S_T6_FID_VFID_VFID)
#define G_T6_FID_VFID_VFID(x) (((x) >> S_T6_FID_VFID_VFID) & M_T6_FID_VFID_VFID)
#define S_T6_FID_VFID_TC 12
#define M_T6_FID_VFID_TC 0x7U
#define V_T6_FID_VFID_TC(x) ((x) << S_T6_FID_VFID_TC)
#define G_T6_FID_VFID_TC(x) (((x) >> S_T6_FID_VFID_TC) & M_T6_FID_VFID_TC)
#define S_T6_FID_VFID_VFVLD 11
#define V_T6_FID_VFID_VFVLD(x) ((x) << S_T6_FID_VFID_VFVLD)
#define F_T6_FID_VFID_VFVLD V_T6_FID_VFID_VFVLD(1U)
#define S_T6_FID_VFID_PF 8
#define M_T6_FID_VFID_PF 0x7U
#define V_T6_FID_VFID_PF(x) ((x) << S_T6_FID_VFID_PF)
#define G_T6_FID_VFID_PF(x) (((x) >> S_T6_FID_VFID_PF) & M_T6_FID_VFID_PF)
#define S_T6_FID_VFID_RVF 0
#define M_T6_FID_VFID_RVF 0xffU
#define V_T6_FID_VFID_RVF(x) ((x) << S_T6_FID_VFID_RVF)
#define G_T6_FID_VFID_RVF(x) (((x) >> S_T6_FID_VFID_RVF) & M_T6_FID_VFID_RVF)
#define A_PCIE_FID 0x3900
#define S_PAD 11
#define V_PAD(x) ((x) << S_PAD)
#define F_PAD V_PAD(1U)
#define S_TC 8
#define M_TC 0x7U
#define V_TC(x) ((x) << S_TC)
#define G_TC(x) (((x) >> S_TC) & M_TC)
#define S_FUNC 0
#define M_FUNC 0xffU
#define V_FUNC(x) ((x) << S_FUNC)
#define G_FUNC(x) (((x) >> S_FUNC) & M_FUNC)
#define A_PCIE_COOKIE_STAT 0x5600
#define S_COOKIEB 16
#define M_COOKIEB 0x3ffU
#define V_COOKIEB(x) ((x) << S_COOKIEB)
#define G_COOKIEB(x) (((x) >> S_COOKIEB) & M_COOKIEB)
#define S_COOKIEA 0
#define M_COOKIEA 0x3ffU
#define V_COOKIEA(x) ((x) << S_COOKIEA)
#define G_COOKIEA(x) (((x) >> S_COOKIEA) & M_COOKIEA)
#define A_PCIE_FLR_PIO 0x5620
#define S_RCVDBAR2COOKIE 24
#define M_RCVDBAR2COOKIE 0xffU
#define V_RCVDBAR2COOKIE(x) ((x) << S_RCVDBAR2COOKIE)
#define G_RCVDBAR2COOKIE(x) (((x) >> S_RCVDBAR2COOKIE) & M_RCVDBAR2COOKIE)
#define S_RCVDMARSPCOOKIE 16
#define M_RCVDMARSPCOOKIE 0xffU
#define V_RCVDMARSPCOOKIE(x) ((x) << S_RCVDMARSPCOOKIE)
#define G_RCVDMARSPCOOKIE(x) (((x) >> S_RCVDMARSPCOOKIE) & M_RCVDMARSPCOOKIE)
#define S_RCVDPIORSPCOOKIE 8
#define M_RCVDPIORSPCOOKIE 0xffU
#define V_RCVDPIORSPCOOKIE(x) ((x) << S_RCVDPIORSPCOOKIE)
#define G_RCVDPIORSPCOOKIE(x) (((x) >> S_RCVDPIORSPCOOKIE) & M_RCVDPIORSPCOOKIE)
#define S_EXPDCOOKIE 0
#define M_EXPDCOOKIE 0xffU
#define V_EXPDCOOKIE(x) ((x) << S_EXPDCOOKIE)
#define G_EXPDCOOKIE(x) (((x) >> S_EXPDCOOKIE) & M_EXPDCOOKIE)
#define A_PCIE_FLR_PIO2 0x5624
#define S_RCVDMAREQCOOKIE 16
#define M_RCVDMAREQCOOKIE 0xffU
#define V_RCVDMAREQCOOKIE(x) ((x) << S_RCVDMAREQCOOKIE)
#define G_RCVDMAREQCOOKIE(x) (((x) >> S_RCVDMAREQCOOKIE) & M_RCVDMAREQCOOKIE)
#define S_RCVDPIOREQCOOKIE 8
#define M_RCVDPIOREQCOOKIE 0xffU
#define V_RCVDPIOREQCOOKIE(x) ((x) << S_RCVDPIOREQCOOKIE)
#define G_RCVDPIOREQCOOKIE(x) (((x) >> S_RCVDPIOREQCOOKIE) & M_RCVDPIOREQCOOKIE)
#define S_RCVDVDMRXCOOKIE 24
#define M_RCVDVDMRXCOOKIE 0xffU
#define V_RCVDVDMRXCOOKIE(x) ((x) << S_RCVDVDMRXCOOKIE)
#define G_RCVDVDMRXCOOKIE(x) (((x) >> S_RCVDVDMRXCOOKIE) & M_RCVDVDMRXCOOKIE)
#define S_RCVDVDMTXCOOKIE 16
#define M_RCVDVDMTXCOOKIE 0xffU
#define V_RCVDVDMTXCOOKIE(x) ((x) << S_RCVDVDMTXCOOKIE)
#define G_RCVDVDMTXCOOKIE(x) (((x) >> S_RCVDVDMTXCOOKIE) & M_RCVDVDMTXCOOKIE)
#define S_T6_RCVDMAREQCOOKIE 8
#define M_T6_RCVDMAREQCOOKIE 0xffU
#define V_T6_RCVDMAREQCOOKIE(x) ((x) << S_T6_RCVDMAREQCOOKIE)
#define G_T6_RCVDMAREQCOOKIE(x) (((x) >> S_T6_RCVDMAREQCOOKIE) & M_T6_RCVDMAREQCOOKIE)
#define S_T6_RCVDPIOREQCOOKIE 0
#define M_T6_RCVDPIOREQCOOKIE 0xffU
#define V_T6_RCVDPIOREQCOOKIE(x) ((x) << S_T6_RCVDPIOREQCOOKIE)
#define G_T6_RCVDPIOREQCOOKIE(x) (((x) >> S_T6_RCVDPIOREQCOOKIE) & M_T6_RCVDPIOREQCOOKIE)
#define A_PCIE_VC0_CDTS0 0x56cc
#define S_CPLD0 20
#define M_CPLD0 0xfffU
#define V_CPLD0(x) ((x) << S_CPLD0)
#define G_CPLD0(x) (((x) >> S_CPLD0) & M_CPLD0)
#define S_PH0 12
#define M_PH0 0xffU
#define V_PH0(x) ((x) << S_PH0)
#define G_PH0(x) (((x) >> S_PH0) & M_PH0)
#define S_PD0 0
#define M_PD0 0xfffU
#define V_PD0(x) ((x) << S_PD0)
#define G_PD0(x) (((x) >> S_PD0) & M_PD0)
#define A_PCIE_VC0_CDTS1 0x56d0
#define S_CPLH0 20
#define M_CPLH0 0xffU
#define V_CPLH0(x) ((x) << S_CPLH0)
#define G_CPLH0(x) (((x) >> S_CPLH0) & M_CPLH0)
#define S_NPH0 12
#define M_NPH0 0xffU
#define V_NPH0(x) ((x) << S_NPH0)
#define G_NPH0(x) (((x) >> S_NPH0) & M_NPH0)
#define S_NPD0 0
#define M_NPD0 0xfffU
#define V_NPD0(x) ((x) << S_NPD0)
#define G_NPD0(x) (((x) >> S_NPD0) & M_NPD0)
#define A_PCIE_VC1_CDTS0 0x56d4
#define S_CPLD1 20
#define M_CPLD1 0xfffU
#define V_CPLD1(x) ((x) << S_CPLD1)
#define G_CPLD1(x) (((x) >> S_CPLD1) & M_CPLD1)
#define S_PH1 12
#define M_PH1 0xffU
#define V_PH1(x) ((x) << S_PH1)
#define G_PH1(x) (((x) >> S_PH1) & M_PH1)
#define S_PD1 0
#define M_PD1 0xfffU
#define V_PD1(x) ((x) << S_PD1)
#define G_PD1(x) (((x) >> S_PD1) & M_PD1)
#define A_PCIE_VC1_CDTS1 0x56d8
#define S_CPLH1 20
#define M_CPLH1 0xffU
#define V_CPLH1(x) ((x) << S_CPLH1)
#define G_CPLH1(x) (((x) >> S_CPLH1) & M_CPLH1)
#define S_NPH1 12
#define M_NPH1 0xffU
#define V_NPH1(x) ((x) << S_NPH1)
#define G_NPH1(x) (((x) >> S_NPH1) & M_NPH1)
#define S_NPD1 0
#define M_NPD1 0xfffU
#define V_NPD1(x) ((x) << S_NPD1)
#define G_NPD1(x) (((x) >> S_NPD1) & M_NPD1)
#define A_PCIE_FLR_PF_STATUS 0x56dc
#define A_PCIE_FLR_VF0_STATUS 0x56e0
#define A_PCIE_FLR_VF1_STATUS 0x56e4
#define A_PCIE_FLR_VF2_STATUS 0x56e8
#define A_PCIE_FLR_VF3_STATUS 0x56ec
#define A_PCIE_STAT 0x56f4
#define S_PM_STATUS 24
#define M_PM_STATUS 0xffU
#define V_PM_STATUS(x) ((x) << S_PM_STATUS)
#define G_PM_STATUS(x) (((x) >> S_PM_STATUS) & M_PM_STATUS)
#define S_PM_CURRENTSTATE 20
#define M_PM_CURRENTSTATE 0x7U
#define V_PM_CURRENTSTATE(x) ((x) << S_PM_CURRENTSTATE)
#define G_PM_CURRENTSTATE(x) (((x) >> S_PM_CURRENTSTATE) & M_PM_CURRENTSTATE)
#define S_LTSSMENABLE 12
#define V_LTSSMENABLE(x) ((x) << S_LTSSMENABLE)
#define F_LTSSMENABLE V_LTSSMENABLE(1U)
#define S_STATECFGINITF 4
#define M_STATECFGINITF 0x7fU
#define V_STATECFGINITF(x) ((x) << S_STATECFGINITF)
#define G_STATECFGINITF(x) (((x) >> S_STATECFGINITF) & M_STATECFGINITF)
#define S_STATECFGINIT 0
#define M_STATECFGINIT 0xfU
#define V_STATECFGINIT(x) ((x) << S_STATECFGINIT)
#define G_STATECFGINIT(x) (((x) >> S_STATECFGINIT) & M_STATECFGINIT)
#define S_LTSSMENABLE_PCIE 12
#define V_LTSSMENABLE_PCIE(x) ((x) << S_LTSSMENABLE_PCIE)
#define F_LTSSMENABLE_PCIE V_LTSSMENABLE_PCIE(1U)
#define S_STATECFGINITF_PCIE 4
#define M_STATECFGINITF_PCIE 0xffU
#define V_STATECFGINITF_PCIE(x) ((x) << S_STATECFGINITF_PCIE)
#define G_STATECFGINITF_PCIE(x) (((x) >> S_STATECFGINITF_PCIE) & M_STATECFGINITF_PCIE)
#define S_STATECFGINIT_PCIE 0
#define M_STATECFGINIT_PCIE 0xfU
#define V_STATECFGINIT_PCIE(x) ((x) << S_STATECFGINIT_PCIE)
#define G_STATECFGINIT_PCIE(x) (((x) >> S_STATECFGINIT_PCIE) & M_STATECFGINIT_PCIE)
#define A_PCIE_CRS 0x56f8
#define S_CRS_ENABLE 0
#define V_CRS_ENABLE(x) ((x) << S_CRS_ENABLE)
#define F_CRS_ENABLE V_CRS_ENABLE(1U)
#define A_PCIE_LTSSM 0x56fc
#define S_LTSSM_ENABLE 0
#define V_LTSSM_ENABLE(x) ((x) << S_LTSSM_ENABLE)
#define F_LTSSM_ENABLE V_LTSSM_ENABLE(1U)
#define S_LTSSM_STALL_DISABLE 1
#define V_LTSSM_STALL_DISABLE(x) ((x) << S_LTSSM_STALL_DISABLE)
#define F_LTSSM_STALL_DISABLE V_LTSSM_STALL_DISABLE(1U)
#define A_PCIE_CORE_ACK_LATENCY_TIMER_REPLAY_TIMER 0x5700
#define S_REPLAY_TIME_LIMIT 16
#define M_REPLAY_TIME_LIMIT 0xffffU
#define V_REPLAY_TIME_LIMIT(x) ((x) << S_REPLAY_TIME_LIMIT)
#define G_REPLAY_TIME_LIMIT(x) (((x) >> S_REPLAY_TIME_LIMIT) & M_REPLAY_TIME_LIMIT)
#define S_ACK_LATENCY_TIMER_LIMIT 0
#define M_ACK_LATENCY_TIMER_LIMIT 0xffffU
#define V_ACK_LATENCY_TIMER_LIMIT(x) ((x) << S_ACK_LATENCY_TIMER_LIMIT)
#define G_ACK_LATENCY_TIMER_LIMIT(x) (((x) >> S_ACK_LATENCY_TIMER_LIMIT) & M_ACK_LATENCY_TIMER_LIMIT)
#define A_PCIE_CORE_VENDOR_SPECIFIC_DLLP 0x5704
#define A_PCIE_CORE_PORT_FORCE_LINK 0x5708
#define S_LOW_POWER_ENTRANCE_COUNT 24
#define M_LOW_POWER_ENTRANCE_COUNT 0xffU
#define V_LOW_POWER_ENTRANCE_COUNT(x) ((x) << S_LOW_POWER_ENTRANCE_COUNT)
#define G_LOW_POWER_ENTRANCE_COUNT(x) (((x) >> S_LOW_POWER_ENTRANCE_COUNT) & M_LOW_POWER_ENTRANCE_COUNT)
#define S_LINK_STATE 16
#define M_LINK_STATE 0x3fU
#define V_LINK_STATE(x) ((x) << S_LINK_STATE)
#define G_LINK_STATE(x) (((x) >> S_LINK_STATE) & M_LINK_STATE)
#define S_FORCE_LINK 15
#define V_FORCE_LINK(x) ((x) << S_FORCE_LINK)
#define F_FORCE_LINK V_FORCE_LINK(1U)
#define S_LINK_NUMBER 0
#define M_LINK_NUMBER 0xffU
#define V_LINK_NUMBER(x) ((x) << S_LINK_NUMBER)
#define G_LINK_NUMBER(x) (((x) >> S_LINK_NUMBER) & M_LINK_NUMBER)
#define A_PCIE_CORE_ACK_FREQUENCY_L0L1_ASPM_CONTROL 0x570c
#define S_ENTER_ASPM_L1_WO_L0S 30
#define V_ENTER_ASPM_L1_WO_L0S(x) ((x) << S_ENTER_ASPM_L1_WO_L0S)
#define F_ENTER_ASPM_L1_WO_L0S V_ENTER_ASPM_L1_WO_L0S(1U)
#define S_L1_ENTRANCE_LATENCY 27
#define M_L1_ENTRANCE_LATENCY 0x7U
#define V_L1_ENTRANCE_LATENCY(x) ((x) << S_L1_ENTRANCE_LATENCY)
#define G_L1_ENTRANCE_LATENCY(x) (((x) >> S_L1_ENTRANCE_LATENCY) & M_L1_ENTRANCE_LATENCY)
#define S_L0S_ENTRANCE_LATENCY 24
#define M_L0S_ENTRANCE_LATENCY 0x7U
#define V_L0S_ENTRANCE_LATENCY(x) ((x) << S_L0S_ENTRANCE_LATENCY)
#define G_L0S_ENTRANCE_LATENCY(x) (((x) >> S_L0S_ENTRANCE_LATENCY) & M_L0S_ENTRANCE_LATENCY)
#define S_COMMON_CLOCK_N_FTS 16
#define M_COMMON_CLOCK_N_FTS 0xffU
#define V_COMMON_CLOCK_N_FTS(x) ((x) << S_COMMON_CLOCK_N_FTS)
#define G_COMMON_CLOCK_N_FTS(x) (((x) >> S_COMMON_CLOCK_N_FTS) & M_COMMON_CLOCK_N_FTS)
#define S_N_FTS 8
#define M_N_FTS 0xffU
#define V_N_FTS(x) ((x) << S_N_FTS)
#define G_N_FTS(x) (((x) >> S_N_FTS) & M_N_FTS)
#define S_ACK_FREQUENCY 0
#define M_ACK_FREQUENCY 0xffU
#define V_ACK_FREQUENCY(x) ((x) << S_ACK_FREQUENCY)
#define G_ACK_FREQUENCY(x) (((x) >> S_ACK_FREQUENCY) & M_ACK_FREQUENCY)
#define A_PCIE_CORE_PORT_LINK_CONTROL 0x5710
#define S_CROSSLINK_ACTIVE 23
#define V_CROSSLINK_ACTIVE(x) ((x) << S_CROSSLINK_ACTIVE)
#define F_CROSSLINK_ACTIVE V_CROSSLINK_ACTIVE(1U)
#define S_CROSSLINK_ENABLE 22
#define V_CROSSLINK_ENABLE(x) ((x) << S_CROSSLINK_ENABLE)
#define F_CROSSLINK_ENABLE V_CROSSLINK_ENABLE(1U)
#define S_LINK_MODE_ENABLE 16
#define M_LINK_MODE_ENABLE 0x3fU
#define V_LINK_MODE_ENABLE(x) ((x) << S_LINK_MODE_ENABLE)
#define G_LINK_MODE_ENABLE(x) (((x) >> S_LINK_MODE_ENABLE) & M_LINK_MODE_ENABLE)
#define S_FAST_LINK_MODE 7
#define V_FAST_LINK_MODE(x) ((x) << S_FAST_LINK_MODE)
#define F_FAST_LINK_MODE V_FAST_LINK_MODE(1U)
#define S_DLL_LINK_ENABLE 5
#define V_DLL_LINK_ENABLE(x) ((x) << S_DLL_LINK_ENABLE)
#define F_DLL_LINK_ENABLE V_DLL_LINK_ENABLE(1U)
#define S_RESET_ASSERT 3
#define V_RESET_ASSERT(x) ((x) << S_RESET_ASSERT)
#define F_RESET_ASSERT V_RESET_ASSERT(1U)
#define S_LOOPBACK_ENABLE 2
#define V_LOOPBACK_ENABLE(x) ((x) << S_LOOPBACK_ENABLE)
#define F_LOOPBACK_ENABLE V_LOOPBACK_ENABLE(1U)
#define S_SCRAMBLE_DISABLE 1
#define V_SCRAMBLE_DISABLE(x) ((x) << S_SCRAMBLE_DISABLE)
#define F_SCRAMBLE_DISABLE V_SCRAMBLE_DISABLE(1U)
#define S_VENDOR_SPECIFIC_DLLP_REQUEST 0
#define V_VENDOR_SPECIFIC_DLLP_REQUEST(x) ((x) << S_VENDOR_SPECIFIC_DLLP_REQUEST)
#define F_VENDOR_SPECIFIC_DLLP_REQUEST V_VENDOR_SPECIFIC_DLLP_REQUEST(1U)
#define A_PCIE_CORE_LANE_SKEW 0x5714
#define S_DISABLE_DESKEW 31
#define V_DISABLE_DESKEW(x) ((x) << S_DISABLE_DESKEW)
#define F_DISABLE_DESKEW V_DISABLE_DESKEW(1U)
#define S_ACK_NAK_DISABLE 25
#define V_ACK_NAK_DISABLE(x) ((x) << S_ACK_NAK_DISABLE)
#define F_ACK_NAK_DISABLE V_ACK_NAK_DISABLE(1U)
#define S_FLOW_CONTROL_DISABLE 24
#define V_FLOW_CONTROL_DISABLE(x) ((x) << S_FLOW_CONTROL_DISABLE)
#define F_FLOW_CONTROL_DISABLE V_FLOW_CONTROL_DISABLE(1U)
#define S_INSERT_TXSKEW 0
#define M_INSERT_TXSKEW 0xffffffU
#define V_INSERT_TXSKEW(x) ((x) << S_INSERT_TXSKEW)
#define G_INSERT_TXSKEW(x) (((x) >> S_INSERT_TXSKEW) & M_INSERT_TXSKEW)
#define A_PCIE_CORE_SYMBOL_NUMBER 0x5718
#define S_FLOW_CONTROL_TIMER_MODIFIER 24
#define M_FLOW_CONTROL_TIMER_MODIFIER 0x1fU
#define V_FLOW_CONTROL_TIMER_MODIFIER(x) ((x) << S_FLOW_CONTROL_TIMER_MODIFIER)
#define G_FLOW_CONTROL_TIMER_MODIFIER(x) (((x) >> S_FLOW_CONTROL_TIMER_MODIFIER) & M_FLOW_CONTROL_TIMER_MODIFIER)
#define S_ACK_NAK_TIMER_MODIFIER 19
#define M_ACK_NAK_TIMER_MODIFIER 0x1fU
#define V_ACK_NAK_TIMER_MODIFIER(x) ((x) << S_ACK_NAK_TIMER_MODIFIER)
#define G_ACK_NAK_TIMER_MODIFIER(x) (((x) >> S_ACK_NAK_TIMER_MODIFIER) & M_ACK_NAK_TIMER_MODIFIER)
#define S_REPLAY_TIMER_MODIFIER 14
#define M_REPLAY_TIMER_MODIFIER 0x1fU
#define V_REPLAY_TIMER_MODIFIER(x) ((x) << S_REPLAY_TIMER_MODIFIER)
#define G_REPLAY_TIMER_MODIFIER(x) (((x) >> S_REPLAY_TIMER_MODIFIER) & M_REPLAY_TIMER_MODIFIER)
#define S_MAXFUNC 0
#define M_MAXFUNC 0x7U
#define V_MAXFUNC(x) ((x) << S_MAXFUNC)
#define G_MAXFUNC(x) (((x) >> S_MAXFUNC) & M_MAXFUNC)
#define A_PCIE_CORE_SYMBOL_TIMER_FILTER_MASK1 0x571c
#define S_MASK_RADM_FILTER 16
#define M_MASK_RADM_FILTER 0xffffU
#define V_MASK_RADM_FILTER(x) ((x) << S_MASK_RADM_FILTER)
#define G_MASK_RADM_FILTER(x) (((x) >> S_MASK_RADM_FILTER) & M_MASK_RADM_FILTER)
#define S_DISABLE_FC_WATCHDOG 15
#define V_DISABLE_FC_WATCHDOG(x) ((x) << S_DISABLE_FC_WATCHDOG)
#define F_DISABLE_FC_WATCHDOG V_DISABLE_FC_WATCHDOG(1U)
#define S_SKP_INTERVAL 0
#define M_SKP_INTERVAL 0x7ffU
#define V_SKP_INTERVAL(x) ((x) << S_SKP_INTERVAL)
#define G_SKP_INTERVAL(x) (((x) >> S_SKP_INTERVAL) & M_SKP_INTERVAL)
#define A_PCIE_CORE_FILTER_MASK2 0x5720
#define A_PCIE_CORE_DEBUG_0 0x5728
#define A_PCIE_CORE_DEBUG_1 0x572c
#define A_PCIE_CORE_TRANSMIT_POSTED_FC_CREDIT_STATUS 0x5730
#define S_TXPH_FC 12
#define M_TXPH_FC 0xffU
#define V_TXPH_FC(x) ((x) << S_TXPH_FC)
#define G_TXPH_FC(x) (((x) >> S_TXPH_FC) & M_TXPH_FC)
#define S_TXPD_FC 0
#define M_TXPD_FC 0xfffU
#define V_TXPD_FC(x) ((x) << S_TXPD_FC)
#define G_TXPD_FC(x) (((x) >> S_TXPD_FC) & M_TXPD_FC)
#define A_PCIE_CORE_TRANSMIT_NONPOSTED_FC_CREDIT_STATUS 0x5734
#define S_TXNPH_FC 12
#define M_TXNPH_FC 0xffU
#define V_TXNPH_FC(x) ((x) << S_TXNPH_FC)
#define G_TXNPH_FC(x) (((x) >> S_TXNPH_FC) & M_TXNPH_FC)
#define S_TXNPD_FC 0
#define M_TXNPD_FC 0xfffU
#define V_TXNPD_FC(x) ((x) << S_TXNPD_FC)
#define G_TXNPD_FC(x) (((x) >> S_TXNPD_FC) & M_TXNPD_FC)
#define A_PCIE_CORE_TRANSMIT_COMPLETION_FC_CREDIT_STATUS 0x5738
#define S_TXCPLH_FC 12
#define M_TXCPLH_FC 0xffU
#define V_TXCPLH_FC(x) ((x) << S_TXCPLH_FC)
#define G_TXCPLH_FC(x) (((x) >> S_TXCPLH_FC) & M_TXCPLH_FC)
#define S_TXCPLD_FC 0
#define M_TXCPLD_FC 0xfffU
#define V_TXCPLD_FC(x) ((x) << S_TXCPLD_FC)
#define G_TXCPLD_FC(x) (((x) >> S_TXCPLD_FC) & M_TXCPLD_FC)
#define A_PCIE_CORE_QUEUE_STATUS 0x573c
#define S_RXQUEUE_NOT_EMPTY 2
#define V_RXQUEUE_NOT_EMPTY(x) ((x) << S_RXQUEUE_NOT_EMPTY)
#define F_RXQUEUE_NOT_EMPTY V_RXQUEUE_NOT_EMPTY(1U)
#define S_TXRETRYBUF_NOT_EMPTY 1
#define V_TXRETRYBUF_NOT_EMPTY(x) ((x) << S_TXRETRYBUF_NOT_EMPTY)
#define F_TXRETRYBUF_NOT_EMPTY V_TXRETRYBUF_NOT_EMPTY(1U)
#define S_RXTLP_FC_NOT_RETURNED 0
#define V_RXTLP_FC_NOT_RETURNED(x) ((x) << S_RXTLP_FC_NOT_RETURNED)
#define F_RXTLP_FC_NOT_RETURNED V_RXTLP_FC_NOT_RETURNED(1U)
#define A_PCIE_CORE_VC_TRANSMIT_ARBITRATION_1 0x5740
#define S_VC3_WRR 24
#define M_VC3_WRR 0xffU
#define V_VC3_WRR(x) ((x) << S_VC3_WRR)
#define G_VC3_WRR(x) (((x) >> S_VC3_WRR) & M_VC3_WRR)
#define S_VC2_WRR 16
#define M_VC2_WRR 0xffU
#define V_VC2_WRR(x) ((x) << S_VC2_WRR)
#define G_VC2_WRR(x) (((x) >> S_VC2_WRR) & M_VC2_WRR)
#define S_VC1_WRR 8
#define M_VC1_WRR 0xffU
#define V_VC1_WRR(x) ((x) << S_VC1_WRR)
#define G_VC1_WRR(x) (((x) >> S_VC1_WRR) & M_VC1_WRR)
#define S_VC0_WRR 0
#define M_VC0_WRR 0xffU
#define V_VC0_WRR(x) ((x) << S_VC0_WRR)
#define G_VC0_WRR(x) (((x) >> S_VC0_WRR) & M_VC0_WRR)
#define A_PCIE_CORE_VC_TRANSMIT_ARBITRATION_2 0x5744
#define S_VC7_WRR 24
#define M_VC7_WRR 0xffU
#define V_VC7_WRR(x) ((x) << S_VC7_WRR)
#define G_VC7_WRR(x) (((x) >> S_VC7_WRR) & M_VC7_WRR)
#define S_VC6_WRR 16
#define M_VC6_WRR 0xffU
#define V_VC6_WRR(x) ((x) << S_VC6_WRR)
#define G_VC6_WRR(x) (((x) >> S_VC6_WRR) & M_VC6_WRR)
#define S_VC5_WRR 8
#define M_VC5_WRR 0xffU
#define V_VC5_WRR(x) ((x) << S_VC5_WRR)
#define G_VC5_WRR(x) (((x) >> S_VC5_WRR) & M_VC5_WRR)
#define S_VC4_WRR 0
#define M_VC4_WRR 0xffU
#define V_VC4_WRR(x) ((x) << S_VC4_WRR)
#define G_VC4_WRR(x) (((x) >> S_VC4_WRR) & M_VC4_WRR)
#define A_PCIE_CORE_VC0_POSTED_RECEIVE_QUEUE_CONTROL 0x5748
#define S_VC0_RX_ORDERING 31
#define V_VC0_RX_ORDERING(x) ((x) << S_VC0_RX_ORDERING)
#define F_VC0_RX_ORDERING V_VC0_RX_ORDERING(1U)
#define S_VC0_TLP_ORDERING 30
#define V_VC0_TLP_ORDERING(x) ((x) << S_VC0_TLP_ORDERING)
#define F_VC0_TLP_ORDERING V_VC0_TLP_ORDERING(1U)
#define S_VC0_PTLP_QUEUE_MODE 21
#define M_VC0_PTLP_QUEUE_MODE 0x7U
#define V_VC0_PTLP_QUEUE_MODE(x) ((x) << S_VC0_PTLP_QUEUE_MODE)
#define G_VC0_PTLP_QUEUE_MODE(x) (((x) >> S_VC0_PTLP_QUEUE_MODE) & M_VC0_PTLP_QUEUE_MODE)
#define S_VC0_PH_CREDITS 12
#define M_VC0_PH_CREDITS 0xffU
#define V_VC0_PH_CREDITS(x) ((x) << S_VC0_PH_CREDITS)
#define G_VC0_PH_CREDITS(x) (((x) >> S_VC0_PH_CREDITS) & M_VC0_PH_CREDITS)
#define S_VC0_PD_CREDITS 0
#define M_VC0_PD_CREDITS 0xfffU
#define V_VC0_PD_CREDITS(x) ((x) << S_VC0_PD_CREDITS)
#define G_VC0_PD_CREDITS(x) (((x) >> S_VC0_PD_CREDITS) & M_VC0_PD_CREDITS)
#define A_PCIE_CORE_VC0_NONPOSTED_RECEIVE_QUEUE_CONTROL 0x574c
#define S_VC0_NPTLP_QUEUE_MODE 21
#define M_VC0_NPTLP_QUEUE_MODE 0x7U
#define V_VC0_NPTLP_QUEUE_MODE(x) ((x) << S_VC0_NPTLP_QUEUE_MODE)
#define G_VC0_NPTLP_QUEUE_MODE(x) (((x) >> S_VC0_NPTLP_QUEUE_MODE) & M_VC0_NPTLP_QUEUE_MODE)
#define S_VC0_NPH_CREDITS 12
#define M_VC0_NPH_CREDITS 0xffU
#define V_VC0_NPH_CREDITS(x) ((x) << S_VC0_NPH_CREDITS)
#define G_VC0_NPH_CREDITS(x) (((x) >> S_VC0_NPH_CREDITS) & M_VC0_NPH_CREDITS)
#define S_VC0_NPD_CREDITS 0
#define M_VC0_NPD_CREDITS 0xfffU
#define V_VC0_NPD_CREDITS(x) ((x) << S_VC0_NPD_CREDITS)
#define G_VC0_NPD_CREDITS(x) (((x) >> S_VC0_NPD_CREDITS) & M_VC0_NPD_CREDITS)
#define A_PCIE_CORE_VC0_COMPLETION_RECEIVE_QUEUE_CONTROL 0x5750
#define S_VC0_CPLTLP_QUEUE_MODE 21
#define M_VC0_CPLTLP_QUEUE_MODE 0x7U
#define V_VC0_CPLTLP_QUEUE_MODE(x) ((x) << S_VC0_CPLTLP_QUEUE_MODE)
#define G_VC0_CPLTLP_QUEUE_MODE(x) (((x) >> S_VC0_CPLTLP_QUEUE_MODE) & M_VC0_CPLTLP_QUEUE_MODE)
#define S_VC0_CPLH_CREDITS 12
#define M_VC0_CPLH_CREDITS 0xffU
#define V_VC0_CPLH_CREDITS(x) ((x) << S_VC0_CPLH_CREDITS)
#define G_VC0_CPLH_CREDITS(x) (((x) >> S_VC0_CPLH_CREDITS) & M_VC0_CPLH_CREDITS)
#define S_VC0_CPLD_CREDITS 0
#define M_VC0_CPLD_CREDITS 0xfffU
#define V_VC0_CPLD_CREDITS(x) ((x) << S_VC0_CPLD_CREDITS)
#define G_VC0_CPLD_CREDITS(x) (((x) >> S_VC0_CPLD_CREDITS) & M_VC0_CPLD_CREDITS)
#define A_PCIE_CORE_VC1_POSTED_RECEIVE_QUEUE_CONTROL 0x5754
#define S_VC1_TLP_ORDERING 30
#define V_VC1_TLP_ORDERING(x) ((x) << S_VC1_TLP_ORDERING)
#define F_VC1_TLP_ORDERING V_VC1_TLP_ORDERING(1U)
#define S_VC1_PTLP_QUEUE_MODE 21
#define M_VC1_PTLP_QUEUE_MODE 0x7U
#define V_VC1_PTLP_QUEUE_MODE(x) ((x) << S_VC1_PTLP_QUEUE_MODE)
#define G_VC1_PTLP_QUEUE_MODE(x) (((x) >> S_VC1_PTLP_QUEUE_MODE) & M_VC1_PTLP_QUEUE_MODE)
#define S_VC1_PH_CREDITS 12
#define M_VC1_PH_CREDITS 0xffU
#define V_VC1_PH_CREDITS(x) ((x) << S_VC1_PH_CREDITS)
#define G_VC1_PH_CREDITS(x) (((x) >> S_VC1_PH_CREDITS) & M_VC1_PH_CREDITS)
#define S_VC1_PD_CREDITS 0
#define M_VC1_PD_CREDITS 0xfffU
#define V_VC1_PD_CREDITS(x) ((x) << S_VC1_PD_CREDITS)
#define G_VC1_PD_CREDITS(x) (((x) >> S_VC1_PD_CREDITS) & M_VC1_PD_CREDITS)
#define A_PCIE_CORE_VC1_NONPOSTED_RECEIVE_QUEUE_CONTROL 0x5758
#define S_VC1_NPTLP_QUEUE_MODE 21
#define M_VC1_NPTLP_QUEUE_MODE 0x7U
#define V_VC1_NPTLP_QUEUE_MODE(x) ((x) << S_VC1_NPTLP_QUEUE_MODE)
#define G_VC1_NPTLP_QUEUE_MODE(x) (((x) >> S_VC1_NPTLP_QUEUE_MODE) & M_VC1_NPTLP_QUEUE_MODE)
#define S_VC1_NPH_CREDITS 12
#define M_VC1_NPH_CREDITS 0xffU
#define V_VC1_NPH_CREDITS(x) ((x) << S_VC1_NPH_CREDITS)
#define G_VC1_NPH_CREDITS(x) (((x) >> S_VC1_NPH_CREDITS) & M_VC1_NPH_CREDITS)
#define S_VC1_NPD_CREDITS 0
#define M_VC1_NPD_CREDITS 0xfffU
#define V_VC1_NPD_CREDITS(x) ((x) << S_VC1_NPD_CREDITS)
#define G_VC1_NPD_CREDITS(x) (((x) >> S_VC1_NPD_CREDITS) & M_VC1_NPD_CREDITS)
#define A_PCIE_CORE_VC1_COMPLETION_RECEIVE_QUEUE_CONTROL 0x575c
#define S_VC1_CPLTLP_QUEUE_MODE 21
#define M_VC1_CPLTLP_QUEUE_MODE 0x7U
#define V_VC1_CPLTLP_QUEUE_MODE(x) ((x) << S_VC1_CPLTLP_QUEUE_MODE)
#define G_VC1_CPLTLP_QUEUE_MODE(x) (((x) >> S_VC1_CPLTLP_QUEUE_MODE) & M_VC1_CPLTLP_QUEUE_MODE)
#define S_VC1_CPLH_CREDITS 12
#define M_VC1_CPLH_CREDITS 0xffU
#define V_VC1_CPLH_CREDITS(x) ((x) << S_VC1_CPLH_CREDITS)
#define G_VC1_CPLH_CREDITS(x) (((x) >> S_VC1_CPLH_CREDITS) & M_VC1_CPLH_CREDITS)
#define S_VC1_CPLD_CREDITS 0
#define M_VC1_CPLD_CREDITS 0xfffU
#define V_VC1_CPLD_CREDITS(x) ((x) << S_VC1_CPLD_CREDITS)
#define G_VC1_CPLD_CREDITS(x) (((x) >> S_VC1_CPLD_CREDITS) & M_VC1_CPLD_CREDITS)
#define A_PCIE_CORE_LINK_WIDTH_SPEED_CHANGE 0x580c
#define S_SEL_DEEMPHASIS 20
#define V_SEL_DEEMPHASIS(x) ((x) << S_SEL_DEEMPHASIS)
#define F_SEL_DEEMPHASIS V_SEL_DEEMPHASIS(1U)
#define S_TXCMPLRCV 19
#define V_TXCMPLRCV(x) ((x) << S_TXCMPLRCV)
#define F_TXCMPLRCV V_TXCMPLRCV(1U)
#define S_PHYTXSWING 18
#define V_PHYTXSWING(x) ((x) << S_PHYTXSWING)
#define F_PHYTXSWING V_PHYTXSWING(1U)
#define S_DIRSPDCHANGE 17
#define V_DIRSPDCHANGE(x) ((x) << S_DIRSPDCHANGE)
#define F_DIRSPDCHANGE V_DIRSPDCHANGE(1U)
#define S_NUM_LANES 8
#define M_NUM_LANES 0x1ffU
#define V_NUM_LANES(x) ((x) << S_NUM_LANES)
#define G_NUM_LANES(x) (((x) >> S_NUM_LANES) & M_NUM_LANES)
#define S_NFTS_GEN2_3 0
#define M_NFTS_GEN2_3 0xffU
#define V_NFTS_GEN2_3(x) ((x) << S_NFTS_GEN2_3)
#define G_NFTS_GEN2_3(x) (((x) >> S_NFTS_GEN2_3) & M_NFTS_GEN2_3)
#define S_AUTO_LANE_FLIP_CTRL_EN 16
#define V_AUTO_LANE_FLIP_CTRL_EN(x) ((x) << S_AUTO_LANE_FLIP_CTRL_EN)
#define F_AUTO_LANE_FLIP_CTRL_EN V_AUTO_LANE_FLIP_CTRL_EN(1U)
#define S_T6_NUM_LANES 8
#define M_T6_NUM_LANES 0x1fU
#define V_T6_NUM_LANES(x) ((x) << S_T6_NUM_LANES)
#define G_T6_NUM_LANES(x) (((x) >> S_T6_NUM_LANES) & M_T6_NUM_LANES)
#define A_PCIE_CORE_PHY_STATUS 0x5810
#define A_PCIE_CORE_PHY_CONTROL 0x5814
#define A_PCIE_CORE_GEN3_CONTROL 0x5890
#define S_DC_BALANCE_DISABLE 18
#define V_DC_BALANCE_DISABLE(x) ((x) << S_DC_BALANCE_DISABLE)
#define F_DC_BALANCE_DISABLE V_DC_BALANCE_DISABLE(1U)
#define S_DLLP_DELAY_DISABLE 17
#define V_DLLP_DELAY_DISABLE(x) ((x) << S_DLLP_DELAY_DISABLE)
#define F_DLLP_DELAY_DISABLE V_DLLP_DELAY_DISABLE(1U)
#define S_EQL_DISABLE 16
#define V_EQL_DISABLE(x) ((x) << S_EQL_DISABLE)
#define F_EQL_DISABLE V_EQL_DISABLE(1U)
#define S_EQL_REDO_DISABLE 11
#define V_EQL_REDO_DISABLE(x) ((x) << S_EQL_REDO_DISABLE)
#define F_EQL_REDO_DISABLE V_EQL_REDO_DISABLE(1U)
#define S_EQL_EIEOS_CNTRST_DISABLE 10
#define V_EQL_EIEOS_CNTRST_DISABLE(x) ((x) << S_EQL_EIEOS_CNTRST_DISABLE)
#define F_EQL_EIEOS_CNTRST_DISABLE V_EQL_EIEOS_CNTRST_DISABLE(1U)
#define S_EQL_PH2_PH3_DISABLE 9
#define V_EQL_PH2_PH3_DISABLE(x) ((x) << S_EQL_PH2_PH3_DISABLE)
#define F_EQL_PH2_PH3_DISABLE V_EQL_PH2_PH3_DISABLE(1U)
#define S_DISABLE_SCRAMBLER 8
#define V_DISABLE_SCRAMBLER(x) ((x) << S_DISABLE_SCRAMBLER)
#define F_DISABLE_SCRAMBLER V_DISABLE_SCRAMBLER(1U)
#define A_PCIE_CORE_GEN3_EQ_FS_LF 0x5894
#define S_FULL_SWING 6
#define M_FULL_SWING 0x3fU
#define V_FULL_SWING(x) ((x) << S_FULL_SWING)
#define G_FULL_SWING(x) (((x) >> S_FULL_SWING) & M_FULL_SWING)
#define S_LOW_FREQUENCY 0
#define M_LOW_FREQUENCY 0x3fU
#define V_LOW_FREQUENCY(x) ((x) << S_LOW_FREQUENCY)
#define G_LOW_FREQUENCY(x) (((x) >> S_LOW_FREQUENCY) & M_LOW_FREQUENCY)
#define A_PCIE_CORE_GEN3_EQ_PRESET_COEFF 0x5898
#define S_POSTCURSOR 12
#define M_POSTCURSOR 0x3fU
#define V_POSTCURSOR(x) ((x) << S_POSTCURSOR)
#define G_POSTCURSOR(x) (((x) >> S_POSTCURSOR) & M_POSTCURSOR)
#define S_CURSOR 6
#define M_CURSOR 0x3fU
#define V_CURSOR(x) ((x) << S_CURSOR)
#define G_CURSOR(x) (((x) >> S_CURSOR) & M_CURSOR)
#define S_PRECURSOR 0
#define M_PRECURSOR 0x3fU
#define V_PRECURSOR(x) ((x) << S_PRECURSOR)
#define G_PRECURSOR(x) (((x) >> S_PRECURSOR) & M_PRECURSOR)
#define A_PCIE_CORE_GEN3_EQ_PRESET_INDEX 0x589c
#define S_INDEX 0
#define M_INDEX 0xfU
#define V_INDEX(x) ((x) << S_INDEX)
#define G_INDEX(x) (((x) >> S_INDEX) & M_INDEX)
#define A_PCIE_CORE_GEN3_EQ_STATUS 0x58a4
#define S_LEGALITY_STATUS 0
#define V_LEGALITY_STATUS(x) ((x) << S_LEGALITY_STATUS)
#define F_LEGALITY_STATUS V_LEGALITY_STATUS(1U)
#define A_PCIE_CORE_GEN3_EQ_CONTROL 0x58a8
#define S_INCLUDE_INITIAL_FOM 24
#define V_INCLUDE_INITIAL_FOM(x) ((x) << S_INCLUDE_INITIAL_FOM)
#define F_INCLUDE_INITIAL_FOM V_INCLUDE_INITIAL_FOM(1U)
#define S_PRESET_REQUEST_VECTOR 8
#define M_PRESET_REQUEST_VECTOR 0xffffU
#define V_PRESET_REQUEST_VECTOR(x) ((x) << S_PRESET_REQUEST_VECTOR)
#define G_PRESET_REQUEST_VECTOR(x) (((x) >> S_PRESET_REQUEST_VECTOR) & M_PRESET_REQUEST_VECTOR)
#define S_PHASE23_2MS_TIMEOUT_DISABLE 5
#define V_PHASE23_2MS_TIMEOUT_DISABLE(x) ((x) << S_PHASE23_2MS_TIMEOUT_DISABLE)
#define F_PHASE23_2MS_TIMEOUT_DISABLE V_PHASE23_2MS_TIMEOUT_DISABLE(1U)
#define S_AFTER24MS 4
#define V_AFTER24MS(x) ((x) << S_AFTER24MS)
#define F_AFTER24MS V_AFTER24MS(1U)
#define S_FEEDBACK_MODE 0
#define M_FEEDBACK_MODE 0xfU
#define V_FEEDBACK_MODE(x) ((x) << S_FEEDBACK_MODE)
#define G_FEEDBACK_MODE(x) (((x) >> S_FEEDBACK_MODE) & M_FEEDBACK_MODE)
#define A_PCIE_CORE_GEN3_EQ_DIRCHANGE_FEEDBACK 0x58ac
#define S_WINAPERTURE_CPLUS1 14
#define M_WINAPERTURE_CPLUS1 0xfU
#define V_WINAPERTURE_CPLUS1(x) ((x) << S_WINAPERTURE_CPLUS1)
#define G_WINAPERTURE_CPLUS1(x) (((x) >> S_WINAPERTURE_CPLUS1) & M_WINAPERTURE_CPLUS1)
#define S_WINAPERTURE_CMINS1 10
#define M_WINAPERTURE_CMINS1 0xfU
#define V_WINAPERTURE_CMINS1(x) ((x) << S_WINAPERTURE_CMINS1)
#define G_WINAPERTURE_CMINS1(x) (((x) >> S_WINAPERTURE_CMINS1) & M_WINAPERTURE_CMINS1)
#define S_CONVERGENCE_WINDEPTH 5
#define M_CONVERGENCE_WINDEPTH 0x1fU
#define V_CONVERGENCE_WINDEPTH(x) ((x) << S_CONVERGENCE_WINDEPTH)
#define G_CONVERGENCE_WINDEPTH(x) (((x) >> S_CONVERGENCE_WINDEPTH) & M_CONVERGENCE_WINDEPTH)
#define S_EQMASTERPHASE_MINTIME 0
#define M_EQMASTERPHASE_MINTIME 0x1fU
#define V_EQMASTERPHASE_MINTIME(x) ((x) << S_EQMASTERPHASE_MINTIME)
#define G_EQMASTERPHASE_MINTIME(x) (((x) >> S_EQMASTERPHASE_MINTIME) & M_EQMASTERPHASE_MINTIME)
#define A_PCIE_CORE_PIPE_CONTROL 0x58b8
#define S_PIPE_LOOPBACK_EN 0
#define V_PIPE_LOOPBACK_EN(x) ((x) << S_PIPE_LOOPBACK_EN)
#define F_PIPE_LOOPBACK_EN V_PIPE_LOOPBACK_EN(1U)
#define S_T6_PIPE_LOOPBACK_EN 31
#define V_T6_PIPE_LOOPBACK_EN(x) ((x) << S_T6_PIPE_LOOPBACK_EN)
#define F_T6_PIPE_LOOPBACK_EN V_T6_PIPE_LOOPBACK_EN(1U)
#define A_PCIE_CORE_DBI_RO_WE 0x58bc
#define S_READONLY_WRITEEN 0
#define V_READONLY_WRITEEN(x) ((x) << S_READONLY_WRITEEN)
#define F_READONLY_WRITEEN V_READONLY_WRITEEN(1U)
#define A_PCIE_CORE_UTL_SYSTEM_BUS_CONTROL 0x5900
#define S_SMTD 27
#define V_SMTD(x) ((x) << S_SMTD)
#define F_SMTD V_SMTD(1U)
#define S_SSTD 26
#define V_SSTD(x) ((x) << S_SSTD)
#define F_SSTD V_SSTD(1U)
#define S_SWD0 23
#define V_SWD0(x) ((x) << S_SWD0)
#define F_SWD0 V_SWD0(1U)
#define S_SWD1 22
#define V_SWD1(x) ((x) << S_SWD1)
#define F_SWD1 V_SWD1(1U)
#define S_SWD2 21
#define V_SWD2(x) ((x) << S_SWD2)
#define F_SWD2 V_SWD2(1U)
#define S_SWD3 20
#define V_SWD3(x) ((x) << S_SWD3)
#define F_SWD3 V_SWD3(1U)
#define S_SWD4 19
#define V_SWD4(x) ((x) << S_SWD4)
#define F_SWD4 V_SWD4(1U)
#define S_SWD5 18
#define V_SWD5(x) ((x) << S_SWD5)
#define F_SWD5 V_SWD5(1U)
#define S_SWD6 17
#define V_SWD6(x) ((x) << S_SWD6)
#define F_SWD6 V_SWD6(1U)
#define S_SWD7 16
#define V_SWD7(x) ((x) << S_SWD7)
#define F_SWD7 V_SWD7(1U)
#define S_SWD8 15
#define V_SWD8(x) ((x) << S_SWD8)
#define F_SWD8 V_SWD8(1U)
#define S_SRD0 13
#define V_SRD0(x) ((x) << S_SRD0)
#define F_SRD0 V_SRD0(1U)
#define S_SRD1 12
#define V_SRD1(x) ((x) << S_SRD1)
#define F_SRD1 V_SRD1(1U)
#define S_SRD2 11
#define V_SRD2(x) ((x) << S_SRD2)
#define F_SRD2 V_SRD2(1U)
#define S_SRD3 10
#define V_SRD3(x) ((x) << S_SRD3)
#define F_SRD3 V_SRD3(1U)
#define S_SRD4 9
#define V_SRD4(x) ((x) << S_SRD4)
#define F_SRD4 V_SRD4(1U)
#define S_SRD5 8
#define V_SRD5(x) ((x) << S_SRD5)
#define F_SRD5 V_SRD5(1U)
#define S_SRD6 7
#define V_SRD6(x) ((x) << S_SRD6)
#define F_SRD6 V_SRD6(1U)
#define S_SRD7 6
#define V_SRD7(x) ((x) << S_SRD7)
#define F_SRD7 V_SRD7(1U)
#define S_SRD8 5
#define V_SRD8(x) ((x) << S_SRD8)
#define F_SRD8 V_SRD8(1U)
#define S_CRRE 3
#define V_CRRE(x) ((x) << S_CRRE)
#define F_CRRE V_CRRE(1U)
#define S_CRMC 0
#define M_CRMC 0x7U
#define V_CRMC(x) ((x) << S_CRMC)
#define G_CRMC(x) (((x) >> S_CRMC) & M_CRMC)
#define A_PCIE_CORE_UTL_STATUS 0x5904
#define S_USBP 31
#define V_USBP(x) ((x) << S_USBP)
#define F_USBP V_USBP(1U)
#define S_UPEP 30
#define V_UPEP(x) ((x) << S_UPEP)
#define F_UPEP V_UPEP(1U)
#define S_RCEP 29
#define V_RCEP(x) ((x) << S_RCEP)
#define F_RCEP V_RCEP(1U)
#define S_EPEP 28
#define V_EPEP(x) ((x) << S_EPEP)
#define F_EPEP V_EPEP(1U)
#define S_USBS 27
#define V_USBS(x) ((x) << S_USBS)
#define F_USBS V_USBS(1U)
#define S_UPES 26
#define V_UPES(x) ((x) << S_UPES)
#define F_UPES V_UPES(1U)
#define S_RCES 25
#define V_RCES(x) ((x) << S_RCES)
#define F_RCES V_RCES(1U)
#define S_EPES 24
#define V_EPES(x) ((x) << S_EPES)
#define F_EPES V_EPES(1U)
#define A_PCIE_CORE_UTL_SYSTEM_BUS_AGENT_STATUS 0x5908
#define S_RNPP 31
#define V_RNPP(x) ((x) << S_RNPP)
#define F_RNPP V_RNPP(1U)
#define S_RPCP 29
#define V_RPCP(x) ((x) << S_RPCP)
#define F_RPCP V_RPCP(1U)
#define S_RCIP 27
#define V_RCIP(x) ((x) << S_RCIP)
#define F_RCIP V_RCIP(1U)
#define S_RCCP 26
#define V_RCCP(x) ((x) << S_RCCP)
#define F_RCCP V_RCCP(1U)
#define S_RFTP 23
#define V_RFTP(x) ((x) << S_RFTP)
#define F_RFTP V_RFTP(1U)
#define S_PTRP 20
#define V_PTRP(x) ((x) << S_PTRP)
#define F_PTRP V_PTRP(1U)
#define A_PCIE_CORE_UTL_SYSTEM_BUS_AGENT_ERROR_SEVERITY 0x590c
#define S_RNPS 31
#define V_RNPS(x) ((x) << S_RNPS)
#define F_RNPS V_RNPS(1U)
#define S_RPCS 29
#define V_RPCS(x) ((x) << S_RPCS)
#define F_RPCS V_RPCS(1U)
#define S_RCIS 27
#define V_RCIS(x) ((x) << S_RCIS)
#define F_RCIS V_RCIS(1U)
#define S_RCCS 26
#define V_RCCS(x) ((x) << S_RCCS)
#define F_RCCS V_RCCS(1U)
#define S_RFTS 23
#define V_RFTS(x) ((x) << S_RFTS)
#define F_RFTS V_RFTS(1U)
#define A_PCIE_CORE_UTL_SYSTEM_BUS_AGENT_INTERRUPT_ENABLE 0x5910
#define S_RNPI 31
#define V_RNPI(x) ((x) << S_RNPI)
#define F_RNPI V_RNPI(1U)
#define S_RPCI 29
#define V_RPCI(x) ((x) << S_RPCI)
#define F_RPCI V_RPCI(1U)
#define S_RCII 27
#define V_RCII(x) ((x) << S_RCII)
#define F_RCII V_RCII(1U)
#define S_RCCI 26
#define V_RCCI(x) ((x) << S_RCCI)
#define F_RCCI V_RCCI(1U)
#define S_RFTI 23
#define V_RFTI(x) ((x) << S_RFTI)
#define F_RFTI V_RFTI(1U)
#define A_PCIE_CORE_SYSTEM_BUS_BURST_SIZE_CONFIGURATION 0x5920
#define S_SBRS 28
#define M_SBRS 0x7U
#define V_SBRS(x) ((x) << S_SBRS)
#define G_SBRS(x) (((x) >> S_SBRS) & M_SBRS)
#define S_OTWS 20
#define M_OTWS 0x7U
#define V_OTWS(x) ((x) << S_OTWS)
#define G_OTWS(x) (((x) >> S_OTWS) & M_OTWS)
#define A_PCIE_CORE_REVISION_ID 0x5924
#define S_RVID 20
#define M_RVID 0xfffU
#define V_RVID(x) ((x) << S_RVID)
#define G_RVID(x) (((x) >> S_RVID) & M_RVID)
#define S_BRVN 12
#define M_BRVN 0xffU
#define V_BRVN(x) ((x) << S_BRVN)
#define G_BRVN(x) (((x) >> S_BRVN) & M_BRVN)
#define A_PCIE_T5_DMA_CFG 0x5940
#define S_T5_DMA_MAXREQCNT 20
#define M_T5_DMA_MAXREQCNT 0xffU
#define V_T5_DMA_MAXREQCNT(x) ((x) << S_T5_DMA_MAXREQCNT)
#define G_T5_DMA_MAXREQCNT(x) (((x) >> S_T5_DMA_MAXREQCNT) & M_T5_DMA_MAXREQCNT)
#define S_T5_DMA_MAXRDREQSIZE 17
#define M_T5_DMA_MAXRDREQSIZE 0x7U
#define V_T5_DMA_MAXRDREQSIZE(x) ((x) << S_T5_DMA_MAXRDREQSIZE)
#define G_T5_DMA_MAXRDREQSIZE(x) (((x) >> S_T5_DMA_MAXRDREQSIZE) & M_T5_DMA_MAXRDREQSIZE)
#define S_T5_DMA_MAXRSPCNT 8
#define M_T5_DMA_MAXRSPCNT 0x1ffU
#define V_T5_DMA_MAXRSPCNT(x) ((x) << S_T5_DMA_MAXRSPCNT)
#define G_T5_DMA_MAXRSPCNT(x) (((x) >> S_T5_DMA_MAXRSPCNT) & M_T5_DMA_MAXRSPCNT)
#define S_SEQCHKDIS 7
#define V_SEQCHKDIS(x) ((x) << S_SEQCHKDIS)
#define F_SEQCHKDIS V_SEQCHKDIS(1U)
#define S_MINTAG 0
#define M_MINTAG 0x7fU
#define V_MINTAG(x) ((x) << S_MINTAG)
#define G_MINTAG(x) (((x) >> S_MINTAG) & M_MINTAG)
#define S_T6_T5_DMA_MAXREQCNT 20
#define M_T6_T5_DMA_MAXREQCNT 0x7fU
#define V_T6_T5_DMA_MAXREQCNT(x) ((x) << S_T6_T5_DMA_MAXREQCNT)
#define G_T6_T5_DMA_MAXREQCNT(x) (((x) >> S_T6_T5_DMA_MAXREQCNT) & M_T6_T5_DMA_MAXREQCNT)
#define S_T6_T5_DMA_MAXRSPCNT 9
#define M_T6_T5_DMA_MAXRSPCNT 0xffU
#define V_T6_T5_DMA_MAXRSPCNT(x) ((x) << S_T6_T5_DMA_MAXRSPCNT)
#define G_T6_T5_DMA_MAXRSPCNT(x) (((x) >> S_T6_T5_DMA_MAXRSPCNT) & M_T6_T5_DMA_MAXRSPCNT)
#define S_T6_SEQCHKDIS 8
#define V_T6_SEQCHKDIS(x) ((x) << S_T6_SEQCHKDIS)
#define F_T6_SEQCHKDIS V_T6_SEQCHKDIS(1U)
#define S_T6_MINTAG 0
#define M_T6_MINTAG 0xffU
#define V_T6_MINTAG(x) ((x) << S_T6_MINTAG)
#define G_T6_MINTAG(x) (((x) >> S_T6_MINTAG) & M_T6_MINTAG)
#define A_PCIE_T5_DMA_STAT 0x5944
#define S_DMA_RESPCNT 20
#define M_DMA_RESPCNT 0xfffU
#define V_DMA_RESPCNT(x) ((x) << S_DMA_RESPCNT)
#define G_DMA_RESPCNT(x) (((x) >> S_DMA_RESPCNT) & M_DMA_RESPCNT)
#define S_DMA_RDREQCNT 12
#define M_DMA_RDREQCNT 0xffU
#define V_DMA_RDREQCNT(x) ((x) << S_DMA_RDREQCNT)
#define G_DMA_RDREQCNT(x) (((x) >> S_DMA_RDREQCNT) & M_DMA_RDREQCNT)
#define S_DMA_WRREQCNT 0
#define M_DMA_WRREQCNT 0x7ffU
#define V_DMA_WRREQCNT(x) ((x) << S_DMA_WRREQCNT)
#define G_DMA_WRREQCNT(x) (((x) >> S_DMA_WRREQCNT) & M_DMA_WRREQCNT)
#define S_T6_DMA_RESPCNT 20
#define M_T6_DMA_RESPCNT 0x3ffU
#define V_T6_DMA_RESPCNT(x) ((x) << S_T6_DMA_RESPCNT)
#define G_T6_DMA_RESPCNT(x) (((x) >> S_T6_DMA_RESPCNT) & M_T6_DMA_RESPCNT)
#define S_T6_DMA_RDREQCNT 12
#define M_T6_DMA_RDREQCNT 0x3fU
#define V_T6_DMA_RDREQCNT(x) ((x) << S_T6_DMA_RDREQCNT)
#define G_T6_DMA_RDREQCNT(x) (((x) >> S_T6_DMA_RDREQCNT) & M_T6_DMA_RDREQCNT)
#define S_T6_DMA_WRREQCNT 0
#define M_T6_DMA_WRREQCNT 0x1ffU
#define V_T6_DMA_WRREQCNT(x) ((x) << S_T6_DMA_WRREQCNT)
#define G_T6_DMA_WRREQCNT(x) (((x) >> S_T6_DMA_WRREQCNT) & M_T6_DMA_WRREQCNT)
#define A_PCIE_T5_DMA_STAT2 0x5948
#define S_COOKIECNT 24
#define M_COOKIECNT 0xfU
#define V_COOKIECNT(x) ((x) << S_COOKIECNT)
#define G_COOKIECNT(x) (((x) >> S_COOKIECNT) & M_COOKIECNT)
#define S_RDSEQNUMUPDCNT 20
#define M_RDSEQNUMUPDCNT 0xfU
#define V_RDSEQNUMUPDCNT(x) ((x) << S_RDSEQNUMUPDCNT)
#define G_RDSEQNUMUPDCNT(x) (((x) >> S_RDSEQNUMUPDCNT) & M_RDSEQNUMUPDCNT)
#define S_SIREQCNT 16
#define M_SIREQCNT 0xfU
#define V_SIREQCNT(x) ((x) << S_SIREQCNT)
#define G_SIREQCNT(x) (((x) >> S_SIREQCNT) & M_SIREQCNT)
#define S_WREOPMATCHSOP 12
#define V_WREOPMATCHSOP(x) ((x) << S_WREOPMATCHSOP)
#define F_WREOPMATCHSOP V_WREOPMATCHSOP(1U)
#define S_WRSOPCNT 8
#define M_WRSOPCNT 0xfU
#define V_WRSOPCNT(x) ((x) << S_WRSOPCNT)
#define G_WRSOPCNT(x) (((x) >> S_WRSOPCNT) & M_WRSOPCNT)
#define S_RDSOPCNT 0
#define M_RDSOPCNT 0xffU
#define V_RDSOPCNT(x) ((x) << S_RDSOPCNT)
#define G_RDSOPCNT(x) (((x) >> S_RDSOPCNT) & M_RDSOPCNT)
#define A_PCIE_T5_DMA_STAT3 0x594c
#define S_ATMREQSOPCNT 24
#define M_ATMREQSOPCNT 0xffU
#define V_ATMREQSOPCNT(x) ((x) << S_ATMREQSOPCNT)
#define G_ATMREQSOPCNT(x) (((x) >> S_ATMREQSOPCNT) & M_ATMREQSOPCNT)
#define S_ATMEOPMATCHSOP 17
#define V_ATMEOPMATCHSOP(x) ((x) << S_ATMEOPMATCHSOP)
#define F_ATMEOPMATCHSOP V_ATMEOPMATCHSOP(1U)
#define S_RSPEOPMATCHSOP 16
#define V_RSPEOPMATCHSOP(x) ((x) << S_RSPEOPMATCHSOP)
#define F_RSPEOPMATCHSOP V_RSPEOPMATCHSOP(1U)
#define S_RSPERRCNT 8
#define M_RSPERRCNT 0xffU
#define V_RSPERRCNT(x) ((x) << S_RSPERRCNT)
#define G_RSPERRCNT(x) (((x) >> S_RSPERRCNT) & M_RSPERRCNT)
#define S_RSPSOPCNT 0
#define M_RSPSOPCNT 0xffU
#define V_RSPSOPCNT(x) ((x) << S_RSPSOPCNT)
#define G_RSPSOPCNT(x) (((x) >> S_RSPSOPCNT) & M_RSPSOPCNT)
#define A_PCIE_CORE_OUTBOUND_POSTED_HEADER_BUFFER_ALLOCATION 0x5960
#define S_OP0H 24
#define M_OP0H 0xfU
#define V_OP0H(x) ((x) << S_OP0H)
#define G_OP0H(x) (((x) >> S_OP0H) & M_OP0H)
#define S_OP1H 16
#define M_OP1H 0xfU
#define V_OP1H(x) ((x) << S_OP1H)
#define G_OP1H(x) (((x) >> S_OP1H) & M_OP1H)
#define S_OP2H 8
#define M_OP2H 0xfU
#define V_OP2H(x) ((x) << S_OP2H)
#define G_OP2H(x) (((x) >> S_OP2H) & M_OP2H)
#define S_OP3H 0
#define M_OP3H 0xfU
#define V_OP3H(x) ((x) << S_OP3H)
#define G_OP3H(x) (((x) >> S_OP3H) & M_OP3H)
#define A_PCIE_CORE_OUTBOUND_POSTED_DATA_BUFFER_ALLOCATION 0x5968
#define S_OP0D 24
#define M_OP0D 0x7fU
#define V_OP0D(x) ((x) << S_OP0D)
#define G_OP0D(x) (((x) >> S_OP0D) & M_OP0D)
#define S_OP1D 16
#define M_OP1D 0x7fU
#define V_OP1D(x) ((x) << S_OP1D)
#define G_OP1D(x) (((x) >> S_OP1D) & M_OP1D)
#define S_OP2D 8
#define M_OP2D 0x7fU
#define V_OP2D(x) ((x) << S_OP2D)
#define G_OP2D(x) (((x) >> S_OP2D) & M_OP2D)
#define S_OP3D 0
#define M_OP3D 0x7fU
#define V_OP3D(x) ((x) << S_OP3D)
#define G_OP3D(x) (((x) >> S_OP3D) & M_OP3D)
#define A_PCIE_CORE_INBOUND_POSTED_HEADER_BUFFER_ALLOCATION 0x5970
#define S_IP0H 24
#define M_IP0H 0x3fU
#define V_IP0H(x) ((x) << S_IP0H)
#define G_IP0H(x) (((x) >> S_IP0H) & M_IP0H)
#define S_IP1H 16
#define M_IP1H 0x3fU
#define V_IP1H(x) ((x) << S_IP1H)
#define G_IP1H(x) (((x) >> S_IP1H) & M_IP1H)
#define S_IP2H 8
#define M_IP2H 0x3fU
#define V_IP2H(x) ((x) << S_IP2H)
#define G_IP2H(x) (((x) >> S_IP2H) & M_IP2H)
#define S_IP3H 0
#define M_IP3H 0x3fU
#define V_IP3H(x) ((x) << S_IP3H)
#define G_IP3H(x) (((x) >> S_IP3H) & M_IP3H)
#define A_PCIE_CORE_INBOUND_POSTED_DATA_BUFFER_ALLOCATION 0x5978
#define S_IP0D 24
#define M_IP0D 0xffU
#define V_IP0D(x) ((x) << S_IP0D)
#define G_IP0D(x) (((x) >> S_IP0D) & M_IP0D)
#define S_IP1D 16
#define M_IP1D 0xffU
#define V_IP1D(x) ((x) << S_IP1D)
#define G_IP1D(x) (((x) >> S_IP1D) & M_IP1D)
#define S_IP2D 8
#define M_IP2D 0xffU
#define V_IP2D(x) ((x) << S_IP2D)
#define G_IP2D(x) (((x) >> S_IP2D) & M_IP2D)
#define S_IP3D 0
#define M_IP3D 0xffU
#define V_IP3D(x) ((x) << S_IP3D)
#define G_IP3D(x) (((x) >> S_IP3D) & M_IP3D)
#define A_PCIE_CORE_OUTBOUND_NON_POSTED_BUFFER_ALLOCATION 0x5980
#define S_ON0H 24
#define M_ON0H 0xfU
#define V_ON0H(x) ((x) << S_ON0H)
#define G_ON0H(x) (((x) >> S_ON0H) & M_ON0H)
#define S_ON1H 16
#define M_ON1H 0xfU
#define V_ON1H(x) ((x) << S_ON1H)
#define G_ON1H(x) (((x) >> S_ON1H) & M_ON1H)
#define S_ON2H 8
#define M_ON2H 0xfU
#define V_ON2H(x) ((x) << S_ON2H)
#define G_ON2H(x) (((x) >> S_ON2H) & M_ON2H)
#define S_ON3H 0
#define M_ON3H 0xfU
#define V_ON3H(x) ((x) << S_ON3H)
#define G_ON3H(x) (((x) >> S_ON3H) & M_ON3H)
#define A_PCIE_T5_CMD_CFG 0x5980
#define S_T5_CMD_MAXRDREQSIZE 17
#define M_T5_CMD_MAXRDREQSIZE 0x7U
#define V_T5_CMD_MAXRDREQSIZE(x) ((x) << S_T5_CMD_MAXRDREQSIZE)
#define G_T5_CMD_MAXRDREQSIZE(x) (((x) >> S_T5_CMD_MAXRDREQSIZE) & M_T5_CMD_MAXRDREQSIZE)
#define S_T5_CMD_MAXRSPCNT 8
#define M_T5_CMD_MAXRSPCNT 0xffU
#define V_T5_CMD_MAXRSPCNT(x) ((x) << S_T5_CMD_MAXRSPCNT)
#define G_T5_CMD_MAXRSPCNT(x) (((x) >> S_T5_CMD_MAXRSPCNT) & M_T5_CMD_MAXRSPCNT)
#define S_USECMDPOOL 7
#define V_USECMDPOOL(x) ((x) << S_USECMDPOOL)
#define F_USECMDPOOL V_USECMDPOOL(1U)
#define S_T6_T5_CMD_MAXRSPCNT 9
#define M_T6_T5_CMD_MAXRSPCNT 0x3fU
#define V_T6_T5_CMD_MAXRSPCNT(x) ((x) << S_T6_T5_CMD_MAXRSPCNT)
#define G_T6_T5_CMD_MAXRSPCNT(x) (((x) >> S_T6_T5_CMD_MAXRSPCNT) & M_T6_T5_CMD_MAXRSPCNT)
#define S_T6_USECMDPOOL 8
#define V_T6_USECMDPOOL(x) ((x) << S_T6_USECMDPOOL)
#define F_T6_USECMDPOOL V_T6_USECMDPOOL(1U)
#define S_T6_MINTAG 0
#define M_T6_MINTAG 0xffU
#define V_T6_MINTAG(x) ((x) << S_T6_MINTAG)
#define G_T6_MINTAG(x) (((x) >> S_T6_MINTAG) & M_T6_MINTAG)
#define A_PCIE_T5_CMD_STAT 0x5984
#define S_T5_STAT_RSPCNT 20
#define M_T5_STAT_RSPCNT 0x7ffU
#define V_T5_STAT_RSPCNT(x) ((x) << S_T5_STAT_RSPCNT)
#define G_T5_STAT_RSPCNT(x) (((x) >> S_T5_STAT_RSPCNT) & M_T5_STAT_RSPCNT)
#define S_RDREQCNT 12
#define M_RDREQCNT 0x1fU
#define V_RDREQCNT(x) ((x) << S_RDREQCNT)
#define G_RDREQCNT(x) (((x) >> S_RDREQCNT) & M_RDREQCNT)
#define S_T6_T5_STAT_RSPCNT 20
#define M_T6_T5_STAT_RSPCNT 0xffU
#define V_T6_T5_STAT_RSPCNT(x) ((x) << S_T6_T5_STAT_RSPCNT)
#define G_T6_T5_STAT_RSPCNT(x) (((x) >> S_T6_T5_STAT_RSPCNT) & M_T6_T5_STAT_RSPCNT)
#define S_T6_RDREQCNT 12
#define M_T6_RDREQCNT 0xfU
#define V_T6_RDREQCNT(x) ((x) << S_T6_RDREQCNT)
#define G_T6_RDREQCNT(x) (((x) >> S_T6_RDREQCNT) & M_T6_RDREQCNT)
#define A_PCIE_CORE_INBOUND_NON_POSTED_REQUESTS_BUFFER_ALLOCATION 0x5988
#define S_IN0H 24
#define M_IN0H 0x3fU
#define V_IN0H(x) ((x) << S_IN0H)
#define G_IN0H(x) (((x) >> S_IN0H) & M_IN0H)
#define S_IN1H 16
#define M_IN1H 0x3fU
#define V_IN1H(x) ((x) << S_IN1H)
#define G_IN1H(x) (((x) >> S_IN1H) & M_IN1H)
#define S_IN2H 8
#define M_IN2H 0x3fU
#define V_IN2H(x) ((x) << S_IN2H)
#define G_IN2H(x) (((x) >> S_IN2H) & M_IN2H)
#define S_IN3H 0
#define M_IN3H 0x3fU
#define V_IN3H(x) ((x) << S_IN3H)
#define G_IN3H(x) (((x) >> S_IN3H) & M_IN3H)
#define A_PCIE_T5_CMD_STAT2 0x5988
#define A_PCIE_T5_CMD_STAT3 0x598c
#define A_PCIE_CORE_PCI_EXPRESS_TAGS_ALLOCATION 0x5990
#define S_OC0T 24
#define M_OC0T 0xffU
#define V_OC0T(x) ((x) << S_OC0T)
#define G_OC0T(x) (((x) >> S_OC0T) & M_OC0T)
#define S_OC1T 16
#define M_OC1T 0xffU
#define V_OC1T(x) ((x) << S_OC1T)
#define G_OC1T(x) (((x) >> S_OC1T) & M_OC1T)
#define S_OC2T 8
#define M_OC2T 0xffU
#define V_OC2T(x) ((x) << S_OC2T)
#define G_OC2T(x) (((x) >> S_OC2T) & M_OC2T)
#define S_OC3T 0
#define M_OC3T 0xffU
#define V_OC3T(x) ((x) << S_OC3T)
#define G_OC3T(x) (((x) >> S_OC3T) & M_OC3T)
#define A_PCIE_CORE_GBIF_READ_TAGS_ALLOCATION 0x5998
#define S_IC0T 24
#define M_IC0T 0x3fU
#define V_IC0T(x) ((x) << S_IC0T)
#define G_IC0T(x) (((x) >> S_IC0T) & M_IC0T)
#define S_IC1T 16
#define M_IC1T 0x3fU
#define V_IC1T(x) ((x) << S_IC1T)
#define G_IC1T(x) (((x) >> S_IC1T) & M_IC1T)
#define S_IC2T 8
#define M_IC2T 0x3fU
#define V_IC2T(x) ((x) << S_IC2T)
#define G_IC2T(x) (((x) >> S_IC2T) & M_IC2T)
#define S_IC3T 0
#define M_IC3T 0x3fU
#define V_IC3T(x) ((x) << S_IC3T)
#define G_IC3T(x) (((x) >> S_IC3T) & M_IC3T)
#define A_PCIE_CORE_UTL_PCI_EXPRESS_PORT_CONTROL 0x59a0
#define S_VRB0 31
#define V_VRB0(x) ((x) << S_VRB0)
#define F_VRB0 V_VRB0(1U)
#define S_VRB1 30
#define V_VRB1(x) ((x) << S_VRB1)
#define F_VRB1 V_VRB1(1U)
#define S_VRB2 29
#define V_VRB2(x) ((x) << S_VRB2)
#define F_VRB2 V_VRB2(1U)
#define S_VRB3 28
#define V_VRB3(x) ((x) << S_VRB3)
#define F_VRB3 V_VRB3(1U)
#define S_PSFE 26
#define V_PSFE(x) ((x) << S_PSFE)
#define F_PSFE V_PSFE(1U)
#define S_RVDE 25
#define V_RVDE(x) ((x) << S_RVDE)
#define F_RVDE V_RVDE(1U)
#define S_TXE0 23
#define V_TXE0(x) ((x) << S_TXE0)
#define F_TXE0 V_TXE0(1U)
#define S_TXE1 22
#define V_TXE1(x) ((x) << S_TXE1)
#define F_TXE1 V_TXE1(1U)
#define S_TXE2 21
#define V_TXE2(x) ((x) << S_TXE2)
#define F_TXE2 V_TXE2(1U)
#define S_TXE3 20
#define V_TXE3(x) ((x) << S_TXE3)
#define F_TXE3 V_TXE3(1U)
#define S_RPAM 13
#define V_RPAM(x) ((x) << S_RPAM)
#define F_RPAM V_RPAM(1U)
#define S_RTOS 4
#define M_RTOS 0xfU
#define V_RTOS(x) ((x) << S_RTOS)
#define G_RTOS(x) (((x) >> S_RTOS) & M_RTOS)
#define A_PCIE_CORE_UTL_PCI_EXPRESS_PORT_STATUS 0x59a4
#define S_TPCP 30
#define V_TPCP(x) ((x) << S_TPCP)
#define F_TPCP V_TPCP(1U)
#define S_TNPP 29
#define V_TNPP(x) ((x) << S_TNPP)
#define F_TNPP V_TNPP(1U)
#define S_TFTP 28
#define V_TFTP(x) ((x) << S_TFTP)
#define F_TFTP V_TFTP(1U)
#define S_TCAP 27
#define V_TCAP(x) ((x) << S_TCAP)
#define F_TCAP V_TCAP(1U)
#define S_TCIP 26
#define V_TCIP(x) ((x) << S_TCIP)
#define F_TCIP V_TCIP(1U)
#define S_RCAP 25
#define V_RCAP(x) ((x) << S_RCAP)
#define F_RCAP V_RCAP(1U)
#define S_PLUP 23
#define V_PLUP(x) ((x) << S_PLUP)
#define F_PLUP V_PLUP(1U)
#define S_PLDN 22
#define V_PLDN(x) ((x) << S_PLDN)
#define F_PLDN V_PLDN(1U)
#define S_OTDD 21
#define V_OTDD(x) ((x) << S_OTDD)
#define F_OTDD V_OTDD(1U)
#define S_GTRP 20
#define V_GTRP(x) ((x) << S_GTRP)
#define F_GTRP V_GTRP(1U)
#define S_RDPE 18
#define V_RDPE(x) ((x) << S_RDPE)
#define F_RDPE V_RDPE(1U)
#define S_TDCE 17
#define V_TDCE(x) ((x) << S_TDCE)
#define F_TDCE V_TDCE(1U)
#define S_TDUE 16
#define V_TDUE(x) ((x) << S_TDUE)
#define F_TDUE V_TDUE(1U)
#define A_PCIE_CORE_UTL_PCI_EXPRESS_PORT_ERROR_SEVERITY 0x59a8
#define S_TPCS 30
#define V_TPCS(x) ((x) << S_TPCS)
#define F_TPCS V_TPCS(1U)
#define S_TNPS 29
#define V_TNPS(x) ((x) << S_TNPS)
#define F_TNPS V_TNPS(1U)
#define S_TFTS 28
#define V_TFTS(x) ((x) << S_TFTS)
#define F_TFTS V_TFTS(1U)
#define S_TCAS 27
#define V_TCAS(x) ((x) << S_TCAS)
#define F_TCAS V_TCAS(1U)
#define S_TCIS 26
#define V_TCIS(x) ((x) << S_TCIS)
#define F_TCIS V_TCIS(1U)
#define S_RCAS 25
#define V_RCAS(x) ((x) << S_RCAS)
#define F_RCAS V_RCAS(1U)
#define S_PLUS 23
#define V_PLUS(x) ((x) << S_PLUS)
#define F_PLUS V_PLUS(1U)
#define S_PLDS 22
#define V_PLDS(x) ((x) << S_PLDS)
#define F_PLDS V_PLDS(1U)
#define S_OTDS 21
#define V_OTDS(x) ((x) << S_OTDS)
#define F_OTDS V_OTDS(1U)
#define S_RDPS 18
#define V_RDPS(x) ((x) << S_RDPS)
#define F_RDPS V_RDPS(1U)
#define S_TDCS 17
#define V_TDCS(x) ((x) << S_TDCS)
#define F_TDCS V_TDCS(1U)
#define S_TDUS 16
#define V_TDUS(x) ((x) << S_TDUS)
#define F_TDUS V_TDUS(1U)
#define A_PCIE_CORE_UTL_PCI_EXPRESS_PORT_INTERRUPT_ENABLE 0x59ac
#define S_TPCI 30
#define V_TPCI(x) ((x) << S_TPCI)
#define F_TPCI V_TPCI(1U)
#define S_TNPI 29
#define V_TNPI(x) ((x) << S_TNPI)
#define F_TNPI V_TNPI(1U)
#define S_TFTI 28
#define V_TFTI(x) ((x) << S_TFTI)
#define F_TFTI V_TFTI(1U)
#define S_TCAI 27
#define V_TCAI(x) ((x) << S_TCAI)
#define F_TCAI V_TCAI(1U)
#define S_TCII 26
#define V_TCII(x) ((x) << S_TCII)
#define F_TCII V_TCII(1U)
#define S_RCAI 25
#define V_RCAI(x) ((x) << S_RCAI)
#define F_RCAI V_RCAI(1U)
#define S_PLUI 23
#define V_PLUI(x) ((x) << S_PLUI)
#define F_PLUI V_PLUI(1U)
#define S_PLDI 22
#define V_PLDI(x) ((x) << S_PLDI)
#define F_PLDI V_PLDI(1U)
#define S_OTDI 21
#define V_OTDI(x) ((x) << S_OTDI)
#define F_OTDI V_OTDI(1U)
#define A_PCIE_CORE_ROOT_COMPLEX_STATUS 0x59b0
#define S_RLCE 31
#define V_RLCE(x) ((x) << S_RLCE)
#define F_RLCE V_RLCE(1U)
#define S_RLNE 30
#define V_RLNE(x) ((x) << S_RLNE)
#define F_RLNE V_RLNE(1U)
#define S_RLFE 29
#define V_RLFE(x) ((x) << S_RLFE)
#define F_RLFE V_RLFE(1U)
#define S_RCPE 25
#define V_RCPE(x) ((x) << S_RCPE)
#define F_RCPE V_RCPE(1U)
#define S_RCTO 24
#define V_RCTO(x) ((x) << S_RCTO)
#define F_RCTO V_RCTO(1U)
#define S_PINA 23
#define V_PINA(x) ((x) << S_PINA)
#define F_PINA V_PINA(1U)
#define S_PINB 22
#define V_PINB(x) ((x) << S_PINB)
#define F_PINB V_PINB(1U)
#define S_PINC 21
#define V_PINC(x) ((x) << S_PINC)
#define F_PINC V_PINC(1U)
#define S_PIND 20
#define V_PIND(x) ((x) << S_PIND)
#define F_PIND V_PIND(1U)
#define S_ALER 19
#define V_ALER(x) ((x) << S_ALER)
#define F_ALER V_ALER(1U)
#define S_CRSE 18
#define V_CRSE(x) ((x) << S_CRSE)
#define F_CRSE V_CRSE(1U)
#define A_PCIE_T5_HMA_CFG 0x59b0
#define S_HMA_MAXREQCNT 20
#define M_HMA_MAXREQCNT 0x1fU
#define V_HMA_MAXREQCNT(x) ((x) << S_HMA_MAXREQCNT)
#define G_HMA_MAXREQCNT(x) (((x) >> S_HMA_MAXREQCNT) & M_HMA_MAXREQCNT)
#define S_T5_HMA_MAXRDREQSIZE 17
#define M_T5_HMA_MAXRDREQSIZE 0x7U
#define V_T5_HMA_MAXRDREQSIZE(x) ((x) << S_T5_HMA_MAXRDREQSIZE)
#define G_T5_HMA_MAXRDREQSIZE(x) (((x) >> S_T5_HMA_MAXRDREQSIZE) & M_T5_HMA_MAXRDREQSIZE)
#define S_T5_HMA_MAXRSPCNT 8
#define M_T5_HMA_MAXRSPCNT 0x1fU
#define V_T5_HMA_MAXRSPCNT(x) ((x) << S_T5_HMA_MAXRSPCNT)
#define G_T5_HMA_MAXRSPCNT(x) (((x) >> S_T5_HMA_MAXRSPCNT) & M_T5_HMA_MAXRSPCNT)
#define S_T6_HMA_MAXREQCNT 20
#define M_T6_HMA_MAXREQCNT 0x7fU
#define V_T6_HMA_MAXREQCNT(x) ((x) << S_T6_HMA_MAXREQCNT)
#define G_T6_HMA_MAXREQCNT(x) (((x) >> S_T6_HMA_MAXREQCNT) & M_T6_HMA_MAXREQCNT)
#define S_T6_T5_HMA_MAXRSPCNT 9
#define M_T6_T5_HMA_MAXRSPCNT 0xffU
#define V_T6_T5_HMA_MAXRSPCNT(x) ((x) << S_T6_T5_HMA_MAXRSPCNT)
#define G_T6_T5_HMA_MAXRSPCNT(x) (((x) >> S_T6_T5_HMA_MAXRSPCNT) & M_T6_T5_HMA_MAXRSPCNT)
#define S_T6_SEQCHKDIS 8
#define V_T6_SEQCHKDIS(x) ((x) << S_T6_SEQCHKDIS)
#define F_T6_SEQCHKDIS V_T6_SEQCHKDIS(1U)
#define S_T6_MINTAG 0
#define M_T6_MINTAG 0xffU
#define V_T6_MINTAG(x) ((x) << S_T6_MINTAG)
#define G_T6_MINTAG(x) (((x) >> S_T6_MINTAG) & M_T6_MINTAG)
#define A_PCIE_CORE_ROOT_COMPLEX_ERROR_SEVERITY 0x59b4
#define S_RLCS 31
#define V_RLCS(x) ((x) << S_RLCS)
#define F_RLCS V_RLCS(1U)
#define S_RLNS 30
#define V_RLNS(x) ((x) << S_RLNS)
#define F_RLNS V_RLNS(1U)
#define S_RLFS 29
#define V_RLFS(x) ((x) << S_RLFS)
#define F_RLFS V_RLFS(1U)
#define S_RCPS 25
#define V_RCPS(x) ((x) << S_RCPS)
#define F_RCPS V_RCPS(1U)
#define S_RCTS 24
#define V_RCTS(x) ((x) << S_RCTS)
#define F_RCTS V_RCTS(1U)
#define S_PAAS 23
#define V_PAAS(x) ((x) << S_PAAS)
#define F_PAAS V_PAAS(1U)
#define S_PABS 22
#define V_PABS(x) ((x) << S_PABS)
#define F_PABS V_PABS(1U)
#define S_PACS 21
#define V_PACS(x) ((x) << S_PACS)
#define F_PACS V_PACS(1U)
#define S_PADS 20
#define V_PADS(x) ((x) << S_PADS)
#define F_PADS V_PADS(1U)
#define S_ALES 19
#define V_ALES(x) ((x) << S_ALES)
#define F_ALES V_ALES(1U)
#define S_CRSS 18
#define V_CRSS(x) ((x) << S_CRSS)
#define F_CRSS V_CRSS(1U)
#define A_PCIE_T5_HMA_STAT 0x59b4
#define S_HMA_RESPCNT 20
#define M_HMA_RESPCNT 0x1ffU
#define V_HMA_RESPCNT(x) ((x) << S_HMA_RESPCNT)
#define G_HMA_RESPCNT(x) (((x) >> S_HMA_RESPCNT) & M_HMA_RESPCNT)
#define S_HMA_RDREQCNT 12
#define M_HMA_RDREQCNT 0x3fU
#define V_HMA_RDREQCNT(x) ((x) << S_HMA_RDREQCNT)
#define G_HMA_RDREQCNT(x) (((x) >> S_HMA_RDREQCNT) & M_HMA_RDREQCNT)
#define S_HMA_WRREQCNT 0
#define M_HMA_WRREQCNT 0x1ffU
#define V_HMA_WRREQCNT(x) ((x) << S_HMA_WRREQCNT)
#define G_HMA_WRREQCNT(x) (((x) >> S_HMA_WRREQCNT) & M_HMA_WRREQCNT)
#define S_T6_HMA_RESPCNT 20
#define M_T6_HMA_RESPCNT 0x3ffU
#define V_T6_HMA_RESPCNT(x) ((x) << S_T6_HMA_RESPCNT)
#define G_T6_HMA_RESPCNT(x) (((x) >> S_T6_HMA_RESPCNT) & M_T6_HMA_RESPCNT)
#define A_PCIE_CORE_ROOT_COMPLEX_INTERRUPT_ENABLE 0x59b8
#define S_RLCI 31
#define V_RLCI(x) ((x) << S_RLCI)
#define F_RLCI V_RLCI(1U)
#define S_RLNI 30
#define V_RLNI(x) ((x) << S_RLNI)
#define F_RLNI V_RLNI(1U)
#define S_RLFI 29
#define V_RLFI(x) ((x) << S_RLFI)
#define F_RLFI V_RLFI(1U)
#define S_RCPI 25
#define V_RCPI(x) ((x) << S_RCPI)
#define F_RCPI V_RCPI(1U)
#define S_RCTI 24
#define V_RCTI(x) ((x) << S_RCTI)
#define F_RCTI V_RCTI(1U)
#define S_PAAI 23
#define V_PAAI(x) ((x) << S_PAAI)
#define F_PAAI V_PAAI(1U)
#define S_PABI 22
#define V_PABI(x) ((x) << S_PABI)
#define F_PABI V_PABI(1U)
#define S_PACI 21
#define V_PACI(x) ((x) << S_PACI)
#define F_PACI V_PACI(1U)
#define S_PADI 20
#define V_PADI(x) ((x) << S_PADI)
#define F_PADI V_PADI(1U)
#define S_ALEI 19
#define V_ALEI(x) ((x) << S_ALEI)
#define F_ALEI V_ALEI(1U)
#define S_CRSI 18
#define V_CRSI(x) ((x) << S_CRSI)
#define F_CRSI V_CRSI(1U)
#define A_PCIE_T5_HMA_STAT2 0x59b8
#define A_PCIE_CORE_ENDPOINT_STATUS 0x59bc
#define S_PTOM 31
#define V_PTOM(x) ((x) << S_PTOM)
#define F_PTOM V_PTOM(1U)
#define S_ALEA 29
#define V_ALEA(x) ((x) << S_ALEA)
#define F_ALEA V_ALEA(1U)
#define S_PMC0 23
#define V_PMC0(x) ((x) << S_PMC0)
#define F_PMC0 V_PMC0(1U)
#define S_PMC1 22
#define V_PMC1(x) ((x) << S_PMC1)
#define F_PMC1 V_PMC1(1U)
#define S_PMC2 21
#define V_PMC2(x) ((x) << S_PMC2)
#define F_PMC2 V_PMC2(1U)
#define S_PMC3 20
#define V_PMC3(x) ((x) << S_PMC3)
#define F_PMC3 V_PMC3(1U)
#define S_PMC4 19
#define V_PMC4(x) ((x) << S_PMC4)
#define F_PMC4 V_PMC4(1U)
#define S_PMC5 18
#define V_PMC5(x) ((x) << S_PMC5)
#define F_PMC5 V_PMC5(1U)
#define S_PMC6 17
#define V_PMC6(x) ((x) << S_PMC6)
#define F_PMC6 V_PMC6(1U)
#define S_PMC7 16
#define V_PMC7(x) ((x) << S_PMC7)
#define F_PMC7 V_PMC7(1U)
#define A_PCIE_T5_HMA_STAT3 0x59bc
#define A_PCIE_CORE_ENDPOINT_ERROR_SEVERITY 0x59c0
#define S_PTOS 31
#define V_PTOS(x) ((x) << S_PTOS)
#define F_PTOS V_PTOS(1U)
#define S_AENS 29
#define V_AENS(x) ((x) << S_AENS)
#define F_AENS V_AENS(1U)
#define S_PC0S 23
#define V_PC0S(x) ((x) << S_PC0S)
#define F_PC0S V_PC0S(1U)
#define S_PC1S 22
#define V_PC1S(x) ((x) << S_PC1S)
#define F_PC1S V_PC1S(1U)
#define S_PC2S 21
#define V_PC2S(x) ((x) << S_PC2S)
#define F_PC2S V_PC2S(1U)
#define S_PC3S 20
#define V_PC3S(x) ((x) << S_PC3S)
#define F_PC3S V_PC3S(1U)
#define S_PC4S 19
#define V_PC4S(x) ((x) << S_PC4S)
#define F_PC4S V_PC4S(1U)
#define S_PC5S 18
#define V_PC5S(x) ((x) << S_PC5S)
#define F_PC5S V_PC5S(1U)
#define S_PC6S 17
#define V_PC6S(x) ((x) << S_PC6S)
#define F_PC6S V_PC6S(1U)
#define S_PC7S 16
#define V_PC7S(x) ((x) << S_PC7S)
#define F_PC7S V_PC7S(1U)
#define S_PME0 15
#define V_PME0(x) ((x) << S_PME0)
#define F_PME0 V_PME0(1U)
#define S_PME1 14
#define V_PME1(x) ((x) << S_PME1)
#define F_PME1 V_PME1(1U)
#define S_PME2 13
#define V_PME2(x) ((x) << S_PME2)
#define F_PME2 V_PME2(1U)
#define S_PME3 12
#define V_PME3(x) ((x) << S_PME3)
#define F_PME3 V_PME3(1U)
#define S_PME4 11
#define V_PME4(x) ((x) << S_PME4)
#define F_PME4 V_PME4(1U)
#define S_PME5 10
#define V_PME5(x) ((x) << S_PME5)
#define F_PME5 V_PME5(1U)
#define S_PME6 9
#define V_PME6(x) ((x) << S_PME6)
#define F_PME6 V_PME6(1U)
#define S_PME7 8
#define V_PME7(x) ((x) << S_PME7)
#define F_PME7 V_PME7(1U)
#define A_PCIE_CGEN 0x59c0
#define S_VPD_DYNAMIC_CGEN 26
#define V_VPD_DYNAMIC_CGEN(x) ((x) << S_VPD_DYNAMIC_CGEN)
#define F_VPD_DYNAMIC_CGEN V_VPD_DYNAMIC_CGEN(1U)
#define S_MA_DYNAMIC_CGEN 25
#define V_MA_DYNAMIC_CGEN(x) ((x) << S_MA_DYNAMIC_CGEN)
#define F_MA_DYNAMIC_CGEN V_MA_DYNAMIC_CGEN(1U)
#define S_TAGQ_DYNAMIC_CGEN 24
#define V_TAGQ_DYNAMIC_CGEN(x) ((x) << S_TAGQ_DYNAMIC_CGEN)
#define F_TAGQ_DYNAMIC_CGEN V_TAGQ_DYNAMIC_CGEN(1U)
#define S_REQCTL_DYNAMIC_CGEN 23
#define V_REQCTL_DYNAMIC_CGEN(x) ((x) << S_REQCTL_DYNAMIC_CGEN)
#define F_REQCTL_DYNAMIC_CGEN V_REQCTL_DYNAMIC_CGEN(1U)
#define S_RSPDATAPROC_DYNAMIC_CGEN 22
#define V_RSPDATAPROC_DYNAMIC_CGEN(x) ((x) << S_RSPDATAPROC_DYNAMIC_CGEN)
#define F_RSPDATAPROC_DYNAMIC_CGEN V_RSPDATAPROC_DYNAMIC_CGEN(1U)
#define S_RSPRDQ_DYNAMIC_CGEN 21
#define V_RSPRDQ_DYNAMIC_CGEN(x) ((x) << S_RSPRDQ_DYNAMIC_CGEN)
#define F_RSPRDQ_DYNAMIC_CGEN V_RSPRDQ_DYNAMIC_CGEN(1U)
#define S_RSPIPIF_DYNAMIC_CGEN 20
#define V_RSPIPIF_DYNAMIC_CGEN(x) ((x) << S_RSPIPIF_DYNAMIC_CGEN)
#define F_RSPIPIF_DYNAMIC_CGEN V_RSPIPIF_DYNAMIC_CGEN(1U)
#define S_HMA_STATIC_CGEN 19
#define V_HMA_STATIC_CGEN(x) ((x) << S_HMA_STATIC_CGEN)
#define F_HMA_STATIC_CGEN V_HMA_STATIC_CGEN(1U)
#define S_HMA_DYNAMIC_CGEN 18
#define V_HMA_DYNAMIC_CGEN(x) ((x) << S_HMA_DYNAMIC_CGEN)
#define F_HMA_DYNAMIC_CGEN V_HMA_DYNAMIC_CGEN(1U)
#define S_CMD_STATIC_CGEN 16
#define V_CMD_STATIC_CGEN(x) ((x) << S_CMD_STATIC_CGEN)
#define F_CMD_STATIC_CGEN V_CMD_STATIC_CGEN(1U)
#define S_CMD_DYNAMIC_CGEN 15
#define V_CMD_DYNAMIC_CGEN(x) ((x) << S_CMD_DYNAMIC_CGEN)
#define F_CMD_DYNAMIC_CGEN V_CMD_DYNAMIC_CGEN(1U)
#define S_DMA_STATIC_CGEN 13
#define V_DMA_STATIC_CGEN(x) ((x) << S_DMA_STATIC_CGEN)
#define F_DMA_STATIC_CGEN V_DMA_STATIC_CGEN(1U)
#define S_DMA_DYNAMIC_CGEN 12
#define V_DMA_DYNAMIC_CGEN(x) ((x) << S_DMA_DYNAMIC_CGEN)
#define F_DMA_DYNAMIC_CGEN V_DMA_DYNAMIC_CGEN(1U)
#define S_VFID_SLEEPSTATUS 10
#define V_VFID_SLEEPSTATUS(x) ((x) << S_VFID_SLEEPSTATUS)
#define F_VFID_SLEEPSTATUS V_VFID_SLEEPSTATUS(1U)
#define S_VC1_SLEEPSTATUS 9
#define V_VC1_SLEEPSTATUS(x) ((x) << S_VC1_SLEEPSTATUS)
#define F_VC1_SLEEPSTATUS V_VC1_SLEEPSTATUS(1U)
#define S_STI_SLEEPSTATUS 8
#define V_STI_SLEEPSTATUS(x) ((x) << S_STI_SLEEPSTATUS)
#define F_STI_SLEEPSTATUS V_STI_SLEEPSTATUS(1U)
#define S_VFID_SLEEPREQ 2
#define V_VFID_SLEEPREQ(x) ((x) << S_VFID_SLEEPREQ)
#define F_VFID_SLEEPREQ V_VFID_SLEEPREQ(1U)
#define S_VC1_SLEEPREQ 1
#define V_VC1_SLEEPREQ(x) ((x) << S_VC1_SLEEPREQ)
#define F_VC1_SLEEPREQ V_VC1_SLEEPREQ(1U)
#define S_STI_SLEEPREQ 0
#define V_STI_SLEEPREQ(x) ((x) << S_STI_SLEEPREQ)
#define F_STI_SLEEPREQ V_STI_SLEEPREQ(1U)
#define A_PCIE_CORE_ENDPOINT_INTERRUPT_ENABLE 0x59c4
#define S_PTOI 31
#define V_PTOI(x) ((x) << S_PTOI)
#define F_PTOI V_PTOI(1U)
#define S_AENI 29
#define V_AENI(x) ((x) << S_AENI)
#define F_AENI V_AENI(1U)
#define S_PC0I 23
#define V_PC0I(x) ((x) << S_PC0I)
#define F_PC0I V_PC0I(1U)
#define S_PC1I 22
#define V_PC1I(x) ((x) << S_PC1I)
#define F_PC1I V_PC1I(1U)
#define S_PC2I 21
#define V_PC2I(x) ((x) << S_PC2I)
#define F_PC2I V_PC2I(1U)
#define S_PC3I 20
#define V_PC3I(x) ((x) << S_PC3I)
#define F_PC3I V_PC3I(1U)
#define S_PC4I 19
#define V_PC4I(x) ((x) << S_PC4I)
#define F_PC4I V_PC4I(1U)
#define S_PC5I 18
#define V_PC5I(x) ((x) << S_PC5I)
#define F_PC5I V_PC5I(1U)
#define S_PC6I 17
#define V_PC6I(x) ((x) << S_PC6I)
#define F_PC6I V_PC6I(1U)
#define S_PC7I 16
#define V_PC7I(x) ((x) << S_PC7I)
#define F_PC7I V_PC7I(1U)
#define A_PCIE_MA_RSP 0x59c4
#define S_TIMERVALUE 8
#define M_TIMERVALUE 0xffffffU
#define V_TIMERVALUE(x) ((x) << S_TIMERVALUE)
#define G_TIMERVALUE(x) (((x) >> S_TIMERVALUE) & M_TIMERVALUE)
#define S_MAREQTIMEREN 1
#define V_MAREQTIMEREN(x) ((x) << S_MAREQTIMEREN)
#define F_MAREQTIMEREN V_MAREQTIMEREN(1U)
#define S_MARSPTIMEREN 0
#define V_MARSPTIMEREN(x) ((x) << S_MARSPTIMEREN)
#define F_MARSPTIMEREN V_MARSPTIMEREN(1U)
#define A_PCIE_CORE_PCI_POWER_MANAGEMENT_CONTROL_1 0x59c8
#define S_TOAK 31
#define V_TOAK(x) ((x) << S_TOAK)
#define F_TOAK V_TOAK(1U)
#define S_L1RS 23
#define V_L1RS(x) ((x) << S_L1RS)
#define F_L1RS V_L1RS(1U)
#define S_L23S 22
#define V_L23S(x) ((x) << S_L23S)
#define F_L23S V_L23S(1U)
#define S_AL1S 21
#define V_AL1S(x) ((x) << S_AL1S)
#define F_AL1S V_AL1S(1U)
#define S_ALET 19
#define V_ALET(x) ((x) << S_ALET)
#define F_ALET V_ALET(1U)
#define A_PCIE_HPRD 0x59c8
#define S_NPH_CREDITSAVAILVC0 19
#define M_NPH_CREDITSAVAILVC0 0x3U
#define V_NPH_CREDITSAVAILVC0(x) ((x) << S_NPH_CREDITSAVAILVC0)
#define G_NPH_CREDITSAVAILVC0(x) (((x) >> S_NPH_CREDITSAVAILVC0) & M_NPH_CREDITSAVAILVC0)
#define S_NPD_CREDITSAVAILVC0 17
#define M_NPD_CREDITSAVAILVC0 0x3U
#define V_NPD_CREDITSAVAILVC0(x) ((x) << S_NPD_CREDITSAVAILVC0)
#define G_NPD_CREDITSAVAILVC0(x) (((x) >> S_NPD_CREDITSAVAILVC0) & M_NPD_CREDITSAVAILVC0)
#define S_NPH_CREDITSAVAILVC1 15
#define M_NPH_CREDITSAVAILVC1 0x3U
#define V_NPH_CREDITSAVAILVC1(x) ((x) << S_NPH_CREDITSAVAILVC1)
#define G_NPH_CREDITSAVAILVC1(x) (((x) >> S_NPH_CREDITSAVAILVC1) & M_NPH_CREDITSAVAILVC1)
#define S_NPD_CREDITSAVAILVC1 13
#define M_NPD_CREDITSAVAILVC1 0x3U
#define V_NPD_CREDITSAVAILVC1(x) ((x) << S_NPD_CREDITSAVAILVC1)
#define G_NPD_CREDITSAVAILVC1(x) (((x) >> S_NPD_CREDITSAVAILVC1) & M_NPD_CREDITSAVAILVC1)
#define S_NPH_CREDITSREQUIRED 11
#define M_NPH_CREDITSREQUIRED 0x3U
#define V_NPH_CREDITSREQUIRED(x) ((x) << S_NPH_CREDITSREQUIRED)
#define G_NPH_CREDITSREQUIRED(x) (((x) >> S_NPH_CREDITSREQUIRED) & M_NPH_CREDITSREQUIRED)
#define S_NPD_CREDITSREQUIRED 9
#define M_NPD_CREDITSREQUIRED 0x3U
#define V_NPD_CREDITSREQUIRED(x) ((x) << S_NPD_CREDITSREQUIRED)
#define G_NPD_CREDITSREQUIRED(x) (((x) >> S_NPD_CREDITSREQUIRED) & M_NPD_CREDITSREQUIRED)
#define S_REQBURSTCOUNT 5
#define M_REQBURSTCOUNT 0xfU
#define V_REQBURSTCOUNT(x) ((x) << S_REQBURSTCOUNT)
#define G_REQBURSTCOUNT(x) (((x) >> S_REQBURSTCOUNT) & M_REQBURSTCOUNT)
#define S_REQBURSTFREQUENCY 1
#define M_REQBURSTFREQUENCY 0xfU
#define V_REQBURSTFREQUENCY(x) ((x) << S_REQBURSTFREQUENCY)
#define G_REQBURSTFREQUENCY(x) (((x) >> S_REQBURSTFREQUENCY) & M_REQBURSTFREQUENCY)
#define S_ENABLEVC1 0
#define V_ENABLEVC1(x) ((x) << S_ENABLEVC1)
#define F_ENABLEVC1 V_ENABLEVC1(1U)
#define A_PCIE_CORE_PCI_POWER_MANAGEMENT_CONTROL_2 0x59cc
#define S_CPM0 30
#define M_CPM0 0x3U
#define V_CPM0(x) ((x) << S_CPM0)
#define G_CPM0(x) (((x) >> S_CPM0) & M_CPM0)
#define S_CPM1 28
#define M_CPM1 0x3U
#define V_CPM1(x) ((x) << S_CPM1)
#define G_CPM1(x) (((x) >> S_CPM1) & M_CPM1)
#define S_CPM2 26
#define M_CPM2 0x3U
#define V_CPM2(x) ((x) << S_CPM2)
#define G_CPM2(x) (((x) >> S_CPM2) & M_CPM2)
#define S_CPM3 24
#define M_CPM3 0x3U
#define V_CPM3(x) ((x) << S_CPM3)
#define G_CPM3(x) (((x) >> S_CPM3) & M_CPM3)
#define S_CPM4 22
#define M_CPM4 0x3U
#define V_CPM4(x) ((x) << S_CPM4)
#define G_CPM4(x) (((x) >> S_CPM4) & M_CPM4)
#define S_CPM5 20
#define M_CPM5 0x3U
#define V_CPM5(x) ((x) << S_CPM5)
#define G_CPM5(x) (((x) >> S_CPM5) & M_CPM5)
#define S_CPM6 18
#define M_CPM6 0x3U
#define V_CPM6(x) ((x) << S_CPM6)
#define G_CPM6(x) (((x) >> S_CPM6) & M_CPM6)
#define S_CPM7 16
#define M_CPM7 0x3U
#define V_CPM7(x) ((x) << S_CPM7)
#define G_CPM7(x) (((x) >> S_CPM7) & M_CPM7)
#define S_OPM0 14
#define M_OPM0 0x3U
#define V_OPM0(x) ((x) << S_OPM0)
#define G_OPM0(x) (((x) >> S_OPM0) & M_OPM0)
#define S_OPM1 12
#define M_OPM1 0x3U
#define V_OPM1(x) ((x) << S_OPM1)
#define G_OPM1(x) (((x) >> S_OPM1) & M_OPM1)
#define S_OPM2 10
#define M_OPM2 0x3U
#define V_OPM2(x) ((x) << S_OPM2)
#define G_OPM2(x) (((x) >> S_OPM2) & M_OPM2)
#define S_OPM3 8
#define M_OPM3 0x3U
#define V_OPM3(x) ((x) << S_OPM3)
#define G_OPM3(x) (((x) >> S_OPM3) & M_OPM3)
#define S_OPM4 6
#define M_OPM4 0x3U
#define V_OPM4(x) ((x) << S_OPM4)
#define G_OPM4(x) (((x) >> S_OPM4) & M_OPM4)
#define S_OPM5 4
#define M_OPM5 0x3U
#define V_OPM5(x) ((x) << S_OPM5)
#define G_OPM5(x) (((x) >> S_OPM5) & M_OPM5)
#define S_OPM6 2
#define M_OPM6 0x3U
#define V_OPM6(x) ((x) << S_OPM6)
#define G_OPM6(x) (((x) >> S_OPM6) & M_OPM6)
#define S_OPM7 0
#define M_OPM7 0x3U
#define V_OPM7(x) ((x) << S_OPM7)
#define G_OPM7(x) (((x) >> S_OPM7) & M_OPM7)
#define A_PCIE_CORE_GENERAL_PURPOSE_CONTROL_1 0x59d0
#define A_PCIE_PERR_GROUP 0x59d0
#define S_MST_DATAPATHPERR 25
#define V_MST_DATAPATHPERR(x) ((x) << S_MST_DATAPATHPERR)
#define F_MST_DATAPATHPERR V_MST_DATAPATHPERR(1U)
#define S_MST_RSPRDQPERR 24
#define V_MST_RSPRDQPERR(x) ((x) << S_MST_RSPRDQPERR)
#define F_MST_RSPRDQPERR V_MST_RSPRDQPERR(1U)
#define S_IP_RXPERR 23
#define V_IP_RXPERR(x) ((x) << S_IP_RXPERR)
#define F_IP_RXPERR V_IP_RXPERR(1U)
#define S_IP_BACKTXPERR 22
#define V_IP_BACKTXPERR(x) ((x) << S_IP_BACKTXPERR)
#define F_IP_BACKTXPERR V_IP_BACKTXPERR(1U)
#define S_IP_FRONTTXPERR 21
#define V_IP_FRONTTXPERR(x) ((x) << S_IP_FRONTTXPERR)
#define F_IP_FRONTTXPERR V_IP_FRONTTXPERR(1U)
#define S_TRGT1_FIDLKUPHDRPERR 20
#define V_TRGT1_FIDLKUPHDRPERR(x) ((x) << S_TRGT1_FIDLKUPHDRPERR)
#define F_TRGT1_FIDLKUPHDRPERR V_TRGT1_FIDLKUPHDRPERR(1U)
#define S_TRGT1_ALINDDATAPERR 19
#define V_TRGT1_ALINDDATAPERR(x) ((x) << S_TRGT1_ALINDDATAPERR)
#define F_TRGT1_ALINDDATAPERR V_TRGT1_ALINDDATAPERR(1U)
#define S_TRGT1_UNALINDATAPERR 18
#define V_TRGT1_UNALINDATAPERR(x) ((x) << S_TRGT1_UNALINDATAPERR)
#define F_TRGT1_UNALINDATAPERR V_TRGT1_UNALINDATAPERR(1U)
#define S_TRGT1_REQDATAPERR 17
#define V_TRGT1_REQDATAPERR(x) ((x) << S_TRGT1_REQDATAPERR)
#define F_TRGT1_REQDATAPERR V_TRGT1_REQDATAPERR(1U)
#define S_TRGT1_REQHDRPERR 16
#define V_TRGT1_REQHDRPERR(x) ((x) << S_TRGT1_REQHDRPERR)
#define F_TRGT1_REQHDRPERR V_TRGT1_REQHDRPERR(1U)
#define S_IPRXDATA_VC1PERR 15
#define V_IPRXDATA_VC1PERR(x) ((x) << S_IPRXDATA_VC1PERR)
#define F_IPRXDATA_VC1PERR V_IPRXDATA_VC1PERR(1U)
#define S_IPRXDATA_VC0PERR 14
#define V_IPRXDATA_VC0PERR(x) ((x) << S_IPRXDATA_VC0PERR)
#define F_IPRXDATA_VC0PERR V_IPRXDATA_VC0PERR(1U)
#define S_IPRXHDR_VC1PERR 13
#define V_IPRXHDR_VC1PERR(x) ((x) << S_IPRXHDR_VC1PERR)
#define F_IPRXHDR_VC1PERR V_IPRXHDR_VC1PERR(1U)
#define S_IPRXHDR_VC0PERR 12
#define V_IPRXHDR_VC0PERR(x) ((x) << S_IPRXHDR_VC0PERR)
#define F_IPRXHDR_VC0PERR V_IPRXHDR_VC0PERR(1U)
#define S_MA_RSPDATAPERR 11
#define V_MA_RSPDATAPERR(x) ((x) << S_MA_RSPDATAPERR)
#define F_MA_RSPDATAPERR V_MA_RSPDATAPERR(1U)
#define S_MA_CPLTAGQPERR 10
#define V_MA_CPLTAGQPERR(x) ((x) << S_MA_CPLTAGQPERR)
#define F_MA_CPLTAGQPERR V_MA_CPLTAGQPERR(1U)
#define S_MA_REQTAGQPERR 9
#define V_MA_REQTAGQPERR(x) ((x) << S_MA_REQTAGQPERR)
#define F_MA_REQTAGQPERR V_MA_REQTAGQPERR(1U)
#define S_PIOREQ_BAR2CTLPERR 8
#define V_PIOREQ_BAR2CTLPERR(x) ((x) << S_PIOREQ_BAR2CTLPERR)
#define F_PIOREQ_BAR2CTLPERR V_PIOREQ_BAR2CTLPERR(1U)
#define S_PIOREQ_MEMCTLPERR 7
#define V_PIOREQ_MEMCTLPERR(x) ((x) << S_PIOREQ_MEMCTLPERR)
#define F_PIOREQ_MEMCTLPERR V_PIOREQ_MEMCTLPERR(1U)
#define S_PIOREQ_PLMCTLPERR 6
#define V_PIOREQ_PLMCTLPERR(x) ((x) << S_PIOREQ_PLMCTLPERR)
#define F_PIOREQ_PLMCTLPERR V_PIOREQ_PLMCTLPERR(1U)
#define S_PIOREQ_BAR2DATAPERR 5
#define V_PIOREQ_BAR2DATAPERR(x) ((x) << S_PIOREQ_BAR2DATAPERR)
#define F_PIOREQ_BAR2DATAPERR V_PIOREQ_BAR2DATAPERR(1U)
#define S_PIOREQ_MEMDATAPERR 4
#define V_PIOREQ_MEMDATAPERR(x) ((x) << S_PIOREQ_MEMDATAPERR)
#define F_PIOREQ_MEMDATAPERR V_PIOREQ_MEMDATAPERR(1U)
#define S_PIOREQ_PLMDATAPERR 3
#define V_PIOREQ_PLMDATAPERR(x) ((x) << S_PIOREQ_PLMDATAPERR)
#define F_PIOREQ_PLMDATAPERR V_PIOREQ_PLMDATAPERR(1U)
#define S_PIOCPL_CTLPERR 2
#define V_PIOCPL_CTLPERR(x) ((x) << S_PIOCPL_CTLPERR)
#define F_PIOCPL_CTLPERR V_PIOCPL_CTLPERR(1U)
#define S_PIOCPL_DATAPERR 1
#define V_PIOCPL_DATAPERR(x) ((x) << S_PIOCPL_DATAPERR)
#define F_PIOCPL_DATAPERR V_PIOCPL_DATAPERR(1U)
#define S_PIOCPL_PLMRSPPERR 0
#define V_PIOCPL_PLMRSPPERR(x) ((x) << S_PIOCPL_PLMRSPPERR)
#define F_PIOCPL_PLMRSPPERR V_PIOCPL_PLMRSPPERR(1U)
#define S_MA_RSPCTLPERR 26
#define V_MA_RSPCTLPERR(x) ((x) << S_MA_RSPCTLPERR)
#define F_MA_RSPCTLPERR V_MA_RSPCTLPERR(1U)
#define S_T6_IPRXDATA_VC0PERR 15
#define V_T6_IPRXDATA_VC0PERR(x) ((x) << S_T6_IPRXDATA_VC0PERR)
#define F_T6_IPRXDATA_VC0PERR V_T6_IPRXDATA_VC0PERR(1U)
#define S_T6_IPRXHDR_VC0PERR 14
#define V_T6_IPRXHDR_VC0PERR(x) ((x) << S_T6_IPRXHDR_VC0PERR)
#define F_T6_IPRXHDR_VC0PERR V_T6_IPRXHDR_VC0PERR(1U)
#define S_PIOCPL_VDMTXCTLPERR 13
#define V_PIOCPL_VDMTXCTLPERR(x) ((x) << S_PIOCPL_VDMTXCTLPERR)
#define F_PIOCPL_VDMTXCTLPERR V_PIOCPL_VDMTXCTLPERR(1U)
#define S_PIOCPL_VDMTXDATAPERR 12
#define V_PIOCPL_VDMTXDATAPERR(x) ((x) << S_PIOCPL_VDMTXDATAPERR)
#define F_PIOCPL_VDMTXDATAPERR V_PIOCPL_VDMTXDATAPERR(1U)
#define A_PCIE_CORE_GENERAL_PURPOSE_CONTROL_2 0x59d4
#define A_PCIE_RSP_ERR_INT_LOG_EN 0x59d4
#define S_CPLSTATUSINTEN 12
#define V_CPLSTATUSINTEN(x) ((x) << S_CPLSTATUSINTEN)
#define F_CPLSTATUSINTEN V_CPLSTATUSINTEN(1U)
#define S_REQTIMEOUTINTEN 11
#define V_REQTIMEOUTINTEN(x) ((x) << S_REQTIMEOUTINTEN)
#define F_REQTIMEOUTINTEN V_REQTIMEOUTINTEN(1U)
#define S_DISABLEDINTEN 10
#define V_DISABLEDINTEN(x) ((x) << S_DISABLEDINTEN)
#define F_DISABLEDINTEN V_DISABLEDINTEN(1U)
#define S_RSPDROPFLRINTEN 9
#define V_RSPDROPFLRINTEN(x) ((x) << S_RSPDROPFLRINTEN)
#define F_RSPDROPFLRINTEN V_RSPDROPFLRINTEN(1U)
#define S_REQUNDERFLRINTEN 8
#define V_REQUNDERFLRINTEN(x) ((x) << S_REQUNDERFLRINTEN)
#define F_REQUNDERFLRINTEN V_REQUNDERFLRINTEN(1U)
#define S_CPLSTATUSLOGEN 4
#define V_CPLSTATUSLOGEN(x) ((x) << S_CPLSTATUSLOGEN)
#define F_CPLSTATUSLOGEN V_CPLSTATUSLOGEN(1U)
#define S_TIMEOUTLOGEN 3
#define V_TIMEOUTLOGEN(x) ((x) << S_TIMEOUTLOGEN)
#define F_TIMEOUTLOGEN V_TIMEOUTLOGEN(1U)
#define S_DISABLEDLOGEN 2
#define V_DISABLEDLOGEN(x) ((x) << S_DISABLEDLOGEN)
#define F_DISABLEDLOGEN V_DISABLEDLOGEN(1U)
#define S_RSPDROPFLRLOGEN 1
#define V_RSPDROPFLRLOGEN(x) ((x) << S_RSPDROPFLRLOGEN)
#define F_RSPDROPFLRLOGEN V_RSPDROPFLRLOGEN(1U)
#define S_REQUNDERFLRLOGEN 0
#define V_REQUNDERFLRLOGEN(x) ((x) << S_REQUNDERFLRLOGEN)
#define F_REQUNDERFLRLOGEN V_REQUNDERFLRLOGEN(1U)
#define A_PCIE_RSP_ERR_LOG1 0x59d8
#define S_REQTAG 25
#define M_REQTAG 0x7fU
#define V_REQTAG(x) ((x) << S_REQTAG)
#define G_REQTAG(x) (((x) >> S_REQTAG) & M_REQTAG)
#define S_CID 22
#define M_CID 0x7U
#define V_CID(x) ((x) << S_CID)
#define G_CID(x) (((x) >> S_CID) & M_CID)
#define S_CHNUM 19
#define M_CHNUM 0x7U
#define V_CHNUM(x) ((x) << S_CHNUM)
#define G_CHNUM(x) (((x) >> S_CHNUM) & M_CHNUM)
#define S_BYTELEN 6
#define M_BYTELEN 0x1fffU
#define V_BYTELEN(x) ((x) << S_BYTELEN)
#define G_BYTELEN(x) (((x) >> S_BYTELEN) & M_BYTELEN)
#define S_REASON 3
#define M_REASON 0x7U
#define V_REASON(x) ((x) << S_REASON)
#define G_REASON(x) (((x) >> S_REASON) & M_REASON)
#define S_CPLSTATUS 0
#define M_CPLSTATUS 0x7U
#define V_CPLSTATUS(x) ((x) << S_CPLSTATUS)
#define G_CPLSTATUS(x) (((x) >> S_CPLSTATUS) & M_CPLSTATUS)
#define A_PCIE_RSP_ERR_LOG2 0x59dc
#define S_LOGVALID 31
#define V_LOGVALID(x) ((x) << S_LOGVALID)
#define F_LOGVALID V_LOGVALID(1U)
#define S_ADDR10B 8
#define M_ADDR10B 0x3ffU
#define V_ADDR10B(x) ((x) << S_ADDR10B)
#define G_ADDR10B(x) (((x) >> S_ADDR10B) & M_ADDR10B)
#define S_REQVFID 0
#define M_REQVFID 0xffU
#define V_REQVFID(x) ((x) << S_REQVFID)
#define G_REQVFID(x) (((x) >> S_REQVFID) & M_REQVFID)
#define S_T6_ADDR10B 9
#define M_T6_ADDR10B 0x3ffU
#define V_T6_ADDR10B(x) ((x) << S_T6_ADDR10B)
#define G_T6_ADDR10B(x) (((x) >> S_T6_ADDR10B) & M_T6_ADDR10B)
#define S_T6_REQVFID 0
#define M_T6_REQVFID 0x1ffU
#define V_T6_REQVFID(x) ((x) << S_T6_REQVFID)
#define G_T6_REQVFID(x) (((x) >> S_T6_REQVFID) & M_T6_REQVFID)
#define A_PCIE_CHANGESET 0x59fc
#define A_PCIE_REVISION 0x5a00
#define A_PCIE_PDEBUG_INDEX 0x5a04
#define S_PDEBUGSELH 16
#define M_PDEBUGSELH 0x3fU
#define V_PDEBUGSELH(x) ((x) << S_PDEBUGSELH)
#define G_PDEBUGSELH(x) (((x) >> S_PDEBUGSELH) & M_PDEBUGSELH)
#define S_PDEBUGSELL 0
#define M_PDEBUGSELL 0x3fU
#define V_PDEBUGSELL(x) ((x) << S_PDEBUGSELL)
#define G_PDEBUGSELL(x) (((x) >> S_PDEBUGSELL) & M_PDEBUGSELL)
#define S_T6_PDEBUGSELH 16
#define M_T6_PDEBUGSELH 0x7fU
#define V_T6_PDEBUGSELH(x) ((x) << S_T6_PDEBUGSELH)
#define G_T6_PDEBUGSELH(x) (((x) >> S_T6_PDEBUGSELH) & M_T6_PDEBUGSELH)
#define S_T6_PDEBUGSELL 0
#define M_T6_PDEBUGSELL 0x7fU
#define V_T6_PDEBUGSELL(x) ((x) << S_T6_PDEBUGSELL)
#define G_T6_PDEBUGSELL(x) (((x) >> S_T6_PDEBUGSELL) & M_T6_PDEBUGSELL)
#define A_PCIE_PDEBUG_DATA_HIGH 0x5a08
#define A_PCIE_PDEBUG_DATA_LOW 0x5a0c
#define A_PCIE_CDEBUG_INDEX 0x5a10
#define S_CDEBUGSELH 16
#define M_CDEBUGSELH 0xffU
#define V_CDEBUGSELH(x) ((x) << S_CDEBUGSELH)
#define G_CDEBUGSELH(x) (((x) >> S_CDEBUGSELH) & M_CDEBUGSELH)
#define S_CDEBUGSELL 0
#define M_CDEBUGSELL 0xffU
#define V_CDEBUGSELL(x) ((x) << S_CDEBUGSELL)
#define G_CDEBUGSELL(x) (((x) >> S_CDEBUGSELL) & M_CDEBUGSELL)
#define A_PCIE_CDEBUG_DATA_HIGH 0x5a14
#define A_PCIE_CDEBUG_DATA_LOW 0x5a18
#define A_PCIE_DMAW_SOP_CNT 0x5a1c
#define S_CH3 24
#define M_CH3 0xffU
#define V_CH3(x) ((x) << S_CH3)
#define G_CH3(x) (((x) >> S_CH3) & M_CH3)
#define S_CH2 16
#define M_CH2 0xffU
#define V_CH2(x) ((x) << S_CH2)
#define G_CH2(x) (((x) >> S_CH2) & M_CH2)
#define S_CH1 8
#define M_CH1 0xffU
#define V_CH1(x) ((x) << S_CH1)
#define G_CH1(x) (((x) >> S_CH1) & M_CH1)
#define S_CH0 0
#define M_CH0 0xffU
#define V_CH0(x) ((x) << S_CH0)
#define G_CH0(x) (((x) >> S_CH0) & M_CH0)
#define A_PCIE_DMAW_EOP_CNT 0x5a20
#define A_PCIE_DMAR_REQ_CNT 0x5a24
#define A_PCIE_DMAR_RSP_SOP_CNT 0x5a28
#define A_PCIE_DMAR_RSP_EOP_CNT 0x5a2c
#define A_PCIE_DMAR_RSP_ERR_CNT 0x5a30
#define A_PCIE_DMAI_CNT 0x5a34
#define A_PCIE_CMDW_CNT 0x5a38
#define S_CH1_EOP 24
#define M_CH1_EOP 0xffU
#define V_CH1_EOP(x) ((x) << S_CH1_EOP)
#define G_CH1_EOP(x) (((x) >> S_CH1_EOP) & M_CH1_EOP)
#define S_CH1_SOP 16
#define M_CH1_SOP 0xffU
#define V_CH1_SOP(x) ((x) << S_CH1_SOP)
#define G_CH1_SOP(x) (((x) >> S_CH1_SOP) & M_CH1_SOP)
#define S_CH0_EOP 8
#define M_CH0_EOP 0xffU
#define V_CH0_EOP(x) ((x) << S_CH0_EOP)
#define G_CH0_EOP(x) (((x) >> S_CH0_EOP) & M_CH0_EOP)
#define S_CH0_SOP 0
#define M_CH0_SOP 0xffU
#define V_CH0_SOP(x) ((x) << S_CH0_SOP)
#define G_CH0_SOP(x) (((x) >> S_CH0_SOP) & M_CH0_SOP)
#define A_PCIE_CMDR_REQ_CNT 0x5a3c
#define A_PCIE_CMDR_RSP_CNT 0x5a40
#define A_PCIE_CMDR_RSP_ERR_CNT 0x5a44
#define A_PCIE_HMA_REQ_CNT 0x5a48
#define S_CH0_READ 16
#define M_CH0_READ 0xffU
#define V_CH0_READ(x) ((x) << S_CH0_READ)
#define G_CH0_READ(x) (((x) >> S_CH0_READ) & M_CH0_READ)
#define S_CH0_WEOP 8
#define M_CH0_WEOP 0xffU
#define V_CH0_WEOP(x) ((x) << S_CH0_WEOP)
#define G_CH0_WEOP(x) (((x) >> S_CH0_WEOP) & M_CH0_WEOP)
#define S_CH0_WSOP 0
#define M_CH0_WSOP 0xffU
#define V_CH0_WSOP(x) ((x) << S_CH0_WSOP)
#define G_CH0_WSOP(x) (((x) >> S_CH0_WSOP) & M_CH0_WSOP)
#define A_PCIE_HMA_RSP_CNT 0x5a4c
#define A_PCIE_DMA10_RSP_FREE 0x5a50
#define S_CH1_RSP_FREE 16
#define M_CH1_RSP_FREE 0xfffU
#define V_CH1_RSP_FREE(x) ((x) << S_CH1_RSP_FREE)
#define G_CH1_RSP_FREE(x) (((x) >> S_CH1_RSP_FREE) & M_CH1_RSP_FREE)
#define S_CH0_RSP_FREE 0
#define M_CH0_RSP_FREE 0xfffU
#define V_CH0_RSP_FREE(x) ((x) << S_CH0_RSP_FREE)
#define G_CH0_RSP_FREE(x) (((x) >> S_CH0_RSP_FREE) & M_CH0_RSP_FREE)
#define A_PCIE_DMA32_RSP_FREE 0x5a54
#define S_CH3_RSP_FREE 16
#define M_CH3_RSP_FREE 0xfffU
#define V_CH3_RSP_FREE(x) ((x) << S_CH3_RSP_FREE)
#define G_CH3_RSP_FREE(x) (((x) >> S_CH3_RSP_FREE) & M_CH3_RSP_FREE)
#define S_CH2_RSP_FREE 0
#define M_CH2_RSP_FREE 0xfffU
#define V_CH2_RSP_FREE(x) ((x) << S_CH2_RSP_FREE)
#define G_CH2_RSP_FREE(x) (((x) >> S_CH2_RSP_FREE) & M_CH2_RSP_FREE)
#define A_PCIE_CMD_RSP_FREE 0x5a58
#define S_CMD_CH1_RSP_FREE 16
#define M_CMD_CH1_RSP_FREE 0x7fU
#define V_CMD_CH1_RSP_FREE(x) ((x) << S_CMD_CH1_RSP_FREE)
#define G_CMD_CH1_RSP_FREE(x) (((x) >> S_CMD_CH1_RSP_FREE) & M_CMD_CH1_RSP_FREE)
#define S_CMD_CH0_RSP_FREE 0
#define M_CMD_CH0_RSP_FREE 0x7fU
#define V_CMD_CH0_RSP_FREE(x) ((x) << S_CMD_CH0_RSP_FREE)
#define G_CMD_CH0_RSP_FREE(x) (((x) >> S_CMD_CH0_RSP_FREE) & M_CMD_CH0_RSP_FREE)
#define A_PCIE_HMA_RSP_FREE 0x5a5c
#define A_PCIE_BUS_MST_STAT_0 0x5a60
#define A_PCIE_BUS_MST_STAT_1 0x5a64
#define A_PCIE_BUS_MST_STAT_2 0x5a68
#define A_PCIE_BUS_MST_STAT_3 0x5a6c
#define A_PCIE_BUS_MST_STAT_4 0x5a70
#define S_BUSMST_135_128 0
#define M_BUSMST_135_128 0xffU
#define V_BUSMST_135_128(x) ((x) << S_BUSMST_135_128)
#define G_BUSMST_135_128(x) (((x) >> S_BUSMST_135_128) & M_BUSMST_135_128)
#define A_PCIE_BUS_MST_STAT_5 0x5a74
#define A_PCIE_BUS_MST_STAT_6 0x5a78
#define A_PCIE_BUS_MST_STAT_7 0x5a7c
#define A_PCIE_RSP_ERR_STAT_0 0x5a80
#define A_PCIE_RSP_ERR_STAT_1 0x5a84
#define A_PCIE_RSP_ERR_STAT_2 0x5a88
#define A_PCIE_RSP_ERR_STAT_3 0x5a8c
#define A_PCIE_RSP_ERR_STAT_4 0x5a90
#define S_RSPERR_135_128 0
#define M_RSPERR_135_128 0xffU
#define V_RSPERR_135_128(x) ((x) << S_RSPERR_135_128)
#define G_RSPERR_135_128(x) (((x) >> S_RSPERR_135_128) & M_RSPERR_135_128)
#define A_PCIE_RSP_ERR_STAT_5 0x5a94
#define A_PCIE_DBI_TIMEOUT_CTL 0x5a94
#define S_DBI_TIMER 0
#define M_DBI_TIMER 0xffffU
#define V_DBI_TIMER(x) ((x) << S_DBI_TIMER)
#define G_DBI_TIMER(x) (((x) >> S_DBI_TIMER) & M_DBI_TIMER)
#define A_PCIE_RSP_ERR_STAT_6 0x5a98
#define A_PCIE_DBI_TIMEOUT_STATUS0 0x5a98
#define A_PCIE_RSP_ERR_STAT_7 0x5a9c
#define A_PCIE_DBI_TIMEOUT_STATUS1 0x5a9c
#define S_SOURCE 16
#define M_SOURCE 0x3U
#define V_SOURCE(x) ((x) << S_SOURCE)
#define G_SOURCE(x) (((x) >> S_SOURCE) & M_SOURCE)
#define S_DBI_WRITE 12
#define M_DBI_WRITE 0xfU
#define V_DBI_WRITE(x) ((x) << S_DBI_WRITE)
#define G_DBI_WRITE(x) (((x) >> S_DBI_WRITE) & M_DBI_WRITE)
#define S_DBI_CS2 11
#define V_DBI_CS2(x) ((x) << S_DBI_CS2)
#define F_DBI_CS2 V_DBI_CS2(1U)
#define S_DBI_PF 8
#define M_DBI_PF 0x7U
#define V_DBI_PF(x) ((x) << S_DBI_PF)
#define G_DBI_PF(x) (((x) >> S_DBI_PF) & M_DBI_PF)
#define S_PL_TOVFVLD 7
#define V_PL_TOVFVLD(x) ((x) << S_PL_TOVFVLD)
#define F_PL_TOVFVLD V_PL_TOVFVLD(1U)
#define S_PL_TOVF 0
#define M_PL_TOVF 0x7fU
#define V_PL_TOVF(x) ((x) << S_PL_TOVF)
#define G_PL_TOVF(x) (((x) >> S_PL_TOVF) & M_PL_TOVF)
#define S_T6_SOURCE 17
#define M_T6_SOURCE 0x3U
#define V_T6_SOURCE(x) ((x) << S_T6_SOURCE)
#define G_T6_SOURCE(x) (((x) >> S_T6_SOURCE) & M_T6_SOURCE)
#define S_T6_DBI_WRITE 13
#define M_T6_DBI_WRITE 0xfU
#define V_T6_DBI_WRITE(x) ((x) << S_T6_DBI_WRITE)
#define G_T6_DBI_WRITE(x) (((x) >> S_T6_DBI_WRITE) & M_T6_DBI_WRITE)
#define S_T6_DBI_CS2 12
#define V_T6_DBI_CS2(x) ((x) << S_T6_DBI_CS2)
#define F_T6_DBI_CS2 V_T6_DBI_CS2(1U)
#define S_T6_DBI_PF 9
#define M_T6_DBI_PF 0x7U
#define V_T6_DBI_PF(x) ((x) << S_T6_DBI_PF)
#define G_T6_DBI_PF(x) (((x) >> S_T6_DBI_PF) & M_T6_DBI_PF)
#define S_T6_PL_TOVFVLD 8
#define V_T6_PL_TOVFVLD(x) ((x) << S_T6_PL_TOVFVLD)
#define F_T6_PL_TOVFVLD V_T6_PL_TOVFVLD(1U)
#define S_T6_PL_TOVF 0
#define M_T6_PL_TOVF 0xffU
#define V_T6_PL_TOVF(x) ((x) << S_T6_PL_TOVF)
#define G_T6_PL_TOVF(x) (((x) >> S_T6_PL_TOVF) & M_T6_PL_TOVF)
#define A_PCIE_MSI_EN_0 0x5aa0
#define A_PCIE_MSI_EN_1 0x5aa4
#define A_PCIE_MSI_EN_2 0x5aa8
#define A_PCIE_MSI_EN_3 0x5aac
#define A_PCIE_MSI_EN_4 0x5ab0
#define A_PCIE_MSI_EN_5 0x5ab4
#define A_PCIE_MSI_EN_6 0x5ab8
#define A_PCIE_MSI_EN_7 0x5abc
#define A_PCIE_MSIX_EN_0 0x5ac0
#define A_PCIE_MSIX_EN_1 0x5ac4
#define A_PCIE_MSIX_EN_2 0x5ac8
#define A_PCIE_MSIX_EN_3 0x5acc
#define A_PCIE_MSIX_EN_4 0x5ad0
#define A_PCIE_MSIX_EN_5 0x5ad4
#define A_PCIE_MSIX_EN_6 0x5ad8
#define A_PCIE_MSIX_EN_7 0x5adc
#define A_PCIE_DMA_BUF_CTL 0x5ae0
#define S_BUFRDCNT 18
#define M_BUFRDCNT 0x3fffU
#define V_BUFRDCNT(x) ((x) << S_BUFRDCNT)
#define G_BUFRDCNT(x) (((x) >> S_BUFRDCNT) & M_BUFRDCNT)
#define S_BUFWRCNT 9
#define M_BUFWRCNT 0x1ffU
#define V_BUFWRCNT(x) ((x) << S_BUFWRCNT)
#define G_BUFWRCNT(x) (((x) >> S_BUFWRCNT) & M_BUFWRCNT)
#define S_MAXBUFWRREQ 0
#define M_MAXBUFWRREQ 0x1ffU
#define V_MAXBUFWRREQ(x) ((x) << S_MAXBUFWRREQ)
#define G_MAXBUFWRREQ(x) (((x) >> S_MAXBUFWRREQ) & M_MAXBUFWRREQ)
#define A_PCIE_PB_CTL 0x5b94
#define S_PB_SEL 16
#define M_PB_SEL 0xffU
#define V_PB_SEL(x) ((x) << S_PB_SEL)
#define G_PB_SEL(x) (((x) >> S_PB_SEL) & M_PB_SEL)
#define S_PB_SELREG 8
#define M_PB_SELREG 0xffU
#define V_PB_SELREG(x) ((x) << S_PB_SELREG)
#define G_PB_SELREG(x) (((x) >> S_PB_SELREG) & M_PB_SELREG)
#define S_PB_FUNC 0
#define M_PB_FUNC 0x7U
#define V_PB_FUNC(x) ((x) << S_PB_FUNC)
#define G_PB_FUNC(x) (((x) >> S_PB_FUNC) & M_PB_FUNC)
#define A_PCIE_PB_DATA 0x5b98
#define A_PCIE_CUR_LINK 0x5b9c
#define S_CFGINITCOEFFDONESEEN 22
#define V_CFGINITCOEFFDONESEEN(x) ((x) << S_CFGINITCOEFFDONESEEN)
#define F_CFGINITCOEFFDONESEEN V_CFGINITCOEFFDONESEEN(1U)
#define S_CFGINITCOEFFDONE 21
#define V_CFGINITCOEFFDONE(x) ((x) << S_CFGINITCOEFFDONE)
#define F_CFGINITCOEFFDONE V_CFGINITCOEFFDONE(1U)
#define S_XMLH_LINK_UP 20
#define V_XMLH_LINK_UP(x) ((x) << S_XMLH_LINK_UP)
#define F_XMLH_LINK_UP V_XMLH_LINK_UP(1U)
#define S_PM_LINKST_IN_L0S 19
#define V_PM_LINKST_IN_L0S(x) ((x) << S_PM_LINKST_IN_L0S)
#define F_PM_LINKST_IN_L0S V_PM_LINKST_IN_L0S(1U)
#define S_PM_LINKST_IN_L1 18
#define V_PM_LINKST_IN_L1(x) ((x) << S_PM_LINKST_IN_L1)
#define F_PM_LINKST_IN_L1 V_PM_LINKST_IN_L1(1U)
#define S_PM_LINKST_IN_L2 17
#define V_PM_LINKST_IN_L2(x) ((x) << S_PM_LINKST_IN_L2)
#define F_PM_LINKST_IN_L2 V_PM_LINKST_IN_L2(1U)
#define S_PM_LINKST_L2_EXIT 16
#define V_PM_LINKST_L2_EXIT(x) ((x) << S_PM_LINKST_L2_EXIT)
#define F_PM_LINKST_L2_EXIT V_PM_LINKST_L2_EXIT(1U)
#define S_XMLH_IN_RL0S 15
#define V_XMLH_IN_RL0S(x) ((x) << S_XMLH_IN_RL0S)
#define F_XMLH_IN_RL0S V_XMLH_IN_RL0S(1U)
#define S_XMLH_LTSSM_STATE_RCVRY_EQ 14
#define V_XMLH_LTSSM_STATE_RCVRY_EQ(x) ((x) << S_XMLH_LTSSM_STATE_RCVRY_EQ)
#define F_XMLH_LTSSM_STATE_RCVRY_EQ V_XMLH_LTSSM_STATE_RCVRY_EQ(1U)
#define S_NEGOTIATEDWIDTH 8
#define M_NEGOTIATEDWIDTH 0x3fU
#define V_NEGOTIATEDWIDTH(x) ((x) << S_NEGOTIATEDWIDTH)
#define G_NEGOTIATEDWIDTH(x) (((x) >> S_NEGOTIATEDWIDTH) & M_NEGOTIATEDWIDTH)
#define S_ACTIVELANES 0
#define M_ACTIVELANES 0xffU
#define V_ACTIVELANES(x) ((x) << S_ACTIVELANES)
#define G_ACTIVELANES(x) (((x) >> S_ACTIVELANES) & M_ACTIVELANES)
#define A_PCIE_PHY_REQRXPWR 0x5ba0
#define S_LNH_RXSTATEDONE 31
#define V_LNH_RXSTATEDONE(x) ((x) << S_LNH_RXSTATEDONE)
#define F_LNH_RXSTATEDONE V_LNH_RXSTATEDONE(1U)
#define S_LNH_RXSTATEREQ 30
#define V_LNH_RXSTATEREQ(x) ((x) << S_LNH_RXSTATEREQ)
#define F_LNH_RXSTATEREQ V_LNH_RXSTATEREQ(1U)
#define S_LNH_RXPWRSTATE 28
#define M_LNH_RXPWRSTATE 0x3U
#define V_LNH_RXPWRSTATE(x) ((x) << S_LNH_RXPWRSTATE)
#define G_LNH_RXPWRSTATE(x) (((x) >> S_LNH_RXPWRSTATE) & M_LNH_RXPWRSTATE)
#define S_LNG_RXSTATEDONE 27
#define V_LNG_RXSTATEDONE(x) ((x) << S_LNG_RXSTATEDONE)
#define F_LNG_RXSTATEDONE V_LNG_RXSTATEDONE(1U)
#define S_LNG_RXSTATEREQ 26
#define V_LNG_RXSTATEREQ(x) ((x) << S_LNG_RXSTATEREQ)
#define F_LNG_RXSTATEREQ V_LNG_RXSTATEREQ(1U)
#define S_LNG_RXPWRSTATE 24
#define M_LNG_RXPWRSTATE 0x3U
#define V_LNG_RXPWRSTATE(x) ((x) << S_LNG_RXPWRSTATE)
#define G_LNG_RXPWRSTATE(x) (((x) >> S_LNG_RXPWRSTATE) & M_LNG_RXPWRSTATE)
#define S_LNF_RXSTATEDONE 23
#define V_LNF_RXSTATEDONE(x) ((x) << S_LNF_RXSTATEDONE)
#define F_LNF_RXSTATEDONE V_LNF_RXSTATEDONE(1U)
#define S_LNF_RXSTATEREQ 22
#define V_LNF_RXSTATEREQ(x) ((x) << S_LNF_RXSTATEREQ)
#define F_LNF_RXSTATEREQ V_LNF_RXSTATEREQ(1U)
#define S_LNF_RXPWRSTATE 20
#define M_LNF_RXPWRSTATE 0x3U
#define V_LNF_RXPWRSTATE(x) ((x) << S_LNF_RXPWRSTATE)
#define G_LNF_RXPWRSTATE(x) (((x) >> S_LNF_RXPWRSTATE) & M_LNF_RXPWRSTATE)
#define S_LNE_RXSTATEDONE 19
#define V_LNE_RXSTATEDONE(x) ((x) << S_LNE_RXSTATEDONE)
#define F_LNE_RXSTATEDONE V_LNE_RXSTATEDONE(1U)
#define S_LNE_RXSTATEREQ 18
#define V_LNE_RXSTATEREQ(x) ((x) << S_LNE_RXSTATEREQ)
#define F_LNE_RXSTATEREQ V_LNE_RXSTATEREQ(1U)
#define S_LNE_RXPWRSTATE 16
#define M_LNE_RXPWRSTATE 0x3U
#define V_LNE_RXPWRSTATE(x) ((x) << S_LNE_RXPWRSTATE)
#define G_LNE_RXPWRSTATE(x) (((x) >> S_LNE_RXPWRSTATE) & M_LNE_RXPWRSTATE)
#define S_LND_RXSTATEDONE 15
#define V_LND_RXSTATEDONE(x) ((x) << S_LND_RXSTATEDONE)
#define F_LND_RXSTATEDONE V_LND_RXSTATEDONE(1U)
#define S_LND_RXSTATEREQ 14
#define V_LND_RXSTATEREQ(x) ((x) << S_LND_RXSTATEREQ)
#define F_LND_RXSTATEREQ V_LND_RXSTATEREQ(1U)
#define S_LND_RXPWRSTATE 12
#define M_LND_RXPWRSTATE 0x3U
#define V_LND_RXPWRSTATE(x) ((x) << S_LND_RXPWRSTATE)
#define G_LND_RXPWRSTATE(x) (((x) >> S_LND_RXPWRSTATE) & M_LND_RXPWRSTATE)
#define S_LNC_RXSTATEDONE 11
#define V_LNC_RXSTATEDONE(x) ((x) << S_LNC_RXSTATEDONE)
#define F_LNC_RXSTATEDONE V_LNC_RXSTATEDONE(1U)
#define S_LNC_RXSTATEREQ 10
#define V_LNC_RXSTATEREQ(x) ((x) << S_LNC_RXSTATEREQ)
#define F_LNC_RXSTATEREQ V_LNC_RXSTATEREQ(1U)
#define S_LNC_RXPWRSTATE 8
#define M_LNC_RXPWRSTATE 0x3U
#define V_LNC_RXPWRSTATE(x) ((x) << S_LNC_RXPWRSTATE)
#define G_LNC_RXPWRSTATE(x) (((x) >> S_LNC_RXPWRSTATE) & M_LNC_RXPWRSTATE)
#define S_LNB_RXSTATEDONE 7
#define V_LNB_RXSTATEDONE(x) ((x) << S_LNB_RXSTATEDONE)
#define F_LNB_RXSTATEDONE V_LNB_RXSTATEDONE(1U)
#define S_LNB_RXSTATEREQ 6
#define V_LNB_RXSTATEREQ(x) ((x) << S_LNB_RXSTATEREQ)
#define F_LNB_RXSTATEREQ V_LNB_RXSTATEREQ(1U)
#define S_LNB_RXPWRSTATE 4
#define M_LNB_RXPWRSTATE 0x3U
#define V_LNB_RXPWRSTATE(x) ((x) << S_LNB_RXPWRSTATE)
#define G_LNB_RXPWRSTATE(x) (((x) >> S_LNB_RXPWRSTATE) & M_LNB_RXPWRSTATE)
#define S_LNA_RXSTATEDONE 3
#define V_LNA_RXSTATEDONE(x) ((x) << S_LNA_RXSTATEDONE)
#define F_LNA_RXSTATEDONE V_LNA_RXSTATEDONE(1U)
#define S_LNA_RXSTATEREQ 2
#define V_LNA_RXSTATEREQ(x) ((x) << S_LNA_RXSTATEREQ)
#define F_LNA_RXSTATEREQ V_LNA_RXSTATEREQ(1U)
#define S_LNA_RXPWRSTATE 0
#define M_LNA_RXPWRSTATE 0x3U
#define V_LNA_RXPWRSTATE(x) ((x) << S_LNA_RXPWRSTATE)
#define G_LNA_RXPWRSTATE(x) (((x) >> S_LNA_RXPWRSTATE) & M_LNA_RXPWRSTATE)
#define S_REQ_LNH_RXSTATEDONE 31
#define V_REQ_LNH_RXSTATEDONE(x) ((x) << S_REQ_LNH_RXSTATEDONE)
#define F_REQ_LNH_RXSTATEDONE V_REQ_LNH_RXSTATEDONE(1U)
#define S_REQ_LNH_RXSTATEREQ 30
#define V_REQ_LNH_RXSTATEREQ(x) ((x) << S_REQ_LNH_RXSTATEREQ)
#define F_REQ_LNH_RXSTATEREQ V_REQ_LNH_RXSTATEREQ(1U)
#define S_REQ_LNH_RXPWRSTATE 28
#define M_REQ_LNH_RXPWRSTATE 0x3U
#define V_REQ_LNH_RXPWRSTATE(x) ((x) << S_REQ_LNH_RXPWRSTATE)
#define G_REQ_LNH_RXPWRSTATE(x) (((x) >> S_REQ_LNH_RXPWRSTATE) & M_REQ_LNH_RXPWRSTATE)
#define S_REQ_LNG_RXSTATEDONE 27
#define V_REQ_LNG_RXSTATEDONE(x) ((x) << S_REQ_LNG_RXSTATEDONE)
#define F_REQ_LNG_RXSTATEDONE V_REQ_LNG_RXSTATEDONE(1U)
#define S_REQ_LNG_RXSTATEREQ 26
#define V_REQ_LNG_RXSTATEREQ(x) ((x) << S_REQ_LNG_RXSTATEREQ)
#define F_REQ_LNG_RXSTATEREQ V_REQ_LNG_RXSTATEREQ(1U)
#define S_REQ_LNG_RXPWRSTATE 24
#define M_REQ_LNG_RXPWRSTATE 0x3U
#define V_REQ_LNG_RXPWRSTATE(x) ((x) << S_REQ_LNG_RXPWRSTATE)
#define G_REQ_LNG_RXPWRSTATE(x) (((x) >> S_REQ_LNG_RXPWRSTATE) & M_REQ_LNG_RXPWRSTATE)
#define S_REQ_LNF_RXSTATEDONE 23
#define V_REQ_LNF_RXSTATEDONE(x) ((x) << S_REQ_LNF_RXSTATEDONE)
#define F_REQ_LNF_RXSTATEDONE V_REQ_LNF_RXSTATEDONE(1U)
#define S_REQ_LNF_RXSTATEREQ 22
#define V_REQ_LNF_RXSTATEREQ(x) ((x) << S_REQ_LNF_RXSTATEREQ)
#define F_REQ_LNF_RXSTATEREQ V_REQ_LNF_RXSTATEREQ(1U)
#define S_REQ_LNF_RXPWRSTATE 20
#define M_REQ_LNF_RXPWRSTATE 0x3U
#define V_REQ_LNF_RXPWRSTATE(x) ((x) << S_REQ_LNF_RXPWRSTATE)
#define G_REQ_LNF_RXPWRSTATE(x) (((x) >> S_REQ_LNF_RXPWRSTATE) & M_REQ_LNF_RXPWRSTATE)
#define S_REQ_LNE_RXSTATEDONE 19
#define V_REQ_LNE_RXSTATEDONE(x) ((x) << S_REQ_LNE_RXSTATEDONE)
#define F_REQ_LNE_RXSTATEDONE V_REQ_LNE_RXSTATEDONE(1U)
#define S_REQ_LNE_RXSTATEREQ 18
#define V_REQ_LNE_RXSTATEREQ(x) ((x) << S_REQ_LNE_RXSTATEREQ)
#define F_REQ_LNE_RXSTATEREQ V_REQ_LNE_RXSTATEREQ(1U)
#define S_REQ_LNE_RXPWRSTATE 16
#define M_REQ_LNE_RXPWRSTATE 0x3U
#define V_REQ_LNE_RXPWRSTATE(x) ((x) << S_REQ_LNE_RXPWRSTATE)
#define G_REQ_LNE_RXPWRSTATE(x) (((x) >> S_REQ_LNE_RXPWRSTATE) & M_REQ_LNE_RXPWRSTATE)
#define S_REQ_LND_RXSTATEDONE 15
#define V_REQ_LND_RXSTATEDONE(x) ((x) << S_REQ_LND_RXSTATEDONE)
#define F_REQ_LND_RXSTATEDONE V_REQ_LND_RXSTATEDONE(1U)
#define S_REQ_LND_RXSTATEREQ 14
#define V_REQ_LND_RXSTATEREQ(x) ((x) << S_REQ_LND_RXSTATEREQ)
#define F_REQ_LND_RXSTATEREQ V_REQ_LND_RXSTATEREQ(1U)
#define S_REQ_LND_RXPWRSTATE 12
#define M_REQ_LND_RXPWRSTATE 0x3U
#define V_REQ_LND_RXPWRSTATE(x) ((x) << S_REQ_LND_RXPWRSTATE)
#define G_REQ_LND_RXPWRSTATE(x) (((x) >> S_REQ_LND_RXPWRSTATE) & M_REQ_LND_RXPWRSTATE)
#define S_REQ_LNC_RXSTATEDONE 11
#define V_REQ_LNC_RXSTATEDONE(x) ((x) << S_REQ_LNC_RXSTATEDONE)
#define F_REQ_LNC_RXSTATEDONE V_REQ_LNC_RXSTATEDONE(1U)
#define S_REQ_LNC_RXSTATEREQ 10
#define V_REQ_LNC_RXSTATEREQ(x) ((x) << S_REQ_LNC_RXSTATEREQ)
#define F_REQ_LNC_RXSTATEREQ V_REQ_LNC_RXSTATEREQ(1U)
#define S_REQ_LNC_RXPWRSTATE 8
#define M_REQ_LNC_RXPWRSTATE 0x3U
#define V_REQ_LNC_RXPWRSTATE(x) ((x) << S_REQ_LNC_RXPWRSTATE)
#define G_REQ_LNC_RXPWRSTATE(x) (((x) >> S_REQ_LNC_RXPWRSTATE) & M_REQ_LNC_RXPWRSTATE)
#define S_REQ_LNB_RXSTATEDONE 7
#define V_REQ_LNB_RXSTATEDONE(x) ((x) << S_REQ_LNB_RXSTATEDONE)
#define F_REQ_LNB_RXSTATEDONE V_REQ_LNB_RXSTATEDONE(1U)
#define S_REQ_LNB_RXSTATEREQ 6
#define V_REQ_LNB_RXSTATEREQ(x) ((x) << S_REQ_LNB_RXSTATEREQ)
#define F_REQ_LNB_RXSTATEREQ V_REQ_LNB_RXSTATEREQ(1U)
#define S_REQ_LNB_RXPWRSTATE 4
#define M_REQ_LNB_RXPWRSTATE 0x3U
#define V_REQ_LNB_RXPWRSTATE(x) ((x) << S_REQ_LNB_RXPWRSTATE)
#define G_REQ_LNB_RXPWRSTATE(x) (((x) >> S_REQ_LNB_RXPWRSTATE) & M_REQ_LNB_RXPWRSTATE)
#define S_REQ_LNA_RXSTATEDONE 3
#define V_REQ_LNA_RXSTATEDONE(x) ((x) << S_REQ_LNA_RXSTATEDONE)
#define F_REQ_LNA_RXSTATEDONE V_REQ_LNA_RXSTATEDONE(1U)
#define S_REQ_LNA_RXSTATEREQ 2
#define V_REQ_LNA_RXSTATEREQ(x) ((x) << S_REQ_LNA_RXSTATEREQ)
#define F_REQ_LNA_RXSTATEREQ V_REQ_LNA_RXSTATEREQ(1U)
#define S_REQ_LNA_RXPWRSTATE 0
#define M_REQ_LNA_RXPWRSTATE 0x3U
#define V_REQ_LNA_RXPWRSTATE(x) ((x) << S_REQ_LNA_RXPWRSTATE)
#define G_REQ_LNA_RXPWRSTATE(x) (((x) >> S_REQ_LNA_RXPWRSTATE) & M_REQ_LNA_RXPWRSTATE)
#define A_PCIE_PHY_CURRXPWR 0x5ba4
#define S_T5_LNH_RXPWRSTATE 28
#define M_T5_LNH_RXPWRSTATE 0x7U
#define V_T5_LNH_RXPWRSTATE(x) ((x) << S_T5_LNH_RXPWRSTATE)
#define G_T5_LNH_RXPWRSTATE(x) (((x) >> S_T5_LNH_RXPWRSTATE) & M_T5_LNH_RXPWRSTATE)
#define S_T5_LNG_RXPWRSTATE 24
#define M_T5_LNG_RXPWRSTATE 0x7U
#define V_T5_LNG_RXPWRSTATE(x) ((x) << S_T5_LNG_RXPWRSTATE)
#define G_T5_LNG_RXPWRSTATE(x) (((x) >> S_T5_LNG_RXPWRSTATE) & M_T5_LNG_RXPWRSTATE)
#define S_T5_LNF_RXPWRSTATE 20
#define M_T5_LNF_RXPWRSTATE 0x7U
#define V_T5_LNF_RXPWRSTATE(x) ((x) << S_T5_LNF_RXPWRSTATE)
#define G_T5_LNF_RXPWRSTATE(x) (((x) >> S_T5_LNF_RXPWRSTATE) & M_T5_LNF_RXPWRSTATE)
#define S_T5_LNE_RXPWRSTATE 16
#define M_T5_LNE_RXPWRSTATE 0x7U
#define V_T5_LNE_RXPWRSTATE(x) ((x) << S_T5_LNE_RXPWRSTATE)
#define G_T5_LNE_RXPWRSTATE(x) (((x) >> S_T5_LNE_RXPWRSTATE) & M_T5_LNE_RXPWRSTATE)
#define S_T5_LND_RXPWRSTATE 12
#define M_T5_LND_RXPWRSTATE 0x7U
#define V_T5_LND_RXPWRSTATE(x) ((x) << S_T5_LND_RXPWRSTATE)
#define G_T5_LND_RXPWRSTATE(x) (((x) >> S_T5_LND_RXPWRSTATE) & M_T5_LND_RXPWRSTATE)
#define S_T5_LNC_RXPWRSTATE 8
#define M_T5_LNC_RXPWRSTATE 0x7U
#define V_T5_LNC_RXPWRSTATE(x) ((x) << S_T5_LNC_RXPWRSTATE)
#define G_T5_LNC_RXPWRSTATE(x) (((x) >> S_T5_LNC_RXPWRSTATE) & M_T5_LNC_RXPWRSTATE)
#define S_T5_LNB_RXPWRSTATE 4
#define M_T5_LNB_RXPWRSTATE 0x7U
#define V_T5_LNB_RXPWRSTATE(x) ((x) << S_T5_LNB_RXPWRSTATE)
#define G_T5_LNB_RXPWRSTATE(x) (((x) >> S_T5_LNB_RXPWRSTATE) & M_T5_LNB_RXPWRSTATE)
#define S_T5_LNA_RXPWRSTATE 0
#define M_T5_LNA_RXPWRSTATE 0x7U
#define V_T5_LNA_RXPWRSTATE(x) ((x) << S_T5_LNA_RXPWRSTATE)
#define G_T5_LNA_RXPWRSTATE(x) (((x) >> S_T5_LNA_RXPWRSTATE) & M_T5_LNA_RXPWRSTATE)
#define S_CUR_LNH_RXPWRSTATE 28
#define M_CUR_LNH_RXPWRSTATE 0x7U
#define V_CUR_LNH_RXPWRSTATE(x) ((x) << S_CUR_LNH_RXPWRSTATE)
#define G_CUR_LNH_RXPWRSTATE(x) (((x) >> S_CUR_LNH_RXPWRSTATE) & M_CUR_LNH_RXPWRSTATE)
#define S_CUR_LNG_RXPWRSTATE 24
#define M_CUR_LNG_RXPWRSTATE 0x7U
#define V_CUR_LNG_RXPWRSTATE(x) ((x) << S_CUR_LNG_RXPWRSTATE)
#define G_CUR_LNG_RXPWRSTATE(x) (((x) >> S_CUR_LNG_RXPWRSTATE) & M_CUR_LNG_RXPWRSTATE)
#define S_CUR_LNF_RXPWRSTATE 20
#define M_CUR_LNF_RXPWRSTATE 0x7U
#define V_CUR_LNF_RXPWRSTATE(x) ((x) << S_CUR_LNF_RXPWRSTATE)
#define G_CUR_LNF_RXPWRSTATE(x) (((x) >> S_CUR_LNF_RXPWRSTATE) & M_CUR_LNF_RXPWRSTATE)
#define S_CUR_LNE_RXPWRSTATE 16
#define M_CUR_LNE_RXPWRSTATE 0x7U
#define V_CUR_LNE_RXPWRSTATE(x) ((x) << S_CUR_LNE_RXPWRSTATE)
#define G_CUR_LNE_RXPWRSTATE(x) (((x) >> S_CUR_LNE_RXPWRSTATE) & M_CUR_LNE_RXPWRSTATE)
#define S_CUR_LND_RXPWRSTATE 12
#define M_CUR_LND_RXPWRSTATE 0x7U
#define V_CUR_LND_RXPWRSTATE(x) ((x) << S_CUR_LND_RXPWRSTATE)
#define G_CUR_LND_RXPWRSTATE(x) (((x) >> S_CUR_LND_RXPWRSTATE) & M_CUR_LND_RXPWRSTATE)
#define S_CUR_LNC_RXPWRSTATE 8
#define M_CUR_LNC_RXPWRSTATE 0x7U
#define V_CUR_LNC_RXPWRSTATE(x) ((x) << S_CUR_LNC_RXPWRSTATE)
#define G_CUR_LNC_RXPWRSTATE(x) (((x) >> S_CUR_LNC_RXPWRSTATE) & M_CUR_LNC_RXPWRSTATE)
#define S_CUR_LNB_RXPWRSTATE 4
#define M_CUR_LNB_RXPWRSTATE 0x7U
#define V_CUR_LNB_RXPWRSTATE(x) ((x) << S_CUR_LNB_RXPWRSTATE)
#define G_CUR_LNB_RXPWRSTATE(x) (((x) >> S_CUR_LNB_RXPWRSTATE) & M_CUR_LNB_RXPWRSTATE)
#define S_CUR_LNA_RXPWRSTATE 0
#define M_CUR_LNA_RXPWRSTATE 0x7U
#define V_CUR_LNA_RXPWRSTATE(x) ((x) << S_CUR_LNA_RXPWRSTATE)
#define G_CUR_LNA_RXPWRSTATE(x) (((x) >> S_CUR_LNA_RXPWRSTATE) & M_CUR_LNA_RXPWRSTATE)
#define A_PCIE_PHY_GEN3_AE0 0x5ba8
#define S_LND_STAT 28
#define M_LND_STAT 0x7U
#define V_LND_STAT(x) ((x) << S_LND_STAT)
#define G_LND_STAT(x) (((x) >> S_LND_STAT) & M_LND_STAT)
#define S_LND_CMD 24
#define M_LND_CMD 0x7U
#define V_LND_CMD(x) ((x) << S_LND_CMD)
#define G_LND_CMD(x) (((x) >> S_LND_CMD) & M_LND_CMD)
#define S_LNC_STAT 20
#define M_LNC_STAT 0x7U
#define V_LNC_STAT(x) ((x) << S_LNC_STAT)
#define G_LNC_STAT(x) (((x) >> S_LNC_STAT) & M_LNC_STAT)
#define S_LNC_CMD 16
#define M_LNC_CMD 0x7U
#define V_LNC_CMD(x) ((x) << S_LNC_CMD)
#define G_LNC_CMD(x) (((x) >> S_LNC_CMD) & M_LNC_CMD)
#define S_LNB_STAT 12
#define M_LNB_STAT 0x7U
#define V_LNB_STAT(x) ((x) << S_LNB_STAT)
#define G_LNB_STAT(x) (((x) >> S_LNB_STAT) & M_LNB_STAT)
#define S_LNB_CMD 8
#define M_LNB_CMD 0x7U
#define V_LNB_CMD(x) ((x) << S_LNB_CMD)
#define G_LNB_CMD(x) (((x) >> S_LNB_CMD) & M_LNB_CMD)
#define S_LNA_STAT 4
#define M_LNA_STAT 0x7U
#define V_LNA_STAT(x) ((x) << S_LNA_STAT)
#define G_LNA_STAT(x) (((x) >> S_LNA_STAT) & M_LNA_STAT)
#define S_LNA_CMD 0
#define M_LNA_CMD 0x7U
#define V_LNA_CMD(x) ((x) << S_LNA_CMD)
#define G_LNA_CMD(x) (((x) >> S_LNA_CMD) & M_LNA_CMD)
#define A_PCIE_PHY_GEN3_AE1 0x5bac
#define S_LNH_STAT 28
#define M_LNH_STAT 0x7U
#define V_LNH_STAT(x) ((x) << S_LNH_STAT)
#define G_LNH_STAT(x) (((x) >> S_LNH_STAT) & M_LNH_STAT)
#define S_LNH_CMD 24
#define M_LNH_CMD 0x7U
#define V_LNH_CMD(x) ((x) << S_LNH_CMD)
#define G_LNH_CMD(x) (((x) >> S_LNH_CMD) & M_LNH_CMD)
#define S_LNG_STAT 20
#define M_LNG_STAT 0x7U
#define V_LNG_STAT(x) ((x) << S_LNG_STAT)
#define G_LNG_STAT(x) (((x) >> S_LNG_STAT) & M_LNG_STAT)
#define S_LNG_CMD 16
#define M_LNG_CMD 0x7U
#define V_LNG_CMD(x) ((x) << S_LNG_CMD)
#define G_LNG_CMD(x) (((x) >> S_LNG_CMD) & M_LNG_CMD)
#define S_LNF_STAT 12
#define M_LNF_STAT 0x7U
#define V_LNF_STAT(x) ((x) << S_LNF_STAT)
#define G_LNF_STAT(x) (((x) >> S_LNF_STAT) & M_LNF_STAT)
#define S_LNF_CMD 8
#define M_LNF_CMD 0x7U
#define V_LNF_CMD(x) ((x) << S_LNF_CMD)
#define G_LNF_CMD(x) (((x) >> S_LNF_CMD) & M_LNF_CMD)
#define S_LNE_STAT 4
#define M_LNE_STAT 0x7U
#define V_LNE_STAT(x) ((x) << S_LNE_STAT)
#define G_LNE_STAT(x) (((x) >> S_LNE_STAT) & M_LNE_STAT)
#define S_LNE_CMD 0
#define M_LNE_CMD 0x7U
#define V_LNE_CMD(x) ((x) << S_LNE_CMD)
#define G_LNE_CMD(x) (((x) >> S_LNE_CMD) & M_LNE_CMD)
#define A_PCIE_PHY_FS_LF0 0x5bb0
#define S_LANE1LF 24
#define M_LANE1LF 0x3fU
#define V_LANE1LF(x) ((x) << S_LANE1LF)
#define G_LANE1LF(x) (((x) >> S_LANE1LF) & M_LANE1LF)
#define S_LANE1FS 16
#define M_LANE1FS 0x3fU
#define V_LANE1FS(x) ((x) << S_LANE1FS)
#define G_LANE1FS(x) (((x) >> S_LANE1FS) & M_LANE1FS)
#define S_LANE0LF 8
#define M_LANE0LF 0x3fU
#define V_LANE0LF(x) ((x) << S_LANE0LF)
#define G_LANE0LF(x) (((x) >> S_LANE0LF) & M_LANE0LF)
#define S_LANE0FS 0
#define M_LANE0FS 0x3fU
#define V_LANE0FS(x) ((x) << S_LANE0FS)
#define G_LANE0FS(x) (((x) >> S_LANE0FS) & M_LANE0FS)
#define A_PCIE_PHY_FS_LF1 0x5bb4
#define S_LANE3LF 24
#define M_LANE3LF 0x3fU
#define V_LANE3LF(x) ((x) << S_LANE3LF)
#define G_LANE3LF(x) (((x) >> S_LANE3LF) & M_LANE3LF)
#define S_LANE3FS 16
#define M_LANE3FS 0x3fU
#define V_LANE3FS(x) ((x) << S_LANE3FS)
#define G_LANE3FS(x) (((x) >> S_LANE3FS) & M_LANE3FS)
#define S_LANE2LF 8
#define M_LANE2LF 0x3fU
#define V_LANE2LF(x) ((x) << S_LANE2LF)
#define G_LANE2LF(x) (((x) >> S_LANE2LF) & M_LANE2LF)
#define S_LANE2FS 0
#define M_LANE2FS 0x3fU
#define V_LANE2FS(x) ((x) << S_LANE2FS)
#define G_LANE2FS(x) (((x) >> S_LANE2FS) & M_LANE2FS)
#define A_PCIE_PHY_FS_LF2 0x5bb8
#define S_LANE5LF 24
#define M_LANE5LF 0x3fU
#define V_LANE5LF(x) ((x) << S_LANE5LF)
#define G_LANE5LF(x) (((x) >> S_LANE5LF) & M_LANE5LF)
#define S_LANE5FS 16
#define M_LANE5FS 0x3fU
#define V_LANE5FS(x) ((x) << S_LANE5FS)
#define G_LANE5FS(x) (((x) >> S_LANE5FS) & M_LANE5FS)
#define S_LANE4LF 8
#define M_LANE4LF 0x3fU
#define V_LANE4LF(x) ((x) << S_LANE4LF)
#define G_LANE4LF(x) (((x) >> S_LANE4LF) & M_LANE4LF)
#define S_LANE4FS 0
#define M_LANE4FS 0x3fU
#define V_LANE4FS(x) ((x) << S_LANE4FS)
#define G_LANE4FS(x) (((x) >> S_LANE4FS) & M_LANE4FS)
#define A_PCIE_PHY_FS_LF3 0x5bbc
#define S_LANE7LF 24
#define M_LANE7LF 0x3fU
#define V_LANE7LF(x) ((x) << S_LANE7LF)
#define G_LANE7LF(x) (((x) >> S_LANE7LF) & M_LANE7LF)
#define S_LANE7FS 16
#define M_LANE7FS 0x3fU
#define V_LANE7FS(x) ((x) << S_LANE7FS)
#define G_LANE7FS(x) (((x) >> S_LANE7FS) & M_LANE7FS)
#define S_LANE6LF 8
#define M_LANE6LF 0x3fU
#define V_LANE6LF(x) ((x) << S_LANE6LF)
#define G_LANE6LF(x) (((x) >> S_LANE6LF) & M_LANE6LF)
#define S_LANE6FS 0
#define M_LANE6FS 0x3fU
#define V_LANE6FS(x) ((x) << S_LANE6FS)
#define G_LANE6FS(x) (((x) >> S_LANE6FS) & M_LANE6FS)
#define A_PCIE_PHY_PRESET_REQ 0x5bc0
#define S_COEFFDONE 16
#define V_COEFFDONE(x) ((x) << S_COEFFDONE)
#define F_COEFFDONE V_COEFFDONE(1U)
#define S_COEFFLANE 8
#define M_COEFFLANE 0x7U
#define V_COEFFLANE(x) ((x) << S_COEFFLANE)
#define G_COEFFLANE(x) (((x) >> S_COEFFLANE) & M_COEFFLANE)
#define S_COEFFSTART 0
#define V_COEFFSTART(x) ((x) << S_COEFFSTART)
#define F_COEFFSTART V_COEFFSTART(1U)
#define S_T6_COEFFLANE 8
#define M_T6_COEFFLANE 0xfU
#define V_T6_COEFFLANE(x) ((x) << S_T6_COEFFLANE)
#define G_T6_COEFFLANE(x) (((x) >> S_T6_COEFFLANE) & M_T6_COEFFLANE)
#define A_PCIE_PHY_PRESET_COEFF 0x5bc4
#define S_COEFF 0
#define M_COEFF 0x3ffffU
#define V_COEFF(x) ((x) << S_COEFF)
#define G_COEFF(x) (((x) >> S_COEFF) & M_COEFF)
#define A_PCIE_PHY_INDIR_REQ 0x5bf0
#define S_PHYENABLE 31
#define V_PHYENABLE(x) ((x) << S_PHYENABLE)
#define F_PHYENABLE V_PHYENABLE(1U)
#define S_PCIE_PHY_REGADDR 0
#define M_PCIE_PHY_REGADDR 0xffffU
#define V_PCIE_PHY_REGADDR(x) ((x) << S_PCIE_PHY_REGADDR)
#define G_PCIE_PHY_REGADDR(x) (((x) >> S_PCIE_PHY_REGADDR) & M_PCIE_PHY_REGADDR)
#define A_PCIE_PHY_INDIR_DATA 0x5bf4
#define A_PCIE_STATIC_SPARE1 0x5bf8
#define A_PCIE_STATIC_SPARE2 0x5bfc
#define A_PCIE_KDOORBELL_GTS_PF_BASE_LEN 0x5c10
#define S_KDB_PF_LEN 24
#define M_KDB_PF_LEN 0x1fU
#define V_KDB_PF_LEN(x) ((x) << S_KDB_PF_LEN)
#define G_KDB_PF_LEN(x) (((x) >> S_KDB_PF_LEN) & M_KDB_PF_LEN)
#define S_KDB_PF_BASEADDR 0
#define M_KDB_PF_BASEADDR 0xfffffU
#define V_KDB_PF_BASEADDR(x) ((x) << S_KDB_PF_BASEADDR)
#define G_KDB_PF_BASEADDR(x) (((x) >> S_KDB_PF_BASEADDR) & M_KDB_PF_BASEADDR)
#define A_PCIE_KDOORBELL_GTS_VF_BASE_LEN 0x5c14
#define S_KDB_VF_LEN 24
#define M_KDB_VF_LEN 0x1fU
#define V_KDB_VF_LEN(x) ((x) << S_KDB_VF_LEN)
#define G_KDB_VF_LEN(x) (((x) >> S_KDB_VF_LEN) & M_KDB_VF_LEN)
#define S_KDB_VF_BASEADDR 0
#define M_KDB_VF_BASEADDR 0xfffffU
#define V_KDB_VF_BASEADDR(x) ((x) << S_KDB_VF_BASEADDR)
#define G_KDB_VF_BASEADDR(x) (((x) >> S_KDB_VF_BASEADDR) & M_KDB_VF_BASEADDR)
#define A_PCIE_KDOORBELL_GTS_VF_OFFSET 0x5c18
#define S_KDB_VF_MODOFST 0
#define M_KDB_VF_MODOFST 0xfffU
#define V_KDB_VF_MODOFST(x) ((x) << S_KDB_VF_MODOFST)
#define G_KDB_VF_MODOFST(x) (((x) >> S_KDB_VF_MODOFST) & M_KDB_VF_MODOFST)
#define A_PCIE_PHY_REQRXPWR1 0x5c1c
#define S_REQ_LNP_RXSTATEDONE 31
#define V_REQ_LNP_RXSTATEDONE(x) ((x) << S_REQ_LNP_RXSTATEDONE)
#define F_REQ_LNP_RXSTATEDONE V_REQ_LNP_RXSTATEDONE(1U)
#define S_REQ_LNP_RXSTATEREQ 30
#define V_REQ_LNP_RXSTATEREQ(x) ((x) << S_REQ_LNP_RXSTATEREQ)
#define F_REQ_LNP_RXSTATEREQ V_REQ_LNP_RXSTATEREQ(1U)
#define S_REQ_LNP_RXPWRSTATE 28
#define M_REQ_LNP_RXPWRSTATE 0x3U
#define V_REQ_LNP_RXPWRSTATE(x) ((x) << S_REQ_LNP_RXPWRSTATE)
#define G_REQ_LNP_RXPWRSTATE(x) (((x) >> S_REQ_LNP_RXPWRSTATE) & M_REQ_LNP_RXPWRSTATE)
#define S_REQ_LNO_RXSTATEDONE 27
#define V_REQ_LNO_RXSTATEDONE(x) ((x) << S_REQ_LNO_RXSTATEDONE)
#define F_REQ_LNO_RXSTATEDONE V_REQ_LNO_RXSTATEDONE(1U)
#define S_REQ_LNO_RXSTATEREQ 26
#define V_REQ_LNO_RXSTATEREQ(x) ((x) << S_REQ_LNO_RXSTATEREQ)
#define F_REQ_LNO_RXSTATEREQ V_REQ_LNO_RXSTATEREQ(1U)
#define S_REQ_LNO_RXPWRSTATE 24
#define M_REQ_LNO_RXPWRSTATE 0x3U
#define V_REQ_LNO_RXPWRSTATE(x) ((x) << S_REQ_LNO_RXPWRSTATE)
#define G_REQ_LNO_RXPWRSTATE(x) (((x) >> S_REQ_LNO_RXPWRSTATE) & M_REQ_LNO_RXPWRSTATE)
#define S_REQ_LNN_RXSTATEDONE 23
#define V_REQ_LNN_RXSTATEDONE(x) ((x) << S_REQ_LNN_RXSTATEDONE)
#define F_REQ_LNN_RXSTATEDONE V_REQ_LNN_RXSTATEDONE(1U)
#define S_REQ_LNN_RXSTATEREQ 22
#define V_REQ_LNN_RXSTATEREQ(x) ((x) << S_REQ_LNN_RXSTATEREQ)
#define F_REQ_LNN_RXSTATEREQ V_REQ_LNN_RXSTATEREQ(1U)
#define S_REQ_LNN_RXPWRSTATE 20
#define M_REQ_LNN_RXPWRSTATE 0x3U
#define V_REQ_LNN_RXPWRSTATE(x) ((x) << S_REQ_LNN_RXPWRSTATE)
#define G_REQ_LNN_RXPWRSTATE(x) (((x) >> S_REQ_LNN_RXPWRSTATE) & M_REQ_LNN_RXPWRSTATE)
#define S_REQ_LNM_RXSTATEDONE 19
#define V_REQ_LNM_RXSTATEDONE(x) ((x) << S_REQ_LNM_RXSTATEDONE)
#define F_REQ_LNM_RXSTATEDONE V_REQ_LNM_RXSTATEDONE(1U)
#define S_REQ_LNM_RXSTATEREQ 18
#define V_REQ_LNM_RXSTATEREQ(x) ((x) << S_REQ_LNM_RXSTATEREQ)
#define F_REQ_LNM_RXSTATEREQ V_REQ_LNM_RXSTATEREQ(1U)
#define S_REQ_LNM_RXPWRSTATE 16
#define M_REQ_LNM_RXPWRSTATE 0x3U
#define V_REQ_LNM_RXPWRSTATE(x) ((x) << S_REQ_LNM_RXPWRSTATE)
#define G_REQ_LNM_RXPWRSTATE(x) (((x) >> S_REQ_LNM_RXPWRSTATE) & M_REQ_LNM_RXPWRSTATE)
#define S_REQ_LNL_RXSTATEDONE 15
#define V_REQ_LNL_RXSTATEDONE(x) ((x) << S_REQ_LNL_RXSTATEDONE)
#define F_REQ_LNL_RXSTATEDONE V_REQ_LNL_RXSTATEDONE(1U)
#define S_REQ_LNL_RXSTATEREQ 14
#define V_REQ_LNL_RXSTATEREQ(x) ((x) << S_REQ_LNL_RXSTATEREQ)
#define F_REQ_LNL_RXSTATEREQ V_REQ_LNL_RXSTATEREQ(1U)
#define S_REQ_LNL_RXPWRSTATE 12
#define M_REQ_LNL_RXPWRSTATE 0x3U
#define V_REQ_LNL_RXPWRSTATE(x) ((x) << S_REQ_LNL_RXPWRSTATE)
#define G_REQ_LNL_RXPWRSTATE(x) (((x) >> S_REQ_LNL_RXPWRSTATE) & M_REQ_LNL_RXPWRSTATE)
#define S_REQ_LNK_RXSTATEDONE 11
#define V_REQ_LNK_RXSTATEDONE(x) ((x) << S_REQ_LNK_RXSTATEDONE)
#define F_REQ_LNK_RXSTATEDONE V_REQ_LNK_RXSTATEDONE(1U)
#define S_REQ_LNK_RXSTATEREQ 10
#define V_REQ_LNK_RXSTATEREQ(x) ((x) << S_REQ_LNK_RXSTATEREQ)
#define F_REQ_LNK_RXSTATEREQ V_REQ_LNK_RXSTATEREQ(1U)
#define S_REQ_LNK_RXPWRSTATE 8
#define M_REQ_LNK_RXPWRSTATE 0x3U
#define V_REQ_LNK_RXPWRSTATE(x) ((x) << S_REQ_LNK_RXPWRSTATE)
#define G_REQ_LNK_RXPWRSTATE(x) (((x) >> S_REQ_LNK_RXPWRSTATE) & M_REQ_LNK_RXPWRSTATE)
#define S_REQ_LNJ_RXSTATEDONE 7
#define V_REQ_LNJ_RXSTATEDONE(x) ((x) << S_REQ_LNJ_RXSTATEDONE)
#define F_REQ_LNJ_RXSTATEDONE V_REQ_LNJ_RXSTATEDONE(1U)
#define S_REQ_LNJ_RXSTATEREQ 6
#define V_REQ_LNJ_RXSTATEREQ(x) ((x) << S_REQ_LNJ_RXSTATEREQ)
#define F_REQ_LNJ_RXSTATEREQ V_REQ_LNJ_RXSTATEREQ(1U)
#define S_REQ_LNJ_RXPWRSTATE 4
#define M_REQ_LNJ_RXPWRSTATE 0x3U
#define V_REQ_LNJ_RXPWRSTATE(x) ((x) << S_REQ_LNJ_RXPWRSTATE)
#define G_REQ_LNJ_RXPWRSTATE(x) (((x) >> S_REQ_LNJ_RXPWRSTATE) & M_REQ_LNJ_RXPWRSTATE)
#define S_REQ_LNI_RXSTATEDONE 3
#define V_REQ_LNI_RXSTATEDONE(x) ((x) << S_REQ_LNI_RXSTATEDONE)
#define F_REQ_LNI_RXSTATEDONE V_REQ_LNI_RXSTATEDONE(1U)
#define S_REQ_LNI_RXSTATEREQ 2
#define V_REQ_LNI_RXSTATEREQ(x) ((x) << S_REQ_LNI_RXSTATEREQ)
#define F_REQ_LNI_RXSTATEREQ V_REQ_LNI_RXSTATEREQ(1U)
#define S_REQ_LNI_RXPWRSTATE 0
#define M_REQ_LNI_RXPWRSTATE 0x3U
#define V_REQ_LNI_RXPWRSTATE(x) ((x) << S_REQ_LNI_RXPWRSTATE)
#define G_REQ_LNI_RXPWRSTATE(x) (((x) >> S_REQ_LNI_RXPWRSTATE) & M_REQ_LNI_RXPWRSTATE)
#define A_PCIE_PHY_CURRXPWR1 0x5c20
#define S_CUR_LNP_RXPWRSTATE 28
#define M_CUR_LNP_RXPWRSTATE 0x7U
#define V_CUR_LNP_RXPWRSTATE(x) ((x) << S_CUR_LNP_RXPWRSTATE)
#define G_CUR_LNP_RXPWRSTATE(x) (((x) >> S_CUR_LNP_RXPWRSTATE) & M_CUR_LNP_RXPWRSTATE)
#define S_CUR_LNO_RXPWRSTATE 24
#define M_CUR_LNO_RXPWRSTATE 0x7U
#define V_CUR_LNO_RXPWRSTATE(x) ((x) << S_CUR_LNO_RXPWRSTATE)
#define G_CUR_LNO_RXPWRSTATE(x) (((x) >> S_CUR_LNO_RXPWRSTATE) & M_CUR_LNO_RXPWRSTATE)
#define S_CUR_LNN_RXPWRSTATE 20
#define M_CUR_LNN_RXPWRSTATE 0x7U
#define V_CUR_LNN_RXPWRSTATE(x) ((x) << S_CUR_LNN_RXPWRSTATE)
#define G_CUR_LNN_RXPWRSTATE(x) (((x) >> S_CUR_LNN_RXPWRSTATE) & M_CUR_LNN_RXPWRSTATE)
#define S_CUR_LNM_RXPWRSTATE 16
#define M_CUR_LNM_RXPWRSTATE 0x7U
#define V_CUR_LNM_RXPWRSTATE(x) ((x) << S_CUR_LNM_RXPWRSTATE)
#define G_CUR_LNM_RXPWRSTATE(x) (((x) >> S_CUR_LNM_RXPWRSTATE) & M_CUR_LNM_RXPWRSTATE)
#define S_CUR_LNL_RXPWRSTATE 12
#define M_CUR_LNL_RXPWRSTATE 0x7U
#define V_CUR_LNL_RXPWRSTATE(x) ((x) << S_CUR_LNL_RXPWRSTATE)
#define G_CUR_LNL_RXPWRSTATE(x) (((x) >> S_CUR_LNL_RXPWRSTATE) & M_CUR_LNL_RXPWRSTATE)
#define S_CUR_LNK_RXPWRSTATE 8
#define M_CUR_LNK_RXPWRSTATE 0x7U
#define V_CUR_LNK_RXPWRSTATE(x) ((x) << S_CUR_LNK_RXPWRSTATE)
#define G_CUR_LNK_RXPWRSTATE(x) (((x) >> S_CUR_LNK_RXPWRSTATE) & M_CUR_LNK_RXPWRSTATE)
#define S_CUR_LNJ_RXPWRSTATE 4
#define M_CUR_LNJ_RXPWRSTATE 0x7U
#define V_CUR_LNJ_RXPWRSTATE(x) ((x) << S_CUR_LNJ_RXPWRSTATE)
#define G_CUR_LNJ_RXPWRSTATE(x) (((x) >> S_CUR_LNJ_RXPWRSTATE) & M_CUR_LNJ_RXPWRSTATE)
#define S_CUR_LNI_RXPWRSTATE 0
#define M_CUR_LNI_RXPWRSTATE 0x7U
#define V_CUR_LNI_RXPWRSTATE(x) ((x) << S_CUR_LNI_RXPWRSTATE)
#define G_CUR_LNI_RXPWRSTATE(x) (((x) >> S_CUR_LNI_RXPWRSTATE) & M_CUR_LNI_RXPWRSTATE)
#define A_PCIE_PHY_GEN3_AE2 0x5c24
#define S_LNL_STAT 28
#define M_LNL_STAT 0x7U
#define V_LNL_STAT(x) ((x) << S_LNL_STAT)
#define G_LNL_STAT(x) (((x) >> S_LNL_STAT) & M_LNL_STAT)
#define S_LNL_CMD 24
#define M_LNL_CMD 0x7U
#define V_LNL_CMD(x) ((x) << S_LNL_CMD)
#define G_LNL_CMD(x) (((x) >> S_LNL_CMD) & M_LNL_CMD)
#define S_LNK_STAT 20
#define M_LNK_STAT 0x7U
#define V_LNK_STAT(x) ((x) << S_LNK_STAT)
#define G_LNK_STAT(x) (((x) >> S_LNK_STAT) & M_LNK_STAT)
#define S_LNK_CMD 16
#define M_LNK_CMD 0x7U
#define V_LNK_CMD(x) ((x) << S_LNK_CMD)
#define G_LNK_CMD(x) (((x) >> S_LNK_CMD) & M_LNK_CMD)
#define S_LNJ_STAT 12
#define M_LNJ_STAT 0x7U
#define V_LNJ_STAT(x) ((x) << S_LNJ_STAT)
#define G_LNJ_STAT(x) (((x) >> S_LNJ_STAT) & M_LNJ_STAT)
#define S_LNJ_CMD 8
#define M_LNJ_CMD 0x7U
#define V_LNJ_CMD(x) ((x) << S_LNJ_CMD)
#define G_LNJ_CMD(x) (((x) >> S_LNJ_CMD) & M_LNJ_CMD)
#define S_LNI_STAT 4
#define M_LNI_STAT 0x7U
#define V_LNI_STAT(x) ((x) << S_LNI_STAT)
#define G_LNI_STAT(x) (((x) >> S_LNI_STAT) & M_LNI_STAT)
#define S_LNI_CMD 0
#define M_LNI_CMD 0x7U
#define V_LNI_CMD(x) ((x) << S_LNI_CMD)
#define G_LNI_CMD(x) (((x) >> S_LNI_CMD) & M_LNI_CMD)
#define A_PCIE_PHY_GEN3_AE3 0x5c28
#define S_LNP_STAT 28
#define M_LNP_STAT 0x7U
#define V_LNP_STAT(x) ((x) << S_LNP_STAT)
#define G_LNP_STAT(x) (((x) >> S_LNP_STAT) & M_LNP_STAT)
#define S_LNP_CMD 24
#define M_LNP_CMD 0x7U
#define V_LNP_CMD(x) ((x) << S_LNP_CMD)
#define G_LNP_CMD(x) (((x) >> S_LNP_CMD) & M_LNP_CMD)
#define S_LNO_STAT 20
#define M_LNO_STAT 0x7U
#define V_LNO_STAT(x) ((x) << S_LNO_STAT)
#define G_LNO_STAT(x) (((x) >> S_LNO_STAT) & M_LNO_STAT)
#define S_LNO_CMD 16
#define M_LNO_CMD 0x7U
#define V_LNO_CMD(x) ((x) << S_LNO_CMD)
#define G_LNO_CMD(x) (((x) >> S_LNO_CMD) & M_LNO_CMD)
#define S_LNN_STAT 12
#define M_LNN_STAT 0x7U
#define V_LNN_STAT(x) ((x) << S_LNN_STAT)
#define G_LNN_STAT(x) (((x) >> S_LNN_STAT) & M_LNN_STAT)
#define S_LNN_CMD 8
#define M_LNN_CMD 0x7U
#define V_LNN_CMD(x) ((x) << S_LNN_CMD)
#define G_LNN_CMD(x) (((x) >> S_LNN_CMD) & M_LNN_CMD)
#define S_LNM_STAT 4
#define M_LNM_STAT 0x7U
#define V_LNM_STAT(x) ((x) << S_LNM_STAT)
#define G_LNM_STAT(x) (((x) >> S_LNM_STAT) & M_LNM_STAT)
#define S_LNM_CMD 0
#define M_LNM_CMD 0x7U
#define V_LNM_CMD(x) ((x) << S_LNM_CMD)
#define G_LNM_CMD(x) (((x) >> S_LNM_CMD) & M_LNM_CMD)
#define A_PCIE_PHY_FS_LF4 0x5c2c
#define S_LANE9LF 24
#define M_LANE9LF 0x3fU
#define V_LANE9LF(x) ((x) << S_LANE9LF)
#define G_LANE9LF(x) (((x) >> S_LANE9LF) & M_LANE9LF)
#define S_LANE9FS 16
#define M_LANE9FS 0x3fU
#define V_LANE9FS(x) ((x) << S_LANE9FS)
#define G_LANE9FS(x) (((x) >> S_LANE9FS) & M_LANE9FS)
#define S_LANE8LF 8
#define M_LANE8LF 0x3fU
#define V_LANE8LF(x) ((x) << S_LANE8LF)
#define G_LANE8LF(x) (((x) >> S_LANE8LF) & M_LANE8LF)
#define S_LANE8FS 0
#define M_LANE8FS 0x3fU
#define V_LANE8FS(x) ((x) << S_LANE8FS)
#define G_LANE8FS(x) (((x) >> S_LANE8FS) & M_LANE8FS)
#define A_PCIE_PHY_FS_LF5 0x5c30
#define S_LANE11LF 24
#define M_LANE11LF 0x3fU
#define V_LANE11LF(x) ((x) << S_LANE11LF)
#define G_LANE11LF(x) (((x) >> S_LANE11LF) & M_LANE11LF)
#define S_LANE11FS 16
#define M_LANE11FS 0x3fU
#define V_LANE11FS(x) ((x) << S_LANE11FS)
#define G_LANE11FS(x) (((x) >> S_LANE11FS) & M_LANE11FS)
#define S_LANE10LF 8
#define M_LANE10LF 0x3fU
#define V_LANE10LF(x) ((x) << S_LANE10LF)
#define G_LANE10LF(x) (((x) >> S_LANE10LF) & M_LANE10LF)
#define S_LANE10FS 0
#define M_LANE10FS 0x3fU
#define V_LANE10FS(x) ((x) << S_LANE10FS)
#define G_LANE10FS(x) (((x) >> S_LANE10FS) & M_LANE10FS)
#define A_PCIE_PHY_FS_LF6 0x5c34
#define S_LANE13LF 24
#define M_LANE13LF 0x3fU
#define V_LANE13LF(x) ((x) << S_LANE13LF)
#define G_LANE13LF(x) (((x) >> S_LANE13LF) & M_LANE13LF)
#define S_LANE13FS 16
#define M_LANE13FS 0x3fU
#define V_LANE13FS(x) ((x) << S_LANE13FS)
#define G_LANE13FS(x) (((x) >> S_LANE13FS) & M_LANE13FS)
#define S_LANE12LF 8
#define M_LANE12LF 0x3fU
#define V_LANE12LF(x) ((x) << S_LANE12LF)
#define G_LANE12LF(x) (((x) >> S_LANE12LF) & M_LANE12LF)
#define S_LANE12FS 0
#define M_LANE12FS 0x3fU
#define V_LANE12FS(x) ((x) << S_LANE12FS)
#define G_LANE12FS(x) (((x) >> S_LANE12FS) & M_LANE12FS)
#define A_PCIE_PHY_FS_LF7 0x5c38
#define S_LANE15LF 24
#define M_LANE15LF 0x3fU
#define V_LANE15LF(x) ((x) << S_LANE15LF)
#define G_LANE15LF(x) (((x) >> S_LANE15LF) & M_LANE15LF)
#define S_LANE15FS 16
#define M_LANE15FS 0x3fU
#define V_LANE15FS(x) ((x) << S_LANE15FS)
#define G_LANE15FS(x) (((x) >> S_LANE15FS) & M_LANE15FS)
#define S_LANE14LF 8
#define M_LANE14LF 0x3fU
#define V_LANE14LF(x) ((x) << S_LANE14LF)
#define G_LANE14LF(x) (((x) >> S_LANE14LF) & M_LANE14LF)
#define S_LANE14FS 0
#define M_LANE14FS 0x3fU
#define V_LANE14FS(x) ((x) << S_LANE14FS)
#define G_LANE14FS(x) (((x) >> S_LANE14FS) & M_LANE14FS)
#define A_PCIE_MULTI_PHY_INDIR_REQ 0x5c3c
#define S_PHY_REG_ENABLE 31
#define V_PHY_REG_ENABLE(x) ((x) << S_PHY_REG_ENABLE)
#define F_PHY_REG_ENABLE V_PHY_REG_ENABLE(1U)
#define S_PHY_REG_SELECT 22
#define M_PHY_REG_SELECT 0x3U
#define V_PHY_REG_SELECT(x) ((x) << S_PHY_REG_SELECT)
#define G_PHY_REG_SELECT(x) (((x) >> S_PHY_REG_SELECT) & M_PHY_REG_SELECT)
#define S_PHY_REG_REGADDR 0
#define M_PHY_REG_REGADDR 0xffffU
#define V_PHY_REG_REGADDR(x) ((x) << S_PHY_REG_REGADDR)
#define G_PHY_REG_REGADDR(x) (((x) >> S_PHY_REG_REGADDR) & M_PHY_REG_REGADDR)
#define A_PCIE_MULTI_PHY_INDIR_DATA 0x5c40
#define S_PHY_REG_DATA 0
#define M_PHY_REG_DATA 0xffffU
#define V_PHY_REG_DATA(x) ((x) << S_PHY_REG_DATA)
#define G_PHY_REG_DATA(x) (((x) >> S_PHY_REG_DATA) & M_PHY_REG_DATA)
#define A_PCIE_VF_INT_INDIR_REQ 0x5c44
#define S_ENABLE_VF 24
#define V_ENABLE_VF(x) ((x) << S_ENABLE_VF)
#define F_ENABLE_VF V_ENABLE_VF(1U)
#define S_AI_VF 23
#define V_AI_VF(x) ((x) << S_AI_VF)
#define F_AI_VF V_AI_VF(1U)
#define S_VFID_PCIE 0
#define M_VFID_PCIE 0x3ffU
#define V_VFID_PCIE(x) ((x) << S_VFID_PCIE)
#define G_VFID_PCIE(x) (((x) >> S_VFID_PCIE) & M_VFID_PCIE)
#define A_PCIE_VF_INT_INDIR_DATA 0x5c48
#define A_PCIE_VF_256_INT_CFG2 0x5c4c
#define A_PCIE_VF_MSI_EN_4 0x5e50
#define A_PCIE_VF_MSI_EN_5 0x5e54
#define A_PCIE_VF_MSI_EN_6 0x5e58
#define A_PCIE_VF_MSI_EN_7 0x5e5c
#define A_PCIE_VF_MSIX_EN_4 0x5e60
#define A_PCIE_VF_MSIX_EN_5 0x5e64
#define A_PCIE_VF_MSIX_EN_6 0x5e68
#define A_PCIE_VF_MSIX_EN_7 0x5e6c
#define A_PCIE_FLR_VF4_STATUS 0x5e70
#define A_PCIE_FLR_VF5_STATUS 0x5e74
#define A_PCIE_FLR_VF6_STATUS 0x5e78
#define A_PCIE_FLR_VF7_STATUS 0x5e7c
#define A_T6_PCIE_BUS_MST_STAT_4 0x5e80
#define A_T6_PCIE_BUS_MST_STAT_5 0x5e84
#define A_T6_PCIE_BUS_MST_STAT_6 0x5e88
#define A_T6_PCIE_BUS_MST_STAT_7 0x5e8c
#define A_PCIE_BUS_MST_STAT_8 0x5e90
#define S_BUSMST_263_256 0
#define M_BUSMST_263_256 0xffU
#define V_BUSMST_263_256(x) ((x) << S_BUSMST_263_256)
#define G_BUSMST_263_256(x) (((x) >> S_BUSMST_263_256) & M_BUSMST_263_256)
#define A_PCIE_TGT_SKID_FIFO 0x5e94
#define S_HDRFREECNT 16
#define M_HDRFREECNT 0xfffU
#define V_HDRFREECNT(x) ((x) << S_HDRFREECNT)
#define G_HDRFREECNT(x) (((x) >> S_HDRFREECNT) & M_HDRFREECNT)
#define S_DATAFREECNT 0
#define M_DATAFREECNT 0xfffU
#define V_DATAFREECNT(x) ((x) << S_DATAFREECNT)
#define G_DATAFREECNT(x) (((x) >> S_DATAFREECNT) & M_DATAFREECNT)
#define A_T6_PCIE_RSP_ERR_STAT_4 0x5ea0
#define A_T6_PCIE_RSP_ERR_STAT_5 0x5ea4
#define A_T6_PCIE_RSP_ERR_STAT_6 0x5ea8
#define A_T6_PCIE_RSP_ERR_STAT_7 0x5eac
#define A_PCIE_RSP_ERR_STAT_8 0x5eb0
#define S_RSPERR_263_256 0
#define M_RSPERR_263_256 0xffU
#define V_RSPERR_263_256(x) ((x) << S_RSPERR_263_256)
#define G_RSPERR_263_256(x) (((x) >> S_RSPERR_263_256) & M_RSPERR_263_256)
#define A_PCIE_PHY_STAT1 0x5ec0
#define S_PHY0_RTUNE_ACK 31
#define V_PHY0_RTUNE_ACK(x) ((x) << S_PHY0_RTUNE_ACK)
#define F_PHY0_RTUNE_ACK V_PHY0_RTUNE_ACK(1U)
#define S_PHY1_RTUNE_ACK 30
#define V_PHY1_RTUNE_ACK(x) ((x) << S_PHY1_RTUNE_ACK)
#define F_PHY1_RTUNE_ACK V_PHY1_RTUNE_ACK(1U)
#define A_PCIE_PHY_CTRL1 0x5ec4
#define S_PHY0_RTUNE_REQ 31
#define V_PHY0_RTUNE_REQ(x) ((x) << S_PHY0_RTUNE_REQ)
#define F_PHY0_RTUNE_REQ V_PHY0_RTUNE_REQ(1U)
#define S_PHY1_RTUNE_REQ 30
#define V_PHY1_RTUNE_REQ(x) ((x) << S_PHY1_RTUNE_REQ)
#define F_PHY1_RTUNE_REQ V_PHY1_RTUNE_REQ(1U)
#define S_TXDEEMPH_GEN1 16
#define M_TXDEEMPH_GEN1 0xffU
#define V_TXDEEMPH_GEN1(x) ((x) << S_TXDEEMPH_GEN1)
#define G_TXDEEMPH_GEN1(x) (((x) >> S_TXDEEMPH_GEN1) & M_TXDEEMPH_GEN1)
#define S_TXDEEMPH_GEN2_3P5DB 8
#define M_TXDEEMPH_GEN2_3P5DB 0xffU
#define V_TXDEEMPH_GEN2_3P5DB(x) ((x) << S_TXDEEMPH_GEN2_3P5DB)
#define G_TXDEEMPH_GEN2_3P5DB(x) (((x) >> S_TXDEEMPH_GEN2_3P5DB) & M_TXDEEMPH_GEN2_3P5DB)
#define S_TXDEEMPH_GEN2_6DB 0
#define M_TXDEEMPH_GEN2_6DB 0xffU
#define V_TXDEEMPH_GEN2_6DB(x) ((x) << S_TXDEEMPH_GEN2_6DB)
#define G_TXDEEMPH_GEN2_6DB(x) (((x) >> S_TXDEEMPH_GEN2_6DB) & M_TXDEEMPH_GEN2_6DB)
#define A_PCIE_PCIE_SPARE0 0x5ec8
#define A_PCIE_RESET_STAT 0x5ecc
#define S_PON_RST_STATE_FLAG 11
#define V_PON_RST_STATE_FLAG(x) ((x) << S_PON_RST_STATE_FLAG)
#define F_PON_RST_STATE_FLAG V_PON_RST_STATE_FLAG(1U)
#define S_BUS_RST_STATE_FLAG 10
#define V_BUS_RST_STATE_FLAG(x) ((x) << S_BUS_RST_STATE_FLAG)
#define F_BUS_RST_STATE_FLAG V_BUS_RST_STATE_FLAG(1U)
#define S_DL_DOWN_PCIECRST_MODE0_STATE_FLAG 9
#define V_DL_DOWN_PCIECRST_MODE0_STATE_FLAG(x) ((x) << S_DL_DOWN_PCIECRST_MODE0_STATE_FLAG)
#define F_DL_DOWN_PCIECRST_MODE0_STATE_FLAG V_DL_DOWN_PCIECRST_MODE0_STATE_FLAG(1U)
#define S_DL_DOWN_PCIECRST_MODE1_STATE_FLAG 8
#define V_DL_DOWN_PCIECRST_MODE1_STATE_FLAG(x) ((x) << S_DL_DOWN_PCIECRST_MODE1_STATE_FLAG)
#define F_DL_DOWN_PCIECRST_MODE1_STATE_FLAG V_DL_DOWN_PCIECRST_MODE1_STATE_FLAG(1U)
#define S_PCIE_WARM_RST_MODE0_STATE_FLAG 7
#define V_PCIE_WARM_RST_MODE0_STATE_FLAG(x) ((x) << S_PCIE_WARM_RST_MODE0_STATE_FLAG)
#define F_PCIE_WARM_RST_MODE0_STATE_FLAG V_PCIE_WARM_RST_MODE0_STATE_FLAG(1U)
#define S_PCIE_WARM_RST_MODE1_STATE_FLAG 6
#define V_PCIE_WARM_RST_MODE1_STATE_FLAG(x) ((x) << S_PCIE_WARM_RST_MODE1_STATE_FLAG)
#define F_PCIE_WARM_RST_MODE1_STATE_FLAG V_PCIE_WARM_RST_MODE1_STATE_FLAG(1U)
#define S_PIO_WARM_RST_MODE0_STATE_FLAG 5
#define V_PIO_WARM_RST_MODE0_STATE_FLAG(x) ((x) << S_PIO_WARM_RST_MODE0_STATE_FLAG)
#define F_PIO_WARM_RST_MODE0_STATE_FLAG V_PIO_WARM_RST_MODE0_STATE_FLAG(1U)
#define S_PIO_WARM_RST_MODE1_STATE_FLAG 4
#define V_PIO_WARM_RST_MODE1_STATE_FLAG(x) ((x) << S_PIO_WARM_RST_MODE1_STATE_FLAG)
#define F_PIO_WARM_RST_MODE1_STATE_FLAG V_PIO_WARM_RST_MODE1_STATE_FLAG(1U)
#define S_LASTRESETSTATE 0
#define M_LASTRESETSTATE 0x7U
#define V_LASTRESETSTATE(x) ((x) << S_LASTRESETSTATE)
#define G_LASTRESETSTATE(x) (((x) >> S_LASTRESETSTATE) & M_LASTRESETSTATE)
#define A_PCIE_FUNC_DSTATE 0x5ed0
#define S_PF7_DSTATE 21
#define M_PF7_DSTATE 0x7U
#define V_PF7_DSTATE(x) ((x) << S_PF7_DSTATE)
#define G_PF7_DSTATE(x) (((x) >> S_PF7_DSTATE) & M_PF7_DSTATE)
#define S_PF6_DSTATE 18
#define M_PF6_DSTATE 0x7U
#define V_PF6_DSTATE(x) ((x) << S_PF6_DSTATE)
#define G_PF6_DSTATE(x) (((x) >> S_PF6_DSTATE) & M_PF6_DSTATE)
#define S_PF5_DSTATE 15
#define M_PF5_DSTATE 0x7U
#define V_PF5_DSTATE(x) ((x) << S_PF5_DSTATE)
#define G_PF5_DSTATE(x) (((x) >> S_PF5_DSTATE) & M_PF5_DSTATE)
#define S_PF4_DSTATE 12
#define M_PF4_DSTATE 0x7U
#define V_PF4_DSTATE(x) ((x) << S_PF4_DSTATE)
#define G_PF4_DSTATE(x) (((x) >> S_PF4_DSTATE) & M_PF4_DSTATE)
#define S_PF3_DSTATE 9
#define M_PF3_DSTATE 0x7U
#define V_PF3_DSTATE(x) ((x) << S_PF3_DSTATE)
#define G_PF3_DSTATE(x) (((x) >> S_PF3_DSTATE) & M_PF3_DSTATE)
#define S_PF2_DSTATE 6
#define M_PF2_DSTATE 0x7U
#define V_PF2_DSTATE(x) ((x) << S_PF2_DSTATE)
#define G_PF2_DSTATE(x) (((x) >> S_PF2_DSTATE) & M_PF2_DSTATE)
#define S_PF1_DSTATE 3
#define M_PF1_DSTATE 0x7U
#define V_PF1_DSTATE(x) ((x) << S_PF1_DSTATE)
#define G_PF1_DSTATE(x) (((x) >> S_PF1_DSTATE) & M_PF1_DSTATE)
#define S_PF0_DSTATE 0
#define M_PF0_DSTATE 0x7U
#define V_PF0_DSTATE(x) ((x) << S_PF0_DSTATE)
#define G_PF0_DSTATE(x) (((x) >> S_PF0_DSTATE) & M_PF0_DSTATE)
#define A_PCIE_DEBUG_ADDR_RANGE1 0x5ee0
#define A_PCIE_DEBUG_ADDR_RANGE2 0x5ef0
#define A_PCIE_DEBUG_ADDR_RANGE_CNT 0x5f00
#define A_PCIE_PDEBUG_REG_0X0 0x0
#define A_PCIE_PDEBUG_REG_0X1 0x1
#define A_PCIE_PDEBUG_REG_0X2 0x2
#define S_TAGQ_CH0_TAGS_USED 11
#define M_TAGQ_CH0_TAGS_USED 0xffU
#define V_TAGQ_CH0_TAGS_USED(x) ((x) << S_TAGQ_CH0_TAGS_USED)
#define G_TAGQ_CH0_TAGS_USED(x) (((x) >> S_TAGQ_CH0_TAGS_USED) & M_TAGQ_CH0_TAGS_USED)
#define S_REQ_CH0_DATA_EMPTY 10
#define V_REQ_CH0_DATA_EMPTY(x) ((x) << S_REQ_CH0_DATA_EMPTY)
#define F_REQ_CH0_DATA_EMPTY V_REQ_CH0_DATA_EMPTY(1U)
#define S_RDQ_CH0_REQ_EMPTY 9
#define V_RDQ_CH0_REQ_EMPTY(x) ((x) << S_RDQ_CH0_REQ_EMPTY)
#define F_RDQ_CH0_REQ_EMPTY V_RDQ_CH0_REQ_EMPTY(1U)
#define S_REQ_CTL_RD_CH0_WAIT_FOR_TAGTQ 8
#define V_REQ_CTL_RD_CH0_WAIT_FOR_TAGTQ(x) ((x) << S_REQ_CTL_RD_CH0_WAIT_FOR_TAGTQ)
#define F_REQ_CTL_RD_CH0_WAIT_FOR_TAGTQ V_REQ_CTL_RD_CH0_WAIT_FOR_TAGTQ(1U)
#define S_REQ_CTL_RD_CH0_WAIT_FOR_CMD 7
#define V_REQ_CTL_RD_CH0_WAIT_FOR_CMD(x) ((x) << S_REQ_CTL_RD_CH0_WAIT_FOR_CMD)
#define F_REQ_CTL_RD_CH0_WAIT_FOR_CMD V_REQ_CTL_RD_CH0_WAIT_FOR_CMD(1U)
#define S_REQ_CTL_RD_CH0_WAIT_FOR_DATA_MEM 6
#define V_REQ_CTL_RD_CH0_WAIT_FOR_DATA_MEM(x) ((x) << S_REQ_CTL_RD_CH0_WAIT_FOR_DATA_MEM)
#define F_REQ_CTL_RD_CH0_WAIT_FOR_DATA_MEM V_REQ_CTL_RD_CH0_WAIT_FOR_DATA_MEM(1U)
#define S_REQ_CTL_RD_CH0_WAIT_FOR_RDQ 5
#define V_REQ_CTL_RD_CH0_WAIT_FOR_RDQ(x) ((x) << S_REQ_CTL_RD_CH0_WAIT_FOR_RDQ)
#define F_REQ_CTL_RD_CH0_WAIT_FOR_RDQ V_REQ_CTL_RD_CH0_WAIT_FOR_RDQ(1U)
#define S_REQ_CTL_RD_CH0_WAIT_FOR_TXN_DISABLE_FIFO 4
#define V_REQ_CTL_RD_CH0_WAIT_FOR_TXN_DISABLE_FIFO(x) ((x) << S_REQ_CTL_RD_CH0_WAIT_FOR_TXN_DISABLE_FIFO)
#define F_REQ_CTL_RD_CH0_WAIT_FOR_TXN_DISABLE_FIFO V_REQ_CTL_RD_CH0_WAIT_FOR_TXN_DISABLE_FIFO(1U)
#define S_REQ_CTL_RD_CH0_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_RD_CH0_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH0_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_RD_CH0_EXIT_BOT_VLD_STARTED V_REQ_CTL_RD_CH0_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH0_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_RD_CH0_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH0_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_RD_CH0_EXIT_TOP_VLD_STARTED V_REQ_CTL_RD_CH0_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH0_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_RD_CH0_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_RD_CH0_WAIT_FOR_PAUSE)
#define F_REQ_CTL_RD_CH0_WAIT_FOR_PAUSE V_REQ_CTL_RD_CH0_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_RD_CH0_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_RD_CH0_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_RD_CH0_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_RD_CH0_WAIT_FOR_FIFO_DATA V_REQ_CTL_RD_CH0_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0X3 0x3
#define S_TAGQ_CH1_TAGS_USED 11
#define M_TAGQ_CH1_TAGS_USED 0xffU
#define V_TAGQ_CH1_TAGS_USED(x) ((x) << S_TAGQ_CH1_TAGS_USED)
#define G_TAGQ_CH1_TAGS_USED(x) (((x) >> S_TAGQ_CH1_TAGS_USED) & M_TAGQ_CH1_TAGS_USED)
#define S_REQ_CH1_DATA_EMPTY 10
#define V_REQ_CH1_DATA_EMPTY(x) ((x) << S_REQ_CH1_DATA_EMPTY)
#define F_REQ_CH1_DATA_EMPTY V_REQ_CH1_DATA_EMPTY(1U)
#define S_RDQ_CH1_REQ_EMPTY 9
#define V_RDQ_CH1_REQ_EMPTY(x) ((x) << S_RDQ_CH1_REQ_EMPTY)
#define F_RDQ_CH1_REQ_EMPTY V_RDQ_CH1_REQ_EMPTY(1U)
#define S_REQ_CTL_RD_CH1_WAIT_FOR_TAGTQ 8
#define V_REQ_CTL_RD_CH1_WAIT_FOR_TAGTQ(x) ((x) << S_REQ_CTL_RD_CH1_WAIT_FOR_TAGTQ)
#define F_REQ_CTL_RD_CH1_WAIT_FOR_TAGTQ V_REQ_CTL_RD_CH1_WAIT_FOR_TAGTQ(1U)
#define S_REQ_CTL_RD_CH1_WAIT_FOR_CMD 7
#define V_REQ_CTL_RD_CH1_WAIT_FOR_CMD(x) ((x) << S_REQ_CTL_RD_CH1_WAIT_FOR_CMD)
#define F_REQ_CTL_RD_CH1_WAIT_FOR_CMD V_REQ_CTL_RD_CH1_WAIT_FOR_CMD(1U)
#define S_REQ_CTL_RD_CH1_WAIT_FOR_DATA_MEM 6
#define V_REQ_CTL_RD_CH1_WAIT_FOR_DATA_MEM(x) ((x) << S_REQ_CTL_RD_CH1_WAIT_FOR_DATA_MEM)
#define F_REQ_CTL_RD_CH1_WAIT_FOR_DATA_MEM V_REQ_CTL_RD_CH1_WAIT_FOR_DATA_MEM(1U)
#define S_REQ_CTL_RD_CH1_WAIT_FOR_RDQ 5
#define V_REQ_CTL_RD_CH1_WAIT_FOR_RDQ(x) ((x) << S_REQ_CTL_RD_CH1_WAIT_FOR_RDQ)
#define F_REQ_CTL_RD_CH1_WAIT_FOR_RDQ V_REQ_CTL_RD_CH1_WAIT_FOR_RDQ(1U)
#define S_REQ_CTL_RD_CH1_WAIT_FOR_TXN_DISABLE_FIFO 4
#define V_REQ_CTL_RD_CH1_WAIT_FOR_TXN_DISABLE_FIFO(x) ((x) << S_REQ_CTL_RD_CH1_WAIT_FOR_TXN_DISABLE_FIFO)
#define F_REQ_CTL_RD_CH1_WAIT_FOR_TXN_DISABLE_FIFO V_REQ_CTL_RD_CH1_WAIT_FOR_TXN_DISABLE_FIFO(1U)
#define S_REQ_CTL_RD_CH1_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_RD_CH1_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH1_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_RD_CH1_EXIT_BOT_VLD_STARTED V_REQ_CTL_RD_CH1_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH1_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_RD_CH1_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH1_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_RD_CH1_EXIT_TOP_VLD_STARTED V_REQ_CTL_RD_CH1_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH1_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_RD_CH1_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_RD_CH1_WAIT_FOR_PAUSE)
#define F_REQ_CTL_RD_CH1_WAIT_FOR_PAUSE V_REQ_CTL_RD_CH1_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_RD_CH1_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_RD_CH1_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_RD_CH1_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_RD_CH1_WAIT_FOR_FIFO_DATA V_REQ_CTL_RD_CH1_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0X4 0x4
#define S_TAGQ_CH2_TAGS_USED 11
#define M_TAGQ_CH2_TAGS_USED 0xffU
#define V_TAGQ_CH2_TAGS_USED(x) ((x) << S_TAGQ_CH2_TAGS_USED)
#define G_TAGQ_CH2_TAGS_USED(x) (((x) >> S_TAGQ_CH2_TAGS_USED) & M_TAGQ_CH2_TAGS_USED)
#define S_REQ_CH2_DATA_EMPTY 10
#define V_REQ_CH2_DATA_EMPTY(x) ((x) << S_REQ_CH2_DATA_EMPTY)
#define F_REQ_CH2_DATA_EMPTY V_REQ_CH2_DATA_EMPTY(1U)
#define S_RDQ_CH2_REQ_EMPTY 9
#define V_RDQ_CH2_REQ_EMPTY(x) ((x) << S_RDQ_CH2_REQ_EMPTY)
#define F_RDQ_CH2_REQ_EMPTY V_RDQ_CH2_REQ_EMPTY(1U)
#define S_REQ_CTL_RD_CH2_WAIT_FOR_TAGTQ 8
#define V_REQ_CTL_RD_CH2_WAIT_FOR_TAGTQ(x) ((x) << S_REQ_CTL_RD_CH2_WAIT_FOR_TAGTQ)
#define F_REQ_CTL_RD_CH2_WAIT_FOR_TAGTQ V_REQ_CTL_RD_CH2_WAIT_FOR_TAGTQ(1U)
#define S_REQ_CTL_RD_CH2_WAIT_FOR_CMD 7
#define V_REQ_CTL_RD_CH2_WAIT_FOR_CMD(x) ((x) << S_REQ_CTL_RD_CH2_WAIT_FOR_CMD)
#define F_REQ_CTL_RD_CH2_WAIT_FOR_CMD V_REQ_CTL_RD_CH2_WAIT_FOR_CMD(1U)
#define S_REQ_CTL_RD_CH2_WAIT_FOR_DATA_MEM 6
#define V_REQ_CTL_RD_CH2_WAIT_FOR_DATA_MEM(x) ((x) << S_REQ_CTL_RD_CH2_WAIT_FOR_DATA_MEM)
#define F_REQ_CTL_RD_CH2_WAIT_FOR_DATA_MEM V_REQ_CTL_RD_CH2_WAIT_FOR_DATA_MEM(1U)
#define S_REQ_CTL_RD_CH2_WAIT_FOR_RDQ 5
#define V_REQ_CTL_RD_CH2_WAIT_FOR_RDQ(x) ((x) << S_REQ_CTL_RD_CH2_WAIT_FOR_RDQ)
#define F_REQ_CTL_RD_CH2_WAIT_FOR_RDQ V_REQ_CTL_RD_CH2_WAIT_FOR_RDQ(1U)
#define S_REQ_CTL_RD_CH2_WAIT_FOR_TXN_DISABLE_FIFO 4
#define V_REQ_CTL_RD_CH2_WAIT_FOR_TXN_DISABLE_FIFO(x) ((x) << S_REQ_CTL_RD_CH2_WAIT_FOR_TXN_DISABLE_FIFO)
#define F_REQ_CTL_RD_CH2_WAIT_FOR_TXN_DISABLE_FIFO V_REQ_CTL_RD_CH2_WAIT_FOR_TXN_DISABLE_FIFO(1U)
#define S_REQ_CTL_RD_CH2_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_RD_CH2_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH2_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_RD_CH2_EXIT_BOT_VLD_STARTED V_REQ_CTL_RD_CH2_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH2_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_RD_CH2_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH2_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_RD_CH2_EXIT_TOP_VLD_STARTED V_REQ_CTL_RD_CH2_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH2_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_RD_CH2_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_RD_CH2_WAIT_FOR_PAUSE)
#define F_REQ_CTL_RD_CH2_WAIT_FOR_PAUSE V_REQ_CTL_RD_CH2_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_RD_CH2_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_RD_CH2_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_RD_CH2_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_RD_CH2_WAIT_FOR_FIFO_DATA V_REQ_CTL_RD_CH2_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0X5 0x5
#define S_TAGQ_CH3_TAGS_USED 11
#define M_TAGQ_CH3_TAGS_USED 0xffU
#define V_TAGQ_CH3_TAGS_USED(x) ((x) << S_TAGQ_CH3_TAGS_USED)
#define G_TAGQ_CH3_TAGS_USED(x) (((x) >> S_TAGQ_CH3_TAGS_USED) & M_TAGQ_CH3_TAGS_USED)
#define S_REQ_CH3_DATA_EMPTY 10
#define V_REQ_CH3_DATA_EMPTY(x) ((x) << S_REQ_CH3_DATA_EMPTY)
#define F_REQ_CH3_DATA_EMPTY V_REQ_CH3_DATA_EMPTY(1U)
#define S_RDQ_CH3_REQ_EMPTY 9
#define V_RDQ_CH3_REQ_EMPTY(x) ((x) << S_RDQ_CH3_REQ_EMPTY)
#define F_RDQ_CH3_REQ_EMPTY V_RDQ_CH3_REQ_EMPTY(1U)
#define S_REQ_CTL_RD_CH3_WAIT_FOR_TAGTQ 8
#define V_REQ_CTL_RD_CH3_WAIT_FOR_TAGTQ(x) ((x) << S_REQ_CTL_RD_CH3_WAIT_FOR_TAGTQ)
#define F_REQ_CTL_RD_CH3_WAIT_FOR_TAGTQ V_REQ_CTL_RD_CH3_WAIT_FOR_TAGTQ(1U)
#define S_REQ_CTL_RD_CH3_WAIT_FOR_CMD 7
#define V_REQ_CTL_RD_CH3_WAIT_FOR_CMD(x) ((x) << S_REQ_CTL_RD_CH3_WAIT_FOR_CMD)
#define F_REQ_CTL_RD_CH3_WAIT_FOR_CMD V_REQ_CTL_RD_CH3_WAIT_FOR_CMD(1U)
#define S_REQ_CTL_RD_CH3_WAIT_FOR_DATA_MEM 6
#define V_REQ_CTL_RD_CH3_WAIT_FOR_DATA_MEM(x) ((x) << S_REQ_CTL_RD_CH3_WAIT_FOR_DATA_MEM)
#define F_REQ_CTL_RD_CH3_WAIT_FOR_DATA_MEM V_REQ_CTL_RD_CH3_WAIT_FOR_DATA_MEM(1U)
#define S_REQ_CTL_RD_CH3_WAIT_FOR_RDQ 5
#define V_REQ_CTL_RD_CH3_WAIT_FOR_RDQ(x) ((x) << S_REQ_CTL_RD_CH3_WAIT_FOR_RDQ)
#define F_REQ_CTL_RD_CH3_WAIT_FOR_RDQ V_REQ_CTL_RD_CH3_WAIT_FOR_RDQ(1U)
#define S_REQ_CTL_RD_CH3_WAIT_FOR_TXN_DISABLE_FIFO 4
#define V_REQ_CTL_RD_CH3_WAIT_FOR_TXN_DISABLE_FIFO(x) ((x) << S_REQ_CTL_RD_CH3_WAIT_FOR_TXN_DISABLE_FIFO)
#define F_REQ_CTL_RD_CH3_WAIT_FOR_TXN_DISABLE_FIFO V_REQ_CTL_RD_CH3_WAIT_FOR_TXN_DISABLE_FIFO(1U)
#define S_REQ_CTL_RD_CH3_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_RD_CH3_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH3_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_RD_CH3_EXIT_BOT_VLD_STARTED V_REQ_CTL_RD_CH3_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH3_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_RD_CH3_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH3_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_RD_CH3_EXIT_TOP_VLD_STARTED V_REQ_CTL_RD_CH3_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH3_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_RD_CH3_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_RD_CH3_WAIT_FOR_PAUSE)
#define F_REQ_CTL_RD_CH3_WAIT_FOR_PAUSE V_REQ_CTL_RD_CH3_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_RD_CH3_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_RD_CH3_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_RD_CH3_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_RD_CH3_WAIT_FOR_FIFO_DATA V_REQ_CTL_RD_CH3_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0X6 0x6
#define S_TAGQ_CH4_TAGS_USED 11
#define M_TAGQ_CH4_TAGS_USED 0xffU
#define V_TAGQ_CH4_TAGS_USED(x) ((x) << S_TAGQ_CH4_TAGS_USED)
#define G_TAGQ_CH4_TAGS_USED(x) (((x) >> S_TAGQ_CH4_TAGS_USED) & M_TAGQ_CH4_TAGS_USED)
#define S_REQ_CH4_DATA_EMPTY 10
#define V_REQ_CH4_DATA_EMPTY(x) ((x) << S_REQ_CH4_DATA_EMPTY)
#define F_REQ_CH4_DATA_EMPTY V_REQ_CH4_DATA_EMPTY(1U)
#define S_RDQ_CH4_REQ_EMPTY 9
#define V_RDQ_CH4_REQ_EMPTY(x) ((x) << S_RDQ_CH4_REQ_EMPTY)
#define F_RDQ_CH4_REQ_EMPTY V_RDQ_CH4_REQ_EMPTY(1U)
#define S_REQ_CTL_RD_CH4_WAIT_FOR_TAGTQ 8
#define V_REQ_CTL_RD_CH4_WAIT_FOR_TAGTQ(x) ((x) << S_REQ_CTL_RD_CH4_WAIT_FOR_TAGTQ)
#define F_REQ_CTL_RD_CH4_WAIT_FOR_TAGTQ V_REQ_CTL_RD_CH4_WAIT_FOR_TAGTQ(1U)
#define S_REQ_CTL_RD_CH4_WAIT_FOR_CMD 7
#define V_REQ_CTL_RD_CH4_WAIT_FOR_CMD(x) ((x) << S_REQ_CTL_RD_CH4_WAIT_FOR_CMD)
#define F_REQ_CTL_RD_CH4_WAIT_FOR_CMD V_REQ_CTL_RD_CH4_WAIT_FOR_CMD(1U)
#define S_REQ_CTL_RD_CH4_WAIT_FOR_DATA_MEM 6
#define V_REQ_CTL_RD_CH4_WAIT_FOR_DATA_MEM(x) ((x) << S_REQ_CTL_RD_CH4_WAIT_FOR_DATA_MEM)
#define F_REQ_CTL_RD_CH4_WAIT_FOR_DATA_MEM V_REQ_CTL_RD_CH4_WAIT_FOR_DATA_MEM(1U)
#define S_REQ_CTL_RD_CH4_WAIT_FOR_RDQ 5
#define V_REQ_CTL_RD_CH4_WAIT_FOR_RDQ(x) ((x) << S_REQ_CTL_RD_CH4_WAIT_FOR_RDQ)
#define F_REQ_CTL_RD_CH4_WAIT_FOR_RDQ V_REQ_CTL_RD_CH4_WAIT_FOR_RDQ(1U)
#define S_REQ_CTL_RD_CH4_WAIT_FOR_TXN_DISABLE_FIFO 4
#define V_REQ_CTL_RD_CH4_WAIT_FOR_TXN_DISABLE_FIFO(x) ((x) << S_REQ_CTL_RD_CH4_WAIT_FOR_TXN_DISABLE_FIFO)
#define F_REQ_CTL_RD_CH4_WAIT_FOR_TXN_DISABLE_FIFO V_REQ_CTL_RD_CH4_WAIT_FOR_TXN_DISABLE_FIFO(1U)
#define S_REQ_CTL_RD_CH4_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_RD_CH4_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH4_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_RD_CH4_EXIT_BOT_VLD_STARTED V_REQ_CTL_RD_CH4_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH4_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_RD_CH4_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH4_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_RD_CH4_EXIT_TOP_VLD_STARTED V_REQ_CTL_RD_CH4_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH4_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_RD_CH4_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_RD_CH4_WAIT_FOR_PAUSE)
#define F_REQ_CTL_RD_CH4_WAIT_FOR_PAUSE V_REQ_CTL_RD_CH4_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_RD_CH4_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_RD_CH4_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_RD_CH4_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_RD_CH4_WAIT_FOR_FIFO_DATA V_REQ_CTL_RD_CH4_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0X7 0x7
#define S_TAGQ_CH5_TAGS_USED 11
#define M_TAGQ_CH5_TAGS_USED 0xffU
#define V_TAGQ_CH5_TAGS_USED(x) ((x) << S_TAGQ_CH5_TAGS_USED)
#define G_TAGQ_CH5_TAGS_USED(x) (((x) >> S_TAGQ_CH5_TAGS_USED) & M_TAGQ_CH5_TAGS_USED)
#define S_REQ_CH5_DATA_EMPTY 10
#define V_REQ_CH5_DATA_EMPTY(x) ((x) << S_REQ_CH5_DATA_EMPTY)
#define F_REQ_CH5_DATA_EMPTY V_REQ_CH5_DATA_EMPTY(1U)
#define S_RDQ_CH5_REQ_EMPTY 9
#define V_RDQ_CH5_REQ_EMPTY(x) ((x) << S_RDQ_CH5_REQ_EMPTY)
#define F_RDQ_CH5_REQ_EMPTY V_RDQ_CH5_REQ_EMPTY(1U)
#define S_REQ_CTL_RD_CH5_WAIT_FOR_TAGTQ 8
#define V_REQ_CTL_RD_CH5_WAIT_FOR_TAGTQ(x) ((x) << S_REQ_CTL_RD_CH5_WAIT_FOR_TAGTQ)
#define F_REQ_CTL_RD_CH5_WAIT_FOR_TAGTQ V_REQ_CTL_RD_CH5_WAIT_FOR_TAGTQ(1U)
#define S_REQ_CTL_RD_CH5_WAIT_FOR_CMD 7
#define V_REQ_CTL_RD_CH5_WAIT_FOR_CMD(x) ((x) << S_REQ_CTL_RD_CH5_WAIT_FOR_CMD)
#define F_REQ_CTL_RD_CH5_WAIT_FOR_CMD V_REQ_CTL_RD_CH5_WAIT_FOR_CMD(1U)
#define S_REQ_CTL_RD_CH5_WAIT_FOR_DATA_MEM 6
#define V_REQ_CTL_RD_CH5_WAIT_FOR_DATA_MEM(x) ((x) << S_REQ_CTL_RD_CH5_WAIT_FOR_DATA_MEM)
#define F_REQ_CTL_RD_CH5_WAIT_FOR_DATA_MEM V_REQ_CTL_RD_CH5_WAIT_FOR_DATA_MEM(1U)
#define S_REQ_CTL_RD_CH5_WAIT_FOR_RDQ 5
#define V_REQ_CTL_RD_CH5_WAIT_FOR_RDQ(x) ((x) << S_REQ_CTL_RD_CH5_WAIT_FOR_RDQ)
#define F_REQ_CTL_RD_CH5_WAIT_FOR_RDQ V_REQ_CTL_RD_CH5_WAIT_FOR_RDQ(1U)
#define S_REQ_CTL_RD_CH5_WAIT_FOR_TXN_DISABLE_FIFO 4
#define V_REQ_CTL_RD_CH5_WAIT_FOR_TXN_DISABLE_FIFO(x) ((x) << S_REQ_CTL_RD_CH5_WAIT_FOR_TXN_DISABLE_FIFO)
#define F_REQ_CTL_RD_CH5_WAIT_FOR_TXN_DISABLE_FIFO V_REQ_CTL_RD_CH5_WAIT_FOR_TXN_DISABLE_FIFO(1U)
#define S_REQ_CTL_RD_CH5_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_RD_CH5_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH5_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_RD_CH5_EXIT_BOT_VLD_STARTED V_REQ_CTL_RD_CH5_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH5_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_RD_CH5_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH5_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_RD_CH5_EXIT_TOP_VLD_STARTED V_REQ_CTL_RD_CH5_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH5_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_RD_CH5_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_RD_CH5_WAIT_FOR_PAUSE)
#define F_REQ_CTL_RD_CH5_WAIT_FOR_PAUSE V_REQ_CTL_RD_CH5_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_RD_CH5_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_RD_CH5_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_RD_CH5_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_RD_CH5_WAIT_FOR_FIFO_DATA V_REQ_CTL_RD_CH5_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0X8 0x8
#define S_TAGQ_CH6_TAGS_USED 11
#define M_TAGQ_CH6_TAGS_USED 0xffU
#define V_TAGQ_CH6_TAGS_USED(x) ((x) << S_TAGQ_CH6_TAGS_USED)
#define G_TAGQ_CH6_TAGS_USED(x) (((x) >> S_TAGQ_CH6_TAGS_USED) & M_TAGQ_CH6_TAGS_USED)
#define S_REQ_CH6_DATA_EMPTY 10
#define V_REQ_CH6_DATA_EMPTY(x) ((x) << S_REQ_CH6_DATA_EMPTY)
#define F_REQ_CH6_DATA_EMPTY V_REQ_CH6_DATA_EMPTY(1U)
#define S_RDQ_CH6_REQ_EMPTY 9
#define V_RDQ_CH6_REQ_EMPTY(x) ((x) << S_RDQ_CH6_REQ_EMPTY)
#define F_RDQ_CH6_REQ_EMPTY V_RDQ_CH6_REQ_EMPTY(1U)
#define S_REQ_CTL_RD_CH6_WAIT_FOR_TAGTQ 8
#define V_REQ_CTL_RD_CH6_WAIT_FOR_TAGTQ(x) ((x) << S_REQ_CTL_RD_CH6_WAIT_FOR_TAGTQ)
#define F_REQ_CTL_RD_CH6_WAIT_FOR_TAGTQ V_REQ_CTL_RD_CH6_WAIT_FOR_TAGTQ(1U)
#define S_REQ_CTL_RD_CH6_WAIT_FOR_CMD 7
#define V_REQ_CTL_RD_CH6_WAIT_FOR_CMD(x) ((x) << S_REQ_CTL_RD_CH6_WAIT_FOR_CMD)
#define F_REQ_CTL_RD_CH6_WAIT_FOR_CMD V_REQ_CTL_RD_CH6_WAIT_FOR_CMD(1U)
#define S_REQ_CTL_RD_CH6_WAIT_FOR_DATA_MEM 6
#define V_REQ_CTL_RD_CH6_WAIT_FOR_DATA_MEM(x) ((x) << S_REQ_CTL_RD_CH6_WAIT_FOR_DATA_MEM)
#define F_REQ_CTL_RD_CH6_WAIT_FOR_DATA_MEM V_REQ_CTL_RD_CH6_WAIT_FOR_DATA_MEM(1U)
#define S_REQ_CTL_RD_CH6_WAIT_FOR_RDQ 5
#define V_REQ_CTL_RD_CH6_WAIT_FOR_RDQ(x) ((x) << S_REQ_CTL_RD_CH6_WAIT_FOR_RDQ)
#define F_REQ_CTL_RD_CH6_WAIT_FOR_RDQ V_REQ_CTL_RD_CH6_WAIT_FOR_RDQ(1U)
#define S_REQ_CTL_RD_CH6_WAIT_FOR_TXN_DISABLE_FIFO 4
#define V_REQ_CTL_RD_CH6_WAIT_FOR_TXN_DISABLE_FIFO(x) ((x) << S_REQ_CTL_RD_CH6_WAIT_FOR_TXN_DISABLE_FIFO)
#define F_REQ_CTL_RD_CH6_WAIT_FOR_TXN_DISABLE_FIFO V_REQ_CTL_RD_CH6_WAIT_FOR_TXN_DISABLE_FIFO(1U)
#define S_REQ_CTL_RD_CH6_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_RD_CH6_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH6_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_RD_CH6_EXIT_BOT_VLD_STARTED V_REQ_CTL_RD_CH6_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH6_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_RD_CH6_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH6_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_RD_CH6_EXIT_TOP_VLD_STARTED V_REQ_CTL_RD_CH6_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH6_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_RD_CH6_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_RD_CH6_WAIT_FOR_PAUSE)
#define F_REQ_CTL_RD_CH6_WAIT_FOR_PAUSE V_REQ_CTL_RD_CH6_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_RD_CH6_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_RD_CH6_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_RD_CH6_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_RD_CH6_WAIT_FOR_FIFO_DATA V_REQ_CTL_RD_CH6_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0X9 0x9
#define S_TAGQ_CH7_TAGS_USED 11
#define M_TAGQ_CH7_TAGS_USED 0xffU
#define V_TAGQ_CH7_TAGS_USED(x) ((x) << S_TAGQ_CH7_TAGS_USED)
#define G_TAGQ_CH7_TAGS_USED(x) (((x) >> S_TAGQ_CH7_TAGS_USED) & M_TAGQ_CH7_TAGS_USED)
#define S_REQ_CH7_DATA_EMPTY 10
#define V_REQ_CH7_DATA_EMPTY(x) ((x) << S_REQ_CH7_DATA_EMPTY)
#define F_REQ_CH7_DATA_EMPTY V_REQ_CH7_DATA_EMPTY(1U)
#define S_RDQ_CH7_REQ_EMPTY 9
#define V_RDQ_CH7_REQ_EMPTY(x) ((x) << S_RDQ_CH7_REQ_EMPTY)
#define F_RDQ_CH7_REQ_EMPTY V_RDQ_CH7_REQ_EMPTY(1U)
#define S_REQ_CTL_RD_CH7_WAIT_FOR_TAGTQ 8
#define V_REQ_CTL_RD_CH7_WAIT_FOR_TAGTQ(x) ((x) << S_REQ_CTL_RD_CH7_WAIT_FOR_TAGTQ)
#define F_REQ_CTL_RD_CH7_WAIT_FOR_TAGTQ V_REQ_CTL_RD_CH7_WAIT_FOR_TAGTQ(1U)
#define S_REQ_CTL_RD_CH7_WAIT_FOR_CMD 7
#define V_REQ_CTL_RD_CH7_WAIT_FOR_CMD(x) ((x) << S_REQ_CTL_RD_CH7_WAIT_FOR_CMD)
#define F_REQ_CTL_RD_CH7_WAIT_FOR_CMD V_REQ_CTL_RD_CH7_WAIT_FOR_CMD(1U)
#define S_REQ_CTL_RD_CH7_WAIT_FOR_DATA_MEM 6
#define V_REQ_CTL_RD_CH7_WAIT_FOR_DATA_MEM(x) ((x) << S_REQ_CTL_RD_CH7_WAIT_FOR_DATA_MEM)
#define F_REQ_CTL_RD_CH7_WAIT_FOR_DATA_MEM V_REQ_CTL_RD_CH7_WAIT_FOR_DATA_MEM(1U)
#define S_REQ_CTL_RD_CH7_WAIT_FOR_RDQ 5
#define V_REQ_CTL_RD_CH7_WAIT_FOR_RDQ(x) ((x) << S_REQ_CTL_RD_CH7_WAIT_FOR_RDQ)
#define F_REQ_CTL_RD_CH7_WAIT_FOR_RDQ V_REQ_CTL_RD_CH7_WAIT_FOR_RDQ(1U)
#define S_REQ_CTL_RD_CH7_WAIT_FOR_TXN_DISABLE_FIFO 4
#define V_REQ_CTL_RD_CH7_WAIT_FOR_TXN_DISABLE_FIFO(x) ((x) << S_REQ_CTL_RD_CH7_WAIT_FOR_TXN_DISABLE_FIFO)
#define F_REQ_CTL_RD_CH7_WAIT_FOR_TXN_DISABLE_FIFO V_REQ_CTL_RD_CH7_WAIT_FOR_TXN_DISABLE_FIFO(1U)
#define S_REQ_CTL_RD_CH7_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_RD_CH7_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH7_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_RD_CH7_EXIT_BOT_VLD_STARTED V_REQ_CTL_RD_CH7_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH7_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_RD_CH7_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_RD_CH7_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_RD_CH7_EXIT_TOP_VLD_STARTED V_REQ_CTL_RD_CH7_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_RD_CH7_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_RD_CH7_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_RD_CH7_WAIT_FOR_PAUSE)
#define F_REQ_CTL_RD_CH7_WAIT_FOR_PAUSE V_REQ_CTL_RD_CH7_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_RD_CH7_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_RD_CH7_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_RD_CH7_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_RD_CH7_WAIT_FOR_FIFO_DATA V_REQ_CTL_RD_CH7_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0XA 0xa
#define S_REQ_CTL_RD_CH0_WAIT_FOR_SEQNUM 27
#define V_REQ_CTL_RD_CH0_WAIT_FOR_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH0_WAIT_FOR_SEQNUM)
#define F_REQ_CTL_RD_CH0_WAIT_FOR_SEQNUM V_REQ_CTL_RD_CH0_WAIT_FOR_SEQNUM(1U)
#define S_REQ_CTL_WR_CH0_SEQNUM 19
#define M_REQ_CTL_WR_CH0_SEQNUM 0xffU
#define V_REQ_CTL_WR_CH0_SEQNUM(x) ((x) << S_REQ_CTL_WR_CH0_SEQNUM)
#define G_REQ_CTL_WR_CH0_SEQNUM(x) (((x) >> S_REQ_CTL_WR_CH0_SEQNUM) & M_REQ_CTL_WR_CH0_SEQNUM)
#define S_REQ_CTL_RD_CH0_SEQNUM 11
#define M_REQ_CTL_RD_CH0_SEQNUM 0xffU
#define V_REQ_CTL_RD_CH0_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH0_SEQNUM)
#define G_REQ_CTL_RD_CH0_SEQNUM(x) (((x) >> S_REQ_CTL_RD_CH0_SEQNUM) & M_REQ_CTL_RD_CH0_SEQNUM)
#define S_REQ_CTL_WR_CH0_WAIT_FOR_SI_FIFO 4
#define V_REQ_CTL_WR_CH0_WAIT_FOR_SI_FIFO(x) ((x) << S_REQ_CTL_WR_CH0_WAIT_FOR_SI_FIFO)
#define F_REQ_CTL_WR_CH0_WAIT_FOR_SI_FIFO V_REQ_CTL_WR_CH0_WAIT_FOR_SI_FIFO(1U)
#define S_REQ_CTL_WR_CH0_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_WR_CH0_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH0_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_WR_CH0_EXIT_BOT_VLD_STARTED V_REQ_CTL_WR_CH0_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH0_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_WR_CH0_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH0_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_WR_CH0_EXIT_TOP_VLD_STARTED V_REQ_CTL_WR_CH0_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH0_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_WR_CH0_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_WR_CH0_WAIT_FOR_PAUSE)
#define F_REQ_CTL_WR_CH0_WAIT_FOR_PAUSE V_REQ_CTL_WR_CH0_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_WR_CH0_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_WR_CH0_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_WR_CH0_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_WR_CH0_WAIT_FOR_FIFO_DATA V_REQ_CTL_WR_CH0_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0XB 0xb
#define S_REQ_CTL_RD_CH1_WAIT_FOR_SEQNUM 27
#define V_REQ_CTL_RD_CH1_WAIT_FOR_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH1_WAIT_FOR_SEQNUM)
#define F_REQ_CTL_RD_CH1_WAIT_FOR_SEQNUM V_REQ_CTL_RD_CH1_WAIT_FOR_SEQNUM(1U)
#define S_REQ_CTL_WR_CH1_SEQNUM 19
#define M_REQ_CTL_WR_CH1_SEQNUM 0xffU
#define V_REQ_CTL_WR_CH1_SEQNUM(x) ((x) << S_REQ_CTL_WR_CH1_SEQNUM)
#define G_REQ_CTL_WR_CH1_SEQNUM(x) (((x) >> S_REQ_CTL_WR_CH1_SEQNUM) & M_REQ_CTL_WR_CH1_SEQNUM)
#define S_REQ_CTL_RD_CH1_SEQNUM 11
#define M_REQ_CTL_RD_CH1_SEQNUM 0xffU
#define V_REQ_CTL_RD_CH1_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH1_SEQNUM)
#define G_REQ_CTL_RD_CH1_SEQNUM(x) (((x) >> S_REQ_CTL_RD_CH1_SEQNUM) & M_REQ_CTL_RD_CH1_SEQNUM)
#define S_REQ_CTL_WR_CH1_WAIT_FOR_SI_FIFO 4
#define V_REQ_CTL_WR_CH1_WAIT_FOR_SI_FIFO(x) ((x) << S_REQ_CTL_WR_CH1_WAIT_FOR_SI_FIFO)
#define F_REQ_CTL_WR_CH1_WAIT_FOR_SI_FIFO V_REQ_CTL_WR_CH1_WAIT_FOR_SI_FIFO(1U)
#define S_REQ_CTL_WR_CH1_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_WR_CH1_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH1_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_WR_CH1_EXIT_BOT_VLD_STARTED V_REQ_CTL_WR_CH1_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH1_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_WR_CH1_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH1_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_WR_CH1_EXIT_TOP_VLD_STARTED V_REQ_CTL_WR_CH1_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH1_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_WR_CH1_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_WR_CH1_WAIT_FOR_PAUSE)
#define F_REQ_CTL_WR_CH1_WAIT_FOR_PAUSE V_REQ_CTL_WR_CH1_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_WR_CH1_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_WR_CH1_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_WR_CH1_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_WR_CH1_WAIT_FOR_FIFO_DATA V_REQ_CTL_WR_CH1_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0XC 0xc
#define S_REQ_CTL_RD_CH2_WAIT_FOR_SEQNUM 27
#define V_REQ_CTL_RD_CH2_WAIT_FOR_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH2_WAIT_FOR_SEQNUM)
#define F_REQ_CTL_RD_CH2_WAIT_FOR_SEQNUM V_REQ_CTL_RD_CH2_WAIT_FOR_SEQNUM(1U)
#define S_REQ_CTL_WR_CH2_SEQNUM 19
#define M_REQ_CTL_WR_CH2_SEQNUM 0xffU
#define V_REQ_CTL_WR_CH2_SEQNUM(x) ((x) << S_REQ_CTL_WR_CH2_SEQNUM)
#define G_REQ_CTL_WR_CH2_SEQNUM(x) (((x) >> S_REQ_CTL_WR_CH2_SEQNUM) & M_REQ_CTL_WR_CH2_SEQNUM)
#define S_REQ_CTL_RD_CH2_SEQNUM 11
#define M_REQ_CTL_RD_CH2_SEQNUM 0xffU
#define V_REQ_CTL_RD_CH2_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH2_SEQNUM)
#define G_REQ_CTL_RD_CH2_SEQNUM(x) (((x) >> S_REQ_CTL_RD_CH2_SEQNUM) & M_REQ_CTL_RD_CH2_SEQNUM)
#define S_REQ_CTL_WR_CH2_WAIT_FOR_SI_FIFO 4
#define V_REQ_CTL_WR_CH2_WAIT_FOR_SI_FIFO(x) ((x) << S_REQ_CTL_WR_CH2_WAIT_FOR_SI_FIFO)
#define F_REQ_CTL_WR_CH2_WAIT_FOR_SI_FIFO V_REQ_CTL_WR_CH2_WAIT_FOR_SI_FIFO(1U)
#define S_REQ_CTL_WR_CH2_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_WR_CH2_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH2_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_WR_CH2_EXIT_BOT_VLD_STARTED V_REQ_CTL_WR_CH2_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH2_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_WR_CH2_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH2_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_WR_CH2_EXIT_TOP_VLD_STARTED V_REQ_CTL_WR_CH2_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH2_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_WR_CH2_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_WR_CH2_WAIT_FOR_PAUSE)
#define F_REQ_CTL_WR_CH2_WAIT_FOR_PAUSE V_REQ_CTL_WR_CH2_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_WR_CH2_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_WR_CH2_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_WR_CH2_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_WR_CH2_WAIT_FOR_FIFO_DATA V_REQ_CTL_WR_CH2_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0XD 0xd
#define S_REQ_CTL_RD_CH3_WAIT_FOR_SEQNUM 27
#define V_REQ_CTL_RD_CH3_WAIT_FOR_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH3_WAIT_FOR_SEQNUM)
#define F_REQ_CTL_RD_CH3_WAIT_FOR_SEQNUM V_REQ_CTL_RD_CH3_WAIT_FOR_SEQNUM(1U)
#define S_REQ_CTL_WR_CH3_SEQNUM 19
#define M_REQ_CTL_WR_CH3_SEQNUM 0xffU
#define V_REQ_CTL_WR_CH3_SEQNUM(x) ((x) << S_REQ_CTL_WR_CH3_SEQNUM)
#define G_REQ_CTL_WR_CH3_SEQNUM(x) (((x) >> S_REQ_CTL_WR_CH3_SEQNUM) & M_REQ_CTL_WR_CH3_SEQNUM)
#define S_REQ_CTL_RD_CH3_SEQNUM 11
#define M_REQ_CTL_RD_CH3_SEQNUM 0xffU
#define V_REQ_CTL_RD_CH3_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH3_SEQNUM)
#define G_REQ_CTL_RD_CH3_SEQNUM(x) (((x) >> S_REQ_CTL_RD_CH3_SEQNUM) & M_REQ_CTL_RD_CH3_SEQNUM)
#define S_REQ_CTL_WR_CH3_WAIT_FOR_SI_FIFO 4
#define V_REQ_CTL_WR_CH3_WAIT_FOR_SI_FIFO(x) ((x) << S_REQ_CTL_WR_CH3_WAIT_FOR_SI_FIFO)
#define F_REQ_CTL_WR_CH3_WAIT_FOR_SI_FIFO V_REQ_CTL_WR_CH3_WAIT_FOR_SI_FIFO(1U)
#define S_REQ_CTL_WR_CH3_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_WR_CH3_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH3_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_WR_CH3_EXIT_BOT_VLD_STARTED V_REQ_CTL_WR_CH3_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH3_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_WR_CH3_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH3_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_WR_CH3_EXIT_TOP_VLD_STARTED V_REQ_CTL_WR_CH3_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH3_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_WR_CH3_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_WR_CH3_WAIT_FOR_PAUSE)
#define F_REQ_CTL_WR_CH3_WAIT_FOR_PAUSE V_REQ_CTL_WR_CH3_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_WR_CH3_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_WR_CH3_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_WR_CH3_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_WR_CH3_WAIT_FOR_FIFO_DATA V_REQ_CTL_WR_CH3_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0XE 0xe
#define S_REQ_CTL_RD_CH4_WAIT_FOR_SEQNUM 27
#define V_REQ_CTL_RD_CH4_WAIT_FOR_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH4_WAIT_FOR_SEQNUM)
#define F_REQ_CTL_RD_CH4_WAIT_FOR_SEQNUM V_REQ_CTL_RD_CH4_WAIT_FOR_SEQNUM(1U)
#define S_REQ_CTL_WR_CH4_SEQNUM 19
#define M_REQ_CTL_WR_CH4_SEQNUM 0xffU
#define V_REQ_CTL_WR_CH4_SEQNUM(x) ((x) << S_REQ_CTL_WR_CH4_SEQNUM)
#define G_REQ_CTL_WR_CH4_SEQNUM(x) (((x) >> S_REQ_CTL_WR_CH4_SEQNUM) & M_REQ_CTL_WR_CH4_SEQNUM)
#define S_REQ_CTL_RD_CH4_SEQNUM 11
#define M_REQ_CTL_RD_CH4_SEQNUM 0xffU
#define V_REQ_CTL_RD_CH4_SEQNUM(x) ((x) << S_REQ_CTL_RD_CH4_SEQNUM)
#define G_REQ_CTL_RD_CH4_SEQNUM(x) (((x) >> S_REQ_CTL_RD_CH4_SEQNUM) & M_REQ_CTL_RD_CH4_SEQNUM)
#define S_REQ_CTL_WR_CH4_WAIT_FOR_SI_FIFO 4
#define V_REQ_CTL_WR_CH4_WAIT_FOR_SI_FIFO(x) ((x) << S_REQ_CTL_WR_CH4_WAIT_FOR_SI_FIFO)
#define F_REQ_CTL_WR_CH4_WAIT_FOR_SI_FIFO V_REQ_CTL_WR_CH4_WAIT_FOR_SI_FIFO(1U)
#define S_REQ_CTL_WR_CH4_EXIT_BOT_VLD_STARTED 3
#define V_REQ_CTL_WR_CH4_EXIT_BOT_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH4_EXIT_BOT_VLD_STARTED)
#define F_REQ_CTL_WR_CH4_EXIT_BOT_VLD_STARTED V_REQ_CTL_WR_CH4_EXIT_BOT_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH4_EXIT_TOP_VLD_STARTED 2
#define V_REQ_CTL_WR_CH4_EXIT_TOP_VLD_STARTED(x) ((x) << S_REQ_CTL_WR_CH4_EXIT_TOP_VLD_STARTED)
#define F_REQ_CTL_WR_CH4_EXIT_TOP_VLD_STARTED V_REQ_CTL_WR_CH4_EXIT_TOP_VLD_STARTED(1U)
#define S_REQ_CTL_WR_CH4_WAIT_FOR_PAUSE 1
#define V_REQ_CTL_WR_CH4_WAIT_FOR_PAUSE(x) ((x) << S_REQ_CTL_WR_CH4_WAIT_FOR_PAUSE)
#define F_REQ_CTL_WR_CH4_WAIT_FOR_PAUSE V_REQ_CTL_WR_CH4_WAIT_FOR_PAUSE(1U)
#define S_REQ_CTL_WR_CH4_WAIT_FOR_FIFO_DATA 0
#define V_REQ_CTL_WR_CH4_WAIT_FOR_FIFO_DATA(x) ((x) << S_REQ_CTL_WR_CH4_WAIT_FOR_FIFO_DATA)
#define F_REQ_CTL_WR_CH4_WAIT_FOR_FIFO_DATA V_REQ_CTL_WR_CH4_WAIT_FOR_FIFO_DATA(1U)
#define A_PCIE_PDEBUG_REG_0XF 0xf
#define A_PCIE_PDEBUG_REG_0X10 0x10
#define S_PIPE0_TX3_DATAK_0 31
#define V_PIPE0_TX3_DATAK_0(x) ((x) << S_PIPE0_TX3_DATAK_0)
#define F_PIPE0_TX3_DATAK_0 V_PIPE0_TX3_DATAK_0(1U)
#define S_PIPE0_TX3_DATA_6_0 24
#define M_PIPE0_TX3_DATA_6_0 0x7fU
#define V_PIPE0_TX3_DATA_6_0(x) ((x) << S_PIPE0_TX3_DATA_6_0)
#define G_PIPE0_TX3_DATA_6_0(x) (((x) >> S_PIPE0_TX3_DATA_6_0) & M_PIPE0_TX3_DATA_6_0)
#define S_PIPE0_TX2_DATA_7_0 16
#define M_PIPE0_TX2_DATA_7_0 0xffU
#define V_PIPE0_TX2_DATA_7_0(x) ((x) << S_PIPE0_TX2_DATA_7_0)
#define G_PIPE0_TX2_DATA_7_0(x) (((x) >> S_PIPE0_TX2_DATA_7_0) & M_PIPE0_TX2_DATA_7_0)
#define S_PIPE0_TX1_DATA_7_0 8
#define M_PIPE0_TX1_DATA_7_0 0xffU
#define V_PIPE0_TX1_DATA_7_0(x) ((x) << S_PIPE0_TX1_DATA_7_0)
#define G_PIPE0_TX1_DATA_7_0(x) (((x) >> S_PIPE0_TX1_DATA_7_0) & M_PIPE0_TX1_DATA_7_0)
#define S_PIPE0_TX0_DATAK_0 7
#define V_PIPE0_TX0_DATAK_0(x) ((x) << S_PIPE0_TX0_DATAK_0)
#define F_PIPE0_TX0_DATAK_0 V_PIPE0_TX0_DATAK_0(1U)
#define S_PIPE0_TX0_DATA_6_0 0
#define M_PIPE0_TX0_DATA_6_0 0x7fU
#define V_PIPE0_TX0_DATA_6_0(x) ((x) << S_PIPE0_TX0_DATA_6_0)
#define G_PIPE0_TX0_DATA_6_0(x) (((x) >> S_PIPE0_TX0_DATA_6_0) & M_PIPE0_TX0_DATA_6_0)
#define A_PCIE_PDEBUG_REG_0X11 0x11
#define S_PIPE0_TX3_DATAK_1 31
#define V_PIPE0_TX3_DATAK_1(x) ((x) << S_PIPE0_TX3_DATAK_1)
#define F_PIPE0_TX3_DATAK_1 V_PIPE0_TX3_DATAK_1(1U)
#define S_PIPE0_TX3_DATA_14_8 24
#define M_PIPE0_TX3_DATA_14_8 0x7fU
#define V_PIPE0_TX3_DATA_14_8(x) ((x) << S_PIPE0_TX3_DATA_14_8)
#define G_PIPE0_TX3_DATA_14_8(x) (((x) >> S_PIPE0_TX3_DATA_14_8) & M_PIPE0_TX3_DATA_14_8)
#define S_PIPE0_TX2_DATA_15_8 16
#define M_PIPE0_TX2_DATA_15_8 0xffU
#define V_PIPE0_TX2_DATA_15_8(x) ((x) << S_PIPE0_TX2_DATA_15_8)
#define G_PIPE0_TX2_DATA_15_8(x) (((x) >> S_PIPE0_TX2_DATA_15_8) & M_PIPE0_TX2_DATA_15_8)
#define S_PIPE0_TX1_DATA_15_8 8
#define M_PIPE0_TX1_DATA_15_8 0xffU
#define V_PIPE0_TX1_DATA_15_8(x) ((x) << S_PIPE0_TX1_DATA_15_8)
#define G_PIPE0_TX1_DATA_15_8(x) (((x) >> S_PIPE0_TX1_DATA_15_8) & M_PIPE0_TX1_DATA_15_8)
#define S_PIPE0_TX0_DATAK_1 7
#define V_PIPE0_TX0_DATAK_1(x) ((x) << S_PIPE0_TX0_DATAK_1)
#define F_PIPE0_TX0_DATAK_1 V_PIPE0_TX0_DATAK_1(1U)
#define S_PIPE0_TX0_DATA_14_8 0
#define M_PIPE0_TX0_DATA_14_8 0x7fU
#define V_PIPE0_TX0_DATA_14_8(x) ((x) << S_PIPE0_TX0_DATA_14_8)
#define G_PIPE0_TX0_DATA_14_8(x) (((x) >> S_PIPE0_TX0_DATA_14_8) & M_PIPE0_TX0_DATA_14_8)
#define A_PCIE_PDEBUG_REG_0X12 0x12
#define S_PIPE0_TX7_DATAK_0 31
#define V_PIPE0_TX7_DATAK_0(x) ((x) << S_PIPE0_TX7_DATAK_0)
#define F_PIPE0_TX7_DATAK_0 V_PIPE0_TX7_DATAK_0(1U)
#define S_PIPE0_TX7_DATA_6_0 24
#define M_PIPE0_TX7_DATA_6_0 0x7fU
#define V_PIPE0_TX7_DATA_6_0(x) ((x) << S_PIPE0_TX7_DATA_6_0)
#define G_PIPE0_TX7_DATA_6_0(x) (((x) >> S_PIPE0_TX7_DATA_6_0) & M_PIPE0_TX7_DATA_6_0)
#define S_PIPE0_TX6_DATA_7_0 16
#define M_PIPE0_TX6_DATA_7_0 0xffU
#define V_PIPE0_TX6_DATA_7_0(x) ((x) << S_PIPE0_TX6_DATA_7_0)
#define G_PIPE0_TX6_DATA_7_0(x) (((x) >> S_PIPE0_TX6_DATA_7_0) & M_PIPE0_TX6_DATA_7_0)
#define S_PIPE0_TX5_DATA_7_0 8
#define M_PIPE0_TX5_DATA_7_0 0xffU
#define V_PIPE0_TX5_DATA_7_0(x) ((x) << S_PIPE0_TX5_DATA_7_0)
#define G_PIPE0_TX5_DATA_7_0(x) (((x) >> S_PIPE0_TX5_DATA_7_0) & M_PIPE0_TX5_DATA_7_0)
#define S_PIPE0_TX4_DATAK_0 7
#define V_PIPE0_TX4_DATAK_0(x) ((x) << S_PIPE0_TX4_DATAK_0)
#define F_PIPE0_TX4_DATAK_0 V_PIPE0_TX4_DATAK_0(1U)
#define S_PIPE0_TX4_DATA_6_0 0
#define M_PIPE0_TX4_DATA_6_0 0x7fU
#define V_PIPE0_TX4_DATA_6_0(x) ((x) << S_PIPE0_TX4_DATA_6_0)
#define G_PIPE0_TX4_DATA_6_0(x) (((x) >> S_PIPE0_TX4_DATA_6_0) & M_PIPE0_TX4_DATA_6_0)
#define A_PCIE_PDEBUG_REG_0X13 0x13
#define S_PIPE0_TX7_DATAK_1 31
#define V_PIPE0_TX7_DATAK_1(x) ((x) << S_PIPE0_TX7_DATAK_1)
#define F_PIPE0_TX7_DATAK_1 V_PIPE0_TX7_DATAK_1(1U)
#define S_PIPE0_TX7_DATA_14_8 24
#define M_PIPE0_TX7_DATA_14_8 0x7fU
#define V_PIPE0_TX7_DATA_14_8(x) ((x) << S_PIPE0_TX7_DATA_14_8)
#define G_PIPE0_TX7_DATA_14_8(x) (((x) >> S_PIPE0_TX7_DATA_14_8) & M_PIPE0_TX7_DATA_14_8)
#define S_PIPE0_TX6_DATA_15_8 16
#define M_PIPE0_TX6_DATA_15_8 0xffU
#define V_PIPE0_TX6_DATA_15_8(x) ((x) << S_PIPE0_TX6_DATA_15_8)
#define G_PIPE0_TX6_DATA_15_8(x) (((x) >> S_PIPE0_TX6_DATA_15_8) & M_PIPE0_TX6_DATA_15_8)
#define S_PIPE0_TX5_DATA_15_8 8
#define M_PIPE0_TX5_DATA_15_8 0xffU
#define V_PIPE0_TX5_DATA_15_8(x) ((x) << S_PIPE0_TX5_DATA_15_8)
#define G_PIPE0_TX5_DATA_15_8(x) (((x) >> S_PIPE0_TX5_DATA_15_8) & M_PIPE0_TX5_DATA_15_8)
#define S_PIPE0_TX4_DATAK_1 7
#define V_PIPE0_TX4_DATAK_1(x) ((x) << S_PIPE0_TX4_DATAK_1)
#define F_PIPE0_TX4_DATAK_1 V_PIPE0_TX4_DATAK_1(1U)
#define S_PIPE0_TX4_DATA_14_8 0
#define M_PIPE0_TX4_DATA_14_8 0x7fU
#define V_PIPE0_TX4_DATA_14_8(x) ((x) << S_PIPE0_TX4_DATA_14_8)
#define G_PIPE0_TX4_DATA_14_8(x) (((x) >> S_PIPE0_TX4_DATA_14_8) & M_PIPE0_TX4_DATA_14_8)
#define A_PCIE_PDEBUG_REG_0X14 0x14
#define S_PIPE0_RX3_VALID_14 31
#define V_PIPE0_RX3_VALID_14(x) ((x) << S_PIPE0_RX3_VALID_14)
#define F_PIPE0_RX3_VALID_14 V_PIPE0_RX3_VALID_14(1U)
#define S_PIPE0_RX3_VALID2_14 24
#define M_PIPE0_RX3_VALID2_14 0x7fU
#define V_PIPE0_RX3_VALID2_14(x) ((x) << S_PIPE0_RX3_VALID2_14)
#define G_PIPE0_RX3_VALID2_14(x) (((x) >> S_PIPE0_RX3_VALID2_14) & M_PIPE0_RX3_VALID2_14)
#define S_PIPE0_RX2_VALID_14 16
#define M_PIPE0_RX2_VALID_14 0xffU
#define V_PIPE0_RX2_VALID_14(x) ((x) << S_PIPE0_RX2_VALID_14)
#define G_PIPE0_RX2_VALID_14(x) (((x) >> S_PIPE0_RX2_VALID_14) & M_PIPE0_RX2_VALID_14)
#define S_PIPE0_RX1_VALID_14 8
#define M_PIPE0_RX1_VALID_14 0xffU
#define V_PIPE0_RX1_VALID_14(x) ((x) << S_PIPE0_RX1_VALID_14)
#define G_PIPE0_RX1_VALID_14(x) (((x) >> S_PIPE0_RX1_VALID_14) & M_PIPE0_RX1_VALID_14)
#define S_PIPE0_RX0_VALID_14 7
#define V_PIPE0_RX0_VALID_14(x) ((x) << S_PIPE0_RX0_VALID_14)
#define F_PIPE0_RX0_VALID_14 V_PIPE0_RX0_VALID_14(1U)
#define S_PIPE0_RX0_VALID2_14 0
#define M_PIPE0_RX0_VALID2_14 0x7fU
#define V_PIPE0_RX0_VALID2_14(x) ((x) << S_PIPE0_RX0_VALID2_14)
#define G_PIPE0_RX0_VALID2_14(x) (((x) >> S_PIPE0_RX0_VALID2_14) & M_PIPE0_RX0_VALID2_14)
#define A_PCIE_PDEBUG_REG_0X15 0x15
#define S_PIPE0_RX3_VALID_15 31
#define V_PIPE0_RX3_VALID_15(x) ((x) << S_PIPE0_RX3_VALID_15)
#define F_PIPE0_RX3_VALID_15 V_PIPE0_RX3_VALID_15(1U)
#define S_PIPE0_RX3_VALID2_15 24
#define M_PIPE0_RX3_VALID2_15 0x7fU
#define V_PIPE0_RX3_VALID2_15(x) ((x) << S_PIPE0_RX3_VALID2_15)
#define G_PIPE0_RX3_VALID2_15(x) (((x) >> S_PIPE0_RX3_VALID2_15) & M_PIPE0_RX3_VALID2_15)
#define S_PIPE0_RX2_VALID_15 16
#define M_PIPE0_RX2_VALID_15 0xffU
#define V_PIPE0_RX2_VALID_15(x) ((x) << S_PIPE0_RX2_VALID_15)
#define G_PIPE0_RX2_VALID_15(x) (((x) >> S_PIPE0_RX2_VALID_15) & M_PIPE0_RX2_VALID_15)
#define S_PIPE0_RX1_VALID_15 8
#define M_PIPE0_RX1_VALID_15 0xffU
#define V_PIPE0_RX1_VALID_15(x) ((x) << S_PIPE0_RX1_VALID_15)
#define G_PIPE0_RX1_VALID_15(x) (((x) >> S_PIPE0_RX1_VALID_15) & M_PIPE0_RX1_VALID_15)
#define S_PIPE0_RX0_VALID_15 7
#define V_PIPE0_RX0_VALID_15(x) ((x) << S_PIPE0_RX0_VALID_15)
#define F_PIPE0_RX0_VALID_15 V_PIPE0_RX0_VALID_15(1U)
#define S_PIPE0_RX0_VALID2_15 0
#define M_PIPE0_RX0_VALID2_15 0x7fU
#define V_PIPE0_RX0_VALID2_15(x) ((x) << S_PIPE0_RX0_VALID2_15)
#define G_PIPE0_RX0_VALID2_15(x) (((x) >> S_PIPE0_RX0_VALID2_15) & M_PIPE0_RX0_VALID2_15)
#define A_PCIE_PDEBUG_REG_0X16 0x16
#define S_PIPE0_RX7_VALID_16 31
#define V_PIPE0_RX7_VALID_16(x) ((x) << S_PIPE0_RX7_VALID_16)
#define F_PIPE0_RX7_VALID_16 V_PIPE0_RX7_VALID_16(1U)
#define S_PIPE0_RX7_VALID2_16 24
#define M_PIPE0_RX7_VALID2_16 0x7fU
#define V_PIPE0_RX7_VALID2_16(x) ((x) << S_PIPE0_RX7_VALID2_16)
#define G_PIPE0_RX7_VALID2_16(x) (((x) >> S_PIPE0_RX7_VALID2_16) & M_PIPE0_RX7_VALID2_16)
#define S_PIPE0_RX6_VALID_16 16
#define M_PIPE0_RX6_VALID_16 0xffU
#define V_PIPE0_RX6_VALID_16(x) ((x) << S_PIPE0_RX6_VALID_16)
#define G_PIPE0_RX6_VALID_16(x) (((x) >> S_PIPE0_RX6_VALID_16) & M_PIPE0_RX6_VALID_16)
#define S_PIPE0_RX5_VALID_16 8
#define M_PIPE0_RX5_VALID_16 0xffU
#define V_PIPE0_RX5_VALID_16(x) ((x) << S_PIPE0_RX5_VALID_16)
#define G_PIPE0_RX5_VALID_16(x) (((x) >> S_PIPE0_RX5_VALID_16) & M_PIPE0_RX5_VALID_16)
#define S_PIPE0_RX4_VALID_16 7
#define V_PIPE0_RX4_VALID_16(x) ((x) << S_PIPE0_RX4_VALID_16)
#define F_PIPE0_RX4_VALID_16 V_PIPE0_RX4_VALID_16(1U)
#define S_PIPE0_RX4_VALID2_16 0
#define M_PIPE0_RX4_VALID2_16 0x7fU
#define V_PIPE0_RX4_VALID2_16(x) ((x) << S_PIPE0_RX4_VALID2_16)
#define G_PIPE0_RX4_VALID2_16(x) (((x) >> S_PIPE0_RX4_VALID2_16) & M_PIPE0_RX4_VALID2_16)
#define A_PCIE_PDEBUG_REG_0X17 0x17
#define S_PIPE0_RX7_VALID_17 31
#define V_PIPE0_RX7_VALID_17(x) ((x) << S_PIPE0_RX7_VALID_17)
#define F_PIPE0_RX7_VALID_17 V_PIPE0_RX7_VALID_17(1U)
#define S_PIPE0_RX7_VALID2_17 24
#define M_PIPE0_RX7_VALID2_17 0x7fU
#define V_PIPE0_RX7_VALID2_17(x) ((x) << S_PIPE0_RX7_VALID2_17)
#define G_PIPE0_RX7_VALID2_17(x) (((x) >> S_PIPE0_RX7_VALID2_17) & M_PIPE0_RX7_VALID2_17)
#define S_PIPE0_RX6_VALID_17 16
#define M_PIPE0_RX6_VALID_17 0xffU
#define V_PIPE0_RX6_VALID_17(x) ((x) << S_PIPE0_RX6_VALID_17)
#define G_PIPE0_RX6_VALID_17(x) (((x) >> S_PIPE0_RX6_VALID_17) & M_PIPE0_RX6_VALID_17)
#define S_PIPE0_RX5_VALID_17 8
#define M_PIPE0_RX5_VALID_17 0xffU
#define V_PIPE0_RX5_VALID_17(x) ((x) << S_PIPE0_RX5_VALID_17)
#define G_PIPE0_RX5_VALID_17(x) (((x) >> S_PIPE0_RX5_VALID_17) & M_PIPE0_RX5_VALID_17)
#define S_PIPE0_RX4_VALID_17 7
#define V_PIPE0_RX4_VALID_17(x) ((x) << S_PIPE0_RX4_VALID_17)
#define F_PIPE0_RX4_VALID_17 V_PIPE0_RX4_VALID_17(1U)
#define S_PIPE0_RX4_VALID2_17 0
#define M_PIPE0_RX4_VALID2_17 0x7fU
#define V_PIPE0_RX4_VALID2_17(x) ((x) << S_PIPE0_RX4_VALID2_17)
#define G_PIPE0_RX4_VALID2_17(x) (((x) >> S_PIPE0_RX4_VALID2_17) & M_PIPE0_RX4_VALID2_17)
#define A_PCIE_PDEBUG_REG_0X18 0x18
#define S_PIPE0_RX7_POLARITY 31
#define V_PIPE0_RX7_POLARITY(x) ((x) << S_PIPE0_RX7_POLARITY)
#define F_PIPE0_RX7_POLARITY V_PIPE0_RX7_POLARITY(1U)
#define S_PIPE0_RX7_STATUS 28
#define M_PIPE0_RX7_STATUS 0x7U
#define V_PIPE0_RX7_STATUS(x) ((x) << S_PIPE0_RX7_STATUS)
#define G_PIPE0_RX7_STATUS(x) (((x) >> S_PIPE0_RX7_STATUS) & M_PIPE0_RX7_STATUS)
#define S_PIPE0_RX6_POLARITY 27
#define V_PIPE0_RX6_POLARITY(x) ((x) << S_PIPE0_RX6_POLARITY)
#define F_PIPE0_RX6_POLARITY V_PIPE0_RX6_POLARITY(1U)
#define S_PIPE0_RX6_STATUS 24
#define M_PIPE0_RX6_STATUS 0x7U
#define V_PIPE0_RX6_STATUS(x) ((x) << S_PIPE0_RX6_STATUS)
#define G_PIPE0_RX6_STATUS(x) (((x) >> S_PIPE0_RX6_STATUS) & M_PIPE0_RX6_STATUS)
#define S_PIPE0_RX5_POLARITY 23
#define V_PIPE0_RX5_POLARITY(x) ((x) << S_PIPE0_RX5_POLARITY)
#define F_PIPE0_RX5_POLARITY V_PIPE0_RX5_POLARITY(1U)
#define S_PIPE0_RX5_STATUS 20
#define M_PIPE0_RX5_STATUS 0x7U
#define V_PIPE0_RX5_STATUS(x) ((x) << S_PIPE0_RX5_STATUS)
#define G_PIPE0_RX5_STATUS(x) (((x) >> S_PIPE0_RX5_STATUS) & M_PIPE0_RX5_STATUS)
#define S_PIPE0_RX4_POLARITY 19
#define V_PIPE0_RX4_POLARITY(x) ((x) << S_PIPE0_RX4_POLARITY)
#define F_PIPE0_RX4_POLARITY V_PIPE0_RX4_POLARITY(1U)
#define S_PIPE0_RX4_STATUS 16
#define M_PIPE0_RX4_STATUS 0x7U
#define V_PIPE0_RX4_STATUS(x) ((x) << S_PIPE0_RX4_STATUS)
#define G_PIPE0_RX4_STATUS(x) (((x) >> S_PIPE0_RX4_STATUS) & M_PIPE0_RX4_STATUS)
#define S_PIPE0_RX3_POLARITY 15
#define V_PIPE0_RX3_POLARITY(x) ((x) << S_PIPE0_RX3_POLARITY)
#define F_PIPE0_RX3_POLARITY V_PIPE0_RX3_POLARITY(1U)
#define S_PIPE0_RX3_STATUS 12
#define M_PIPE0_RX3_STATUS 0x7U
#define V_PIPE0_RX3_STATUS(x) ((x) << S_PIPE0_RX3_STATUS)
#define G_PIPE0_RX3_STATUS(x) (((x) >> S_PIPE0_RX3_STATUS) & M_PIPE0_RX3_STATUS)
#define S_PIPE0_RX2_POLARITY 11
#define V_PIPE0_RX2_POLARITY(x) ((x) << S_PIPE0_RX2_POLARITY)
#define F_PIPE0_RX2_POLARITY V_PIPE0_RX2_POLARITY(1U)
#define S_PIPE0_RX2_STATUS 8
#define M_PIPE0_RX2_STATUS 0x7U
#define V_PIPE0_RX2_STATUS(x) ((x) << S_PIPE0_RX2_STATUS)
#define G_PIPE0_RX2_STATUS(x) (((x) >> S_PIPE0_RX2_STATUS) & M_PIPE0_RX2_STATUS)
#define S_PIPE0_RX1_POLARITY 7
#define V_PIPE0_RX1_POLARITY(x) ((x) << S_PIPE0_RX1_POLARITY)
#define F_PIPE0_RX1_POLARITY V_PIPE0_RX1_POLARITY(1U)
#define S_PIPE0_RX1_STATUS 4
#define M_PIPE0_RX1_STATUS 0x7U
#define V_PIPE0_RX1_STATUS(x) ((x) << S_PIPE0_RX1_STATUS)
#define G_PIPE0_RX1_STATUS(x) (((x) >> S_PIPE0_RX1_STATUS) & M_PIPE0_RX1_STATUS)
#define S_PIPE0_RX0_POLARITY 3
#define V_PIPE0_RX0_POLARITY(x) ((x) << S_PIPE0_RX0_POLARITY)
#define F_PIPE0_RX0_POLARITY V_PIPE0_RX0_POLARITY(1U)
#define S_PIPE0_RX0_STATUS 0
#define M_PIPE0_RX0_STATUS 0x7U
#define V_PIPE0_RX0_STATUS(x) ((x) << S_PIPE0_RX0_STATUS)
#define G_PIPE0_RX0_STATUS(x) (((x) >> S_PIPE0_RX0_STATUS) & M_PIPE0_RX0_STATUS)
#define A_PCIE_PDEBUG_REG_0X19 0x19
#define S_PIPE0_TX7_COMPLIANCE 31
#define V_PIPE0_TX7_COMPLIANCE(x) ((x) << S_PIPE0_TX7_COMPLIANCE)
#define F_PIPE0_TX7_COMPLIANCE V_PIPE0_TX7_COMPLIANCE(1U)
#define S_PIPE0_TX6_COMPLIANCE 30
#define V_PIPE0_TX6_COMPLIANCE(x) ((x) << S_PIPE0_TX6_COMPLIANCE)
#define F_PIPE0_TX6_COMPLIANCE V_PIPE0_TX6_COMPLIANCE(1U)
#define S_PIPE0_TX5_COMPLIANCE 29
#define V_PIPE0_TX5_COMPLIANCE(x) ((x) << S_PIPE0_TX5_COMPLIANCE)
#define F_PIPE0_TX5_COMPLIANCE V_PIPE0_TX5_COMPLIANCE(1U)
#define S_PIPE0_TX4_COMPLIANCE 28
#define V_PIPE0_TX4_COMPLIANCE(x) ((x) << S_PIPE0_TX4_COMPLIANCE)
#define F_PIPE0_TX4_COMPLIANCE V_PIPE0_TX4_COMPLIANCE(1U)
#define S_PIPE0_TX3_COMPLIANCE 27
#define V_PIPE0_TX3_COMPLIANCE(x) ((x) << S_PIPE0_TX3_COMPLIANCE)
#define F_PIPE0_TX3_COMPLIANCE V_PIPE0_TX3_COMPLIANCE(1U)
#define S_PIPE0_TX2_COMPLIANCE 26
#define V_PIPE0_TX2_COMPLIANCE(x) ((x) << S_PIPE0_TX2_COMPLIANCE)
#define F_PIPE0_TX2_COMPLIANCE V_PIPE0_TX2_COMPLIANCE(1U)
#define S_PIPE0_TX1_COMPLIANCE 25
#define V_PIPE0_TX1_COMPLIANCE(x) ((x) << S_PIPE0_TX1_COMPLIANCE)
#define F_PIPE0_TX1_COMPLIANCE V_PIPE0_TX1_COMPLIANCE(1U)
#define S_PIPE0_TX0_COMPLIANCE 24
#define V_PIPE0_TX0_COMPLIANCE(x) ((x) << S_PIPE0_TX0_COMPLIANCE)
#define F_PIPE0_TX0_COMPLIANCE V_PIPE0_TX0_COMPLIANCE(1U)
#define S_PIPE0_TX7_ELECIDLE 23
#define V_PIPE0_TX7_ELECIDLE(x) ((x) << S_PIPE0_TX7_ELECIDLE)
#define F_PIPE0_TX7_ELECIDLE V_PIPE0_TX7_ELECIDLE(1U)
#define S_PIPE0_TX6_ELECIDLE 22
#define V_PIPE0_TX6_ELECIDLE(x) ((x) << S_PIPE0_TX6_ELECIDLE)
#define F_PIPE0_TX6_ELECIDLE V_PIPE0_TX6_ELECIDLE(1U)
#define S_PIPE0_TX5_ELECIDLE 21
#define V_PIPE0_TX5_ELECIDLE(x) ((x) << S_PIPE0_TX5_ELECIDLE)
#define F_PIPE0_TX5_ELECIDLE V_PIPE0_TX5_ELECIDLE(1U)
#define S_PIPE0_TX4_ELECIDLE 20
#define V_PIPE0_TX4_ELECIDLE(x) ((x) << S_PIPE0_TX4_ELECIDLE)
#define F_PIPE0_TX4_ELECIDLE V_PIPE0_TX4_ELECIDLE(1U)
#define S_PIPE0_TX3_ELECIDLE 19
#define V_PIPE0_TX3_ELECIDLE(x) ((x) << S_PIPE0_TX3_ELECIDLE)
#define F_PIPE0_TX3_ELECIDLE V_PIPE0_TX3_ELECIDLE(1U)
#define S_PIPE0_TX2_ELECIDLE 18
#define V_PIPE0_TX2_ELECIDLE(x) ((x) << S_PIPE0_TX2_ELECIDLE)
#define F_PIPE0_TX2_ELECIDLE V_PIPE0_TX2_ELECIDLE(1U)
#define S_PIPE0_TX1_ELECIDLE 17
#define V_PIPE0_TX1_ELECIDLE(x) ((x) << S_PIPE0_TX1_ELECIDLE)
#define F_PIPE0_TX1_ELECIDLE V_PIPE0_TX1_ELECIDLE(1U)
#define S_PIPE0_TX0_ELECIDLE 16
#define V_PIPE0_TX0_ELECIDLE(x) ((x) << S_PIPE0_TX0_ELECIDLE)
#define F_PIPE0_TX0_ELECIDLE V_PIPE0_TX0_ELECIDLE(1U)
#define S_PIPE0_RX7_POLARITY_19 15
#define V_PIPE0_RX7_POLARITY_19(x) ((x) << S_PIPE0_RX7_POLARITY_19)
#define F_PIPE0_RX7_POLARITY_19 V_PIPE0_RX7_POLARITY_19(1U)
#define S_PIPE0_RX6_POLARITY_19 14
#define V_PIPE0_RX6_POLARITY_19(x) ((x) << S_PIPE0_RX6_POLARITY_19)
#define F_PIPE0_RX6_POLARITY_19 V_PIPE0_RX6_POLARITY_19(1U)
#define S_PIPE0_RX5_POLARITY_19 13
#define V_PIPE0_RX5_POLARITY_19(x) ((x) << S_PIPE0_RX5_POLARITY_19)
#define F_PIPE0_RX5_POLARITY_19 V_PIPE0_RX5_POLARITY_19(1U)
#define S_PIPE0_RX4_POLARITY_19 12
#define V_PIPE0_RX4_POLARITY_19(x) ((x) << S_PIPE0_RX4_POLARITY_19)
#define F_PIPE0_RX4_POLARITY_19 V_PIPE0_RX4_POLARITY_19(1U)
#define S_PIPE0_RX3_POLARITY_19 11
#define V_PIPE0_RX3_POLARITY_19(x) ((x) << S_PIPE0_RX3_POLARITY_19)
#define F_PIPE0_RX3_POLARITY_19 V_PIPE0_RX3_POLARITY_19(1U)
#define S_PIPE0_RX2_POLARITY_19 10
#define V_PIPE0_RX2_POLARITY_19(x) ((x) << S_PIPE0_RX2_POLARITY_19)
#define F_PIPE0_RX2_POLARITY_19 V_PIPE0_RX2_POLARITY_19(1U)
#define S_PIPE0_RX1_POLARITY_19 9
#define V_PIPE0_RX1_POLARITY_19(x) ((x) << S_PIPE0_RX1_POLARITY_19)
#define F_PIPE0_RX1_POLARITY_19 V_PIPE0_RX1_POLARITY_19(1U)
#define S_PIPE0_RX0_POLARITY_19 8
#define V_PIPE0_RX0_POLARITY_19(x) ((x) << S_PIPE0_RX0_POLARITY_19)
#define F_PIPE0_RX0_POLARITY_19 V_PIPE0_RX0_POLARITY_19(1U)
#define S_PIPE0_RX7_ELECIDLE 7
#define V_PIPE0_RX7_ELECIDLE(x) ((x) << S_PIPE0_RX7_ELECIDLE)
#define F_PIPE0_RX7_ELECIDLE V_PIPE0_RX7_ELECIDLE(1U)
#define S_PIPE0_RX6_ELECIDLE 6
#define V_PIPE0_RX6_ELECIDLE(x) ((x) << S_PIPE0_RX6_ELECIDLE)
#define F_PIPE0_RX6_ELECIDLE V_PIPE0_RX6_ELECIDLE(1U)
#define S_PIPE0_RX5_ELECIDLE 5
#define V_PIPE0_RX5_ELECIDLE(x) ((x) << S_PIPE0_RX5_ELECIDLE)
#define F_PIPE0_RX5_ELECIDLE V_PIPE0_RX5_ELECIDLE(1U)
#define S_PIPE0_RX4_ELECIDLE 4
#define V_PIPE0_RX4_ELECIDLE(x) ((x) << S_PIPE0_RX4_ELECIDLE)
#define F_PIPE0_RX4_ELECIDLE V_PIPE0_RX4_ELECIDLE(1U)
#define S_PIPE0_RX3_ELECIDLE 3
#define V_PIPE0_RX3_ELECIDLE(x) ((x) << S_PIPE0_RX3_ELECIDLE)
#define F_PIPE0_RX3_ELECIDLE V_PIPE0_RX3_ELECIDLE(1U)
#define S_PIPE0_RX2_ELECIDLE 2
#define V_PIPE0_RX2_ELECIDLE(x) ((x) << S_PIPE0_RX2_ELECIDLE)
#define F_PIPE0_RX2_ELECIDLE V_PIPE0_RX2_ELECIDLE(1U)
#define S_PIPE0_RX1_ELECIDLE 1
#define V_PIPE0_RX1_ELECIDLE(x) ((x) << S_PIPE0_RX1_ELECIDLE)
#define F_PIPE0_RX1_ELECIDLE V_PIPE0_RX1_ELECIDLE(1U)
#define S_PIPE0_RX0_ELECIDLE 0
#define V_PIPE0_RX0_ELECIDLE(x) ((x) << S_PIPE0_RX0_ELECIDLE)
#define F_PIPE0_RX0_ELECIDLE V_PIPE0_RX0_ELECIDLE(1U)
#define A_PCIE_PDEBUG_REG_0X1A 0x1a
#define S_PIPE0_RESET_N 21
#define V_PIPE0_RESET_N(x) ((x) << S_PIPE0_RESET_N)
#define F_PIPE0_RESET_N V_PIPE0_RESET_N(1U)
#define S_PCS_COMMON_CLOCKS 20
#define V_PCS_COMMON_CLOCKS(x) ((x) << S_PCS_COMMON_CLOCKS)
#define F_PCS_COMMON_CLOCKS V_PCS_COMMON_CLOCKS(1U)
#define S_PCS_CLK_REQ 19
#define V_PCS_CLK_REQ(x) ((x) << S_PCS_CLK_REQ)
#define F_PCS_CLK_REQ V_PCS_CLK_REQ(1U)
#define S_PIPE_CLKREQ_N 18
#define V_PIPE_CLKREQ_N(x) ((x) << S_PIPE_CLKREQ_N)
#define F_PIPE_CLKREQ_N V_PIPE_CLKREQ_N(1U)
#define S_MAC_CLKREQ_N_TO_MUX 17
#define V_MAC_CLKREQ_N_TO_MUX(x) ((x) << S_MAC_CLKREQ_N_TO_MUX)
#define F_MAC_CLKREQ_N_TO_MUX V_MAC_CLKREQ_N_TO_MUX(1U)
#define S_PIPE0_TX2RX_LOOPBK 16
#define V_PIPE0_TX2RX_LOOPBK(x) ((x) << S_PIPE0_TX2RX_LOOPBK)
#define F_PIPE0_TX2RX_LOOPBK V_PIPE0_TX2RX_LOOPBK(1U)
#define S_PIPE0_TX_SWING 15
#define V_PIPE0_TX_SWING(x) ((x) << S_PIPE0_TX_SWING)
#define F_PIPE0_TX_SWING V_PIPE0_TX_SWING(1U)
#define S_PIPE0_TX_MARGIN 12
#define M_PIPE0_TX_MARGIN 0x7U
#define V_PIPE0_TX_MARGIN(x) ((x) << S_PIPE0_TX_MARGIN)
#define G_PIPE0_TX_MARGIN(x) (((x) >> S_PIPE0_TX_MARGIN) & M_PIPE0_TX_MARGIN)
#define S_PIPE0_TX_DEEMPH 11
#define V_PIPE0_TX_DEEMPH(x) ((x) << S_PIPE0_TX_DEEMPH)
#define F_PIPE0_TX_DEEMPH V_PIPE0_TX_DEEMPH(1U)
#define S_PIPE0_TX_DETECTRX 10
#define V_PIPE0_TX_DETECTRX(x) ((x) << S_PIPE0_TX_DETECTRX)
#define F_PIPE0_TX_DETECTRX V_PIPE0_TX_DETECTRX(1U)
#define S_PIPE0_POWERDOWN 8
#define M_PIPE0_POWERDOWN 0x3U
#define V_PIPE0_POWERDOWN(x) ((x) << S_PIPE0_POWERDOWN)
#define G_PIPE0_POWERDOWN(x) (((x) >> S_PIPE0_POWERDOWN) & M_PIPE0_POWERDOWN)
#define S_PHY_MAC_PHYSTATUS 0
#define M_PHY_MAC_PHYSTATUS 0xffU
#define V_PHY_MAC_PHYSTATUS(x) ((x) << S_PHY_MAC_PHYSTATUS)
#define G_PHY_MAC_PHYSTATUS(x) (((x) >> S_PHY_MAC_PHYSTATUS) & M_PHY_MAC_PHYSTATUS)
#define A_PCIE_PDEBUG_REG_0X1B 0x1b
#define S_PIPE0_RX7_EQ_IN_PROG 31
#define V_PIPE0_RX7_EQ_IN_PROG(x) ((x) << S_PIPE0_RX7_EQ_IN_PROG)
#define F_PIPE0_RX7_EQ_IN_PROG V_PIPE0_RX7_EQ_IN_PROG(1U)
#define S_PIPE0_RX7_EQ_INVLD_REQ 30
#define V_PIPE0_RX7_EQ_INVLD_REQ(x) ((x) << S_PIPE0_RX7_EQ_INVLD_REQ)
#define F_PIPE0_RX7_EQ_INVLD_REQ V_PIPE0_RX7_EQ_INVLD_REQ(1U)
#define S_PIPE0_RX7_SYNCHEADER 28
#define M_PIPE0_RX7_SYNCHEADER 0x3U
#define V_PIPE0_RX7_SYNCHEADER(x) ((x) << S_PIPE0_RX7_SYNCHEADER)
#define G_PIPE0_RX7_SYNCHEADER(x) (((x) >> S_PIPE0_RX7_SYNCHEADER) & M_PIPE0_RX7_SYNCHEADER)
#define S_PIPE0_RX6_EQ_IN_PROG 27
#define V_PIPE0_RX6_EQ_IN_PROG(x) ((x) << S_PIPE0_RX6_EQ_IN_PROG)
#define F_PIPE0_RX6_EQ_IN_PROG V_PIPE0_RX6_EQ_IN_PROG(1U)
#define S_PIPE0_RX6_EQ_INVLD_REQ 26
#define V_PIPE0_RX6_EQ_INVLD_REQ(x) ((x) << S_PIPE0_RX6_EQ_INVLD_REQ)
#define F_PIPE0_RX6_EQ_INVLD_REQ V_PIPE0_RX6_EQ_INVLD_REQ(1U)
#define S_PIPE0_RX6_SYNCHEADER 24
#define M_PIPE0_RX6_SYNCHEADER 0x3U
#define V_PIPE0_RX6_SYNCHEADER(x) ((x) << S_PIPE0_RX6_SYNCHEADER)
#define G_PIPE0_RX6_SYNCHEADER(x) (((x) >> S_PIPE0_RX6_SYNCHEADER) & M_PIPE0_RX6_SYNCHEADER)
#define S_PIPE0_RX5_EQ_IN_PROG 23
#define V_PIPE0_RX5_EQ_IN_PROG(x) ((x) << S_PIPE0_RX5_EQ_IN_PROG)
#define F_PIPE0_RX5_EQ_IN_PROG V_PIPE0_RX5_EQ_IN_PROG(1U)
#define S_PIPE0_RX5_EQ_INVLD_REQ 22
#define V_PIPE0_RX5_EQ_INVLD_REQ(x) ((x) << S_PIPE0_RX5_EQ_INVLD_REQ)
#define F_PIPE0_RX5_EQ_INVLD_REQ V_PIPE0_RX5_EQ_INVLD_REQ(1U)
#define S_PIPE0_RX5_SYNCHEADER 20
#define M_PIPE0_RX5_SYNCHEADER 0x3U
#define V_PIPE0_RX5_SYNCHEADER(x) ((x) << S_PIPE0_RX5_SYNCHEADER)
#define G_PIPE0_RX5_SYNCHEADER(x) (((x) >> S_PIPE0_RX5_SYNCHEADER) & M_PIPE0_RX5_SYNCHEADER)
#define S_PIPE0_RX4_EQ_IN_PROG 19
#define V_PIPE0_RX4_EQ_IN_PROG(x) ((x) << S_PIPE0_RX4_EQ_IN_PROG)
#define F_PIPE0_RX4_EQ_IN_PROG V_PIPE0_RX4_EQ_IN_PROG(1U)
#define S_PIPE0_RX4_EQ_INVLD_REQ 18
#define V_PIPE0_RX4_EQ_INVLD_REQ(x) ((x) << S_PIPE0_RX4_EQ_INVLD_REQ)
#define F_PIPE0_RX4_EQ_INVLD_REQ V_PIPE0_RX4_EQ_INVLD_REQ(1U)
#define S_PIPE0_RX4_SYNCHEADER 16
#define M_PIPE0_RX4_SYNCHEADER 0x3U
#define V_PIPE0_RX4_SYNCHEADER(x) ((x) << S_PIPE0_RX4_SYNCHEADER)
#define G_PIPE0_RX4_SYNCHEADER(x) (((x) >> S_PIPE0_RX4_SYNCHEADER) & M_PIPE0_RX4_SYNCHEADER)
#define S_PIPE0_RX3_EQ_IN_PROG 15
#define V_PIPE0_RX3_EQ_IN_PROG(x) ((x) << S_PIPE0_RX3_EQ_IN_PROG)
#define F_PIPE0_RX3_EQ_IN_PROG V_PIPE0_RX3_EQ_IN_PROG(1U)
#define S_PIPE0_RX3_EQ_INVLD_REQ 14
#define V_PIPE0_RX3_EQ_INVLD_REQ(x) ((x) << S_PIPE0_RX3_EQ_INVLD_REQ)
#define F_PIPE0_RX3_EQ_INVLD_REQ V_PIPE0_RX3_EQ_INVLD_REQ(1U)
#define S_PIPE0_RX3_SYNCHEADER 12
#define M_PIPE0_RX3_SYNCHEADER 0x3U
#define V_PIPE0_RX3_SYNCHEADER(x) ((x) << S_PIPE0_RX3_SYNCHEADER)
#define G_PIPE0_RX3_SYNCHEADER(x) (((x) >> S_PIPE0_RX3_SYNCHEADER) & M_PIPE0_RX3_SYNCHEADER)
#define S_PIPE0_RX2_EQ_IN_PROG 11
#define V_PIPE0_RX2_EQ_IN_PROG(x) ((x) << S_PIPE0_RX2_EQ_IN_PROG)
#define F_PIPE0_RX2_EQ_IN_PROG V_PIPE0_RX2_EQ_IN_PROG(1U)
#define S_PIPE0_RX2_EQ_INVLD_REQ 10
#define V_PIPE0_RX2_EQ_INVLD_REQ(x) ((x) << S_PIPE0_RX2_EQ_INVLD_REQ)
#define F_PIPE0_RX2_EQ_INVLD_REQ V_PIPE0_RX2_EQ_INVLD_REQ(1U)
#define S_PIPE0_RX2_SYNCHEADER 8
#define M_PIPE0_RX2_SYNCHEADER 0x3U
#define V_PIPE0_RX2_SYNCHEADER(x) ((x) << S_PIPE0_RX2_SYNCHEADER)
#define G_PIPE0_RX2_SYNCHEADER(x) (((x) >> S_PIPE0_RX2_SYNCHEADER) & M_PIPE0_RX2_SYNCHEADER)
#define S_PIPE0_RX1_EQ_IN_PROG 7
#define V_PIPE0_RX1_EQ_IN_PROG(x) ((x) << S_PIPE0_RX1_EQ_IN_PROG)
#define F_PIPE0_RX1_EQ_IN_PROG V_PIPE0_RX1_EQ_IN_PROG(1U)
#define S_PIPE0_RX1_EQ_INVLD_REQ 6
#define V_PIPE0_RX1_EQ_INVLD_REQ(x) ((x) << S_PIPE0_RX1_EQ_INVLD_REQ)
#define F_PIPE0_RX1_EQ_INVLD_REQ V_PIPE0_RX1_EQ_INVLD_REQ(1U)
#define S_PIPE0_RX1_SYNCHEADER 4
#define M_PIPE0_RX1_SYNCHEADER 0x3U
#define V_PIPE0_RX1_SYNCHEADER(x) ((x) << S_PIPE0_RX1_SYNCHEADER)
#define G_PIPE0_RX1_SYNCHEADER(x) (((x) >> S_PIPE0_RX1_SYNCHEADER) & M_PIPE0_RX1_SYNCHEADER)
#define S_PIPE0_RX0_EQ_IN_PROG 3
#define V_PIPE0_RX0_EQ_IN_PROG(x) ((x) << S_PIPE0_RX0_EQ_IN_PROG)
#define F_PIPE0_RX0_EQ_IN_PROG V_PIPE0_RX0_EQ_IN_PROG(1U)
#define S_PIPE0_RX0_EQ_INVLD_REQ 2
#define V_PIPE0_RX0_EQ_INVLD_REQ(x) ((x) << S_PIPE0_RX0_EQ_INVLD_REQ)
#define F_PIPE0_RX0_EQ_INVLD_REQ V_PIPE0_RX0_EQ_INVLD_REQ(1U)
#define S_PIPE0_RX0_SYNCHEADER 0
#define M_PIPE0_RX0_SYNCHEADER 0x3U
#define V_PIPE0_RX0_SYNCHEADER(x) ((x) << S_PIPE0_RX0_SYNCHEADER)
#define G_PIPE0_RX0_SYNCHEADER(x) (((x) >> S_PIPE0_RX0_SYNCHEADER) & M_PIPE0_RX0_SYNCHEADER)
#define A_PCIE_PDEBUG_REG_0X1C 0x1c
#define S_SI_REQVFID 24
#define M_SI_REQVFID 0xffU
#define V_SI_REQVFID(x) ((x) << S_SI_REQVFID)
#define G_SI_REQVFID(x) (((x) >> S_SI_REQVFID) & M_SI_REQVFID)
#define S_SI_REQVEC 13
#define M_SI_REQVEC 0x7ffU
#define V_SI_REQVEC(x) ((x) << S_SI_REQVEC)
#define G_SI_REQVEC(x) (((x) >> S_SI_REQVEC) & M_SI_REQVEC)
#define S_SI_REQTCVAL 10
#define M_SI_REQTCVAL 0x7U
#define V_SI_REQTCVAL(x) ((x) << S_SI_REQTCVAL)
#define G_SI_REQTCVAL(x) (((x) >> S_SI_REQTCVAL) & M_SI_REQTCVAL)
#define S_SI_REQRDY 9
#define V_SI_REQRDY(x) ((x) << S_SI_REQRDY)
#define F_SI_REQRDY V_SI_REQRDY(1U)
#define S_SI_REQVLD 8
#define V_SI_REQVLD(x) ((x) << S_SI_REQVLD)
#define F_SI_REQVLD V_SI_REQVLD(1U)
#define S_T5_AI 0
#define M_T5_AI 0xffU
#define V_T5_AI(x) ((x) << S_T5_AI)
#define G_T5_AI(x) (((x) >> S_T5_AI) & M_T5_AI)
#define A_PCIE_PDEBUG_REG_0X1D 0x1d
#define S_GNTSI 31
#define V_GNTSI(x) ((x) << S_GNTSI)
#define F_GNTSI V_GNTSI(1U)
#define S_DROPINTFORFLR 30
#define V_DROPINTFORFLR(x) ((x) << S_DROPINTFORFLR)
#define F_DROPINTFORFLR V_DROPINTFORFLR(1U)
#define S_SMARB 27
#define M_SMARB 0x7U
#define V_SMARB(x) ((x) << S_SMARB)
#define G_SMARB(x) (((x) >> S_SMARB) & M_SMARB)
#define S_SMDEFR 24
#define M_SMDEFR 0x7U
#define V_SMDEFR(x) ((x) << S_SMDEFR)
#define G_SMDEFR(x) (((x) >> S_SMDEFR) & M_SMDEFR)
#define S_SYS_INT 16
#define M_SYS_INT 0xffU
#define V_SYS_INT(x) ((x) << S_SYS_INT)
#define G_SYS_INT(x) (((x) >> S_SYS_INT) & M_SYS_INT)
#define S_CFG_INTXCLR 8
#define M_CFG_INTXCLR 0xffU
#define V_CFG_INTXCLR(x) ((x) << S_CFG_INTXCLR)
#define G_CFG_INTXCLR(x) (((x) >> S_CFG_INTXCLR) & M_CFG_INTXCLR)
#define S_PIO_INTXCLR 0
#define M_PIO_INTXCLR 0xffU
#define V_PIO_INTXCLR(x) ((x) << S_PIO_INTXCLR)
#define G_PIO_INTXCLR(x) (((x) >> S_PIO_INTXCLR) & M_PIO_INTXCLR)
#define A_PCIE_PDEBUG_REG_0X1E 0x1e
#define S_PLI_TABDATWREN 31
#define V_PLI_TABDATWREN(x) ((x) << S_PLI_TABDATWREN)
#define F_PLI_TABDATWREN V_PLI_TABDATWREN(1U)
#define S_TAB_RDENA 30
#define V_TAB_RDENA(x) ((x) << S_TAB_RDENA)
#define F_TAB_RDENA V_TAB_RDENA(1U)
#define S_TAB_RDENA2 19
#define M_TAB_RDENA2 0x7ffU
#define V_TAB_RDENA2(x) ((x) << S_TAB_RDENA2)
#define G_TAB_RDENA2(x) (((x) >> S_TAB_RDENA2) & M_TAB_RDENA2)
#define S_PLI_REQADDR 10
#define M_PLI_REQADDR 0x1ffU
#define V_PLI_REQADDR(x) ((x) << S_PLI_REQADDR)
#define G_PLI_REQADDR(x) (((x) >> S_PLI_REQADDR) & M_PLI_REQADDR)
#define S_PLI_REQVFID 2
#define M_PLI_REQVFID 0xffU
#define V_PLI_REQVFID(x) ((x) << S_PLI_REQVFID)
#define G_PLI_REQVFID(x) (((x) >> S_PLI_REQVFID) & M_PLI_REQVFID)
#define S_PLI_REQTABHIT 1
#define V_PLI_REQTABHIT(x) ((x) << S_PLI_REQTABHIT)
#define F_PLI_REQTABHIT V_PLI_REQTABHIT(1U)
#define S_PLI_REQRDVLD 0
#define V_PLI_REQRDVLD(x) ((x) << S_PLI_REQRDVLD)
#define F_PLI_REQRDVLD V_PLI_REQRDVLD(1U)
#define A_PCIE_PDEBUG_REG_0X1F 0x1f
#define A_PCIE_PDEBUG_REG_0X20 0x20
#define A_PCIE_PDEBUG_REG_0X21 0x21
#define S_PLI_REQPBASTART 20
#define M_PLI_REQPBASTART 0xfffU
#define V_PLI_REQPBASTART(x) ((x) << S_PLI_REQPBASTART)
#define G_PLI_REQPBASTART(x) (((x) >> S_PLI_REQPBASTART) & M_PLI_REQPBASTART)
#define S_PLI_REQPBAEND 9
#define M_PLI_REQPBAEND 0x7ffU
#define V_PLI_REQPBAEND(x) ((x) << S_PLI_REQPBAEND)
#define G_PLI_REQPBAEND(x) (((x) >> S_PLI_REQPBAEND) & M_PLI_REQPBAEND)
#define S_T5_PLI_REQVFID 2
#define M_T5_PLI_REQVFID 0x7fU
#define V_T5_PLI_REQVFID(x) ((x) << S_T5_PLI_REQVFID)
#define G_T5_PLI_REQVFID(x) (((x) >> S_T5_PLI_REQVFID) & M_T5_PLI_REQVFID)
#define S_PLI_REQPBAHIT 1
#define V_PLI_REQPBAHIT(x) ((x) << S_PLI_REQPBAHIT)
#define F_PLI_REQPBAHIT V_PLI_REQPBAHIT(1U)
#define A_PCIE_PDEBUG_REG_0X22 0x22
#define S_GNTSI1 31
#define V_GNTSI1(x) ((x) << S_GNTSI1)
#define F_GNTSI1 V_GNTSI1(1U)
#define S_GNTSI2 30
#define V_GNTSI2(x) ((x) << S_GNTSI2)
#define F_GNTSI2 V_GNTSI2(1U)
#define S_GNTSI3 27
#define M_GNTSI3 0x7U
#define V_GNTSI3(x) ((x) << S_GNTSI3)
#define G_GNTSI3(x) (((x) >> S_GNTSI3) & M_GNTSI3)
#define S_GNTSI4 16
#define M_GNTSI4 0x7ffU
#define V_GNTSI4(x) ((x) << S_GNTSI4)
#define G_GNTSI4(x) (((x) >> S_GNTSI4) & M_GNTSI4)
#define S_GNTSI5 8
#define M_GNTSI5 0xffU
#define V_GNTSI5(x) ((x) << S_GNTSI5)
#define G_GNTSI5(x) (((x) >> S_GNTSI5) & M_GNTSI5)
#define S_GNTSI6 7
#define V_GNTSI6(x) ((x) << S_GNTSI6)
#define F_GNTSI6 V_GNTSI6(1U)
#define S_GNTSI7 6
#define V_GNTSI7(x) ((x) << S_GNTSI7)
#define F_GNTSI7 V_GNTSI7(1U)
#define S_GNTSI8 5
#define V_GNTSI8(x) ((x) << S_GNTSI8)
#define F_GNTSI8 V_GNTSI8(1U)
#define S_GNTSI9 4
#define V_GNTSI9(x) ((x) << S_GNTSI9)
#define F_GNTSI9 V_GNTSI9(1U)
#define S_GNTSIA 3
#define V_GNTSIA(x) ((x) << S_GNTSIA)
#define F_GNTSIA V_GNTSIA(1U)
#define S_GNTAI 2
#define V_GNTAI(x) ((x) << S_GNTAI)
#define F_GNTAI V_GNTAI(1U)
#define S_GNTDB 1
#define V_GNTDB(x) ((x) << S_GNTDB)
#define F_GNTDB V_GNTDB(1U)
#define S_GNTDI 0
#define V_GNTDI(x) ((x) << S_GNTDI)
#define F_GNTDI V_GNTDI(1U)
#define A_PCIE_PDEBUG_REG_0X23 0x23
#define S_DI_REQVLD 31
#define V_DI_REQVLD(x) ((x) << S_DI_REQVLD)
#define F_DI_REQVLD V_DI_REQVLD(1U)
#define S_DI_REQRDY 30
#define V_DI_REQRDY(x) ((x) << S_DI_REQRDY)
#define F_DI_REQRDY V_DI_REQRDY(1U)
#define S_DI_REQWREN 19
#define M_DI_REQWREN 0x7ffU
#define V_DI_REQWREN(x) ((x) << S_DI_REQWREN)
#define G_DI_REQWREN(x) (((x) >> S_DI_REQWREN) & M_DI_REQWREN)
#define S_DI_REQMSIEN 18
#define V_DI_REQMSIEN(x) ((x) << S_DI_REQMSIEN)
#define F_DI_REQMSIEN V_DI_REQMSIEN(1U)
#define S_DI_REQMSXEN 17
#define V_DI_REQMSXEN(x) ((x) << S_DI_REQMSXEN)
#define F_DI_REQMSXEN V_DI_REQMSXEN(1U)
#define S_DI_REQMSXVFIDMSK 16
#define V_DI_REQMSXVFIDMSK(x) ((x) << S_DI_REQMSXVFIDMSK)
#define F_DI_REQMSXVFIDMSK V_DI_REQMSXVFIDMSK(1U)
#define S_DI_REQWREN2 2
#define M_DI_REQWREN2 0x3fffU
#define V_DI_REQWREN2(x) ((x) << S_DI_REQWREN2)
#define G_DI_REQWREN2(x) (((x) >> S_DI_REQWREN2) & M_DI_REQWREN2)
#define S_DI_REQRDEN 1
#define V_DI_REQRDEN(x) ((x) << S_DI_REQRDEN)
#define F_DI_REQRDEN V_DI_REQRDEN(1U)
#define S_DI_REQWREN3 0
#define V_DI_REQWREN3(x) ((x) << S_DI_REQWREN3)
#define F_DI_REQWREN3 V_DI_REQWREN3(1U)
#define A_PCIE_PDEBUG_REG_0X24 0x24
#define A_PCIE_PDEBUG_REG_0X25 0x25
#define A_PCIE_PDEBUG_REG_0X26 0x26
#define A_PCIE_PDEBUG_REG_0X27 0x27
#define S_FID_STI_RSPVLD 31
#define V_FID_STI_RSPVLD(x) ((x) << S_FID_STI_RSPVLD)
#define F_FID_STI_RSPVLD V_FID_STI_RSPVLD(1U)
#define S_TAB_STIRDENA 30
#define V_TAB_STIRDENA(x) ((x) << S_TAB_STIRDENA)
#define F_TAB_STIRDENA V_TAB_STIRDENA(1U)
#define S_TAB_STIWRENA 29
#define V_TAB_STIWRENA(x) ((x) << S_TAB_STIWRENA)
#define F_TAB_STIWRENA V_TAB_STIWRENA(1U)
#define S_TAB_STIRDENA2 18
#define M_TAB_STIRDENA2 0x7ffU
#define V_TAB_STIRDENA2(x) ((x) << S_TAB_STIRDENA2)
#define G_TAB_STIRDENA2(x) (((x) >> S_TAB_STIRDENA2) & M_TAB_STIRDENA2)
#define S_T5_PLI_REQTABHIT 7
#define M_T5_PLI_REQTABHIT 0x7ffU
#define V_T5_PLI_REQTABHIT(x) ((x) << S_T5_PLI_REQTABHIT)
#define G_T5_PLI_REQTABHIT(x) (((x) >> S_T5_PLI_REQTABHIT) & M_T5_PLI_REQTABHIT)
#define S_T5_GNTSI 0
#define M_T5_GNTSI 0x7fU
#define V_T5_GNTSI(x) ((x) << S_T5_GNTSI)
#define G_T5_GNTSI(x) (((x) >> S_T5_GNTSI) & M_T5_GNTSI)
#define A_PCIE_PDEBUG_REG_0X28 0x28
#define S_PLI_REQWRVLD 31
#define V_PLI_REQWRVLD(x) ((x) << S_PLI_REQWRVLD)
#define F_PLI_REQWRVLD V_PLI_REQWRVLD(1U)
#define S_T5_PLI_REQPBAHIT 30
#define V_T5_PLI_REQPBAHIT(x) ((x) << S_T5_PLI_REQPBAHIT)
#define F_T5_PLI_REQPBAHIT V_T5_PLI_REQPBAHIT(1U)
#define S_PLI_TABADDRLWREN 29
#define V_PLI_TABADDRLWREN(x) ((x) << S_PLI_TABADDRLWREN)
#define F_PLI_TABADDRLWREN V_PLI_TABADDRLWREN(1U)
#define S_PLI_TABADDRHWREN 28
#define V_PLI_TABADDRHWREN(x) ((x) << S_PLI_TABADDRHWREN)
#define F_PLI_TABADDRHWREN V_PLI_TABADDRHWREN(1U)
#define S_T5_PLI_TABDATWREN 27
#define V_T5_PLI_TABDATWREN(x) ((x) << S_T5_PLI_TABDATWREN)
#define F_T5_PLI_TABDATWREN V_T5_PLI_TABDATWREN(1U)
#define S_PLI_TABMSKWREN 26
#define V_PLI_TABMSKWREN(x) ((x) << S_PLI_TABMSKWREN)
#define F_PLI_TABMSKWREN V_PLI_TABMSKWREN(1U)
#define S_AI_REQVLD 23
#define M_AI_REQVLD 0x7U
#define V_AI_REQVLD(x) ((x) << S_AI_REQVLD)
#define G_AI_REQVLD(x) (((x) >> S_AI_REQVLD) & M_AI_REQVLD)
#define S_AI_REQVLD2 22
#define V_AI_REQVLD2(x) ((x) << S_AI_REQVLD2)
#define F_AI_REQVLD2 V_AI_REQVLD2(1U)
#define S_AI_REQRDY 21
#define V_AI_REQRDY(x) ((x) << S_AI_REQRDY)
#define F_AI_REQRDY V_AI_REQRDY(1U)
#define S_VEN_MSI_REQ_28 18
#define M_VEN_MSI_REQ_28 0x7U
#define V_VEN_MSI_REQ_28(x) ((x) << S_VEN_MSI_REQ_28)
#define G_VEN_MSI_REQ_28(x) (((x) >> S_VEN_MSI_REQ_28) & M_VEN_MSI_REQ_28)
#define S_VEN_MSI_REQ2 11
#define M_VEN_MSI_REQ2 0x7fU
#define V_VEN_MSI_REQ2(x) ((x) << S_VEN_MSI_REQ2)
#define G_VEN_MSI_REQ2(x) (((x) >> S_VEN_MSI_REQ2) & M_VEN_MSI_REQ2)
#define S_VEN_MSI_REQ3 6
#define M_VEN_MSI_REQ3 0x1fU
#define V_VEN_MSI_REQ3(x) ((x) << S_VEN_MSI_REQ3)
#define G_VEN_MSI_REQ3(x) (((x) >> S_VEN_MSI_REQ3) & M_VEN_MSI_REQ3)
#define S_VEN_MSI_REQ4 3
#define M_VEN_MSI_REQ4 0x7U
#define V_VEN_MSI_REQ4(x) ((x) << S_VEN_MSI_REQ4)
#define G_VEN_MSI_REQ4(x) (((x) >> S_VEN_MSI_REQ4) & M_VEN_MSI_REQ4)
#define S_VEN_MSI_REQ5 2
#define V_VEN_MSI_REQ5(x) ((x) << S_VEN_MSI_REQ5)
#define F_VEN_MSI_REQ5 V_VEN_MSI_REQ5(1U)
#define S_VEN_MSI_GRANT 1
#define V_VEN_MSI_GRANT(x) ((x) << S_VEN_MSI_GRANT)
#define F_VEN_MSI_GRANT V_VEN_MSI_GRANT(1U)
#define S_VEN_MSI_REQ6 0
#define V_VEN_MSI_REQ6(x) ((x) << S_VEN_MSI_REQ6)
#define F_VEN_MSI_REQ6 V_VEN_MSI_REQ6(1U)
#define A_PCIE_PDEBUG_REG_0X29 0x29
#define S_TRGT1_REQDATAVLD 16
#define M_TRGT1_REQDATAVLD 0xffffU
#define V_TRGT1_REQDATAVLD(x) ((x) << S_TRGT1_REQDATAVLD)
#define G_TRGT1_REQDATAVLD(x) (((x) >> S_TRGT1_REQDATAVLD) & M_TRGT1_REQDATAVLD)
#define S_TRGT1_REQDATAVLD2 12
#define M_TRGT1_REQDATAVLD2 0xfU
#define V_TRGT1_REQDATAVLD2(x) ((x) << S_TRGT1_REQDATAVLD2)
#define G_TRGT1_REQDATAVLD2(x) (((x) >> S_TRGT1_REQDATAVLD2) & M_TRGT1_REQDATAVLD2)
#define S_TRGT1_REQDATAVLD3 11
#define V_TRGT1_REQDATAVLD3(x) ((x) << S_TRGT1_REQDATAVLD3)
#define F_TRGT1_REQDATAVLD3 V_TRGT1_REQDATAVLD3(1U)
#define S_TRGT1_REQDATAVLD4 10
#define V_TRGT1_REQDATAVLD4(x) ((x) << S_TRGT1_REQDATAVLD4)
#define F_TRGT1_REQDATAVLD4 V_TRGT1_REQDATAVLD4(1U)
#define S_TRGT1_REQDATAVLD5 9
#define V_TRGT1_REQDATAVLD5(x) ((x) << S_TRGT1_REQDATAVLD5)
#define F_TRGT1_REQDATAVLD5 V_TRGT1_REQDATAVLD5(1U)
#define S_TRGT1_REQDATAVLD6 8
#define V_TRGT1_REQDATAVLD6(x) ((x) << S_TRGT1_REQDATAVLD6)
#define F_TRGT1_REQDATAVLD6 V_TRGT1_REQDATAVLD6(1U)
#define S_TRGT1_REQDATAVLD7 4
#define M_TRGT1_REQDATAVLD7 0xfU
#define V_TRGT1_REQDATAVLD7(x) ((x) << S_TRGT1_REQDATAVLD7)
#define G_TRGT1_REQDATAVLD7(x) (((x) >> S_TRGT1_REQDATAVLD7) & M_TRGT1_REQDATAVLD7)
#define S_TRGT1_REQDATAVLD8 2
#define M_TRGT1_REQDATAVLD8 0x3U
#define V_TRGT1_REQDATAVLD8(x) ((x) << S_TRGT1_REQDATAVLD8)
#define G_TRGT1_REQDATAVLD8(x) (((x) >> S_TRGT1_REQDATAVLD8) & M_TRGT1_REQDATAVLD8)
#define S_TRGT1_REQDATARDY 1
#define V_TRGT1_REQDATARDY(x) ((x) << S_TRGT1_REQDATARDY)
#define F_TRGT1_REQDATARDY V_TRGT1_REQDATARDY(1U)
#define S_TRGT1_REQDATAVLD0 0
#define V_TRGT1_REQDATAVLD0(x) ((x) << S_TRGT1_REQDATAVLD0)
#define F_TRGT1_REQDATAVLD0 V_TRGT1_REQDATAVLD0(1U)
#define A_PCIE_PDEBUG_REG_0X2A 0x2a
#define A_PCIE_PDEBUG_REG_0X2B 0x2b
#define S_RADM_TRGT1_ADDR 20
#define M_RADM_TRGT1_ADDR 0xfffU
#define V_RADM_TRGT1_ADDR(x) ((x) << S_RADM_TRGT1_ADDR)
#define G_RADM_TRGT1_ADDR(x) (((x) >> S_RADM_TRGT1_ADDR) & M_RADM_TRGT1_ADDR)
#define S_RADM_TRGT1_DWEN 16
#define M_RADM_TRGT1_DWEN 0xfU
#define V_RADM_TRGT1_DWEN(x) ((x) << S_RADM_TRGT1_DWEN)
#define G_RADM_TRGT1_DWEN(x) (((x) >> S_RADM_TRGT1_DWEN) & M_RADM_TRGT1_DWEN)
#define S_RADM_TRGT1_FMT 14
#define M_RADM_TRGT1_FMT 0x3U
#define V_RADM_TRGT1_FMT(x) ((x) << S_RADM_TRGT1_FMT)
#define G_RADM_TRGT1_FMT(x) (((x) >> S_RADM_TRGT1_FMT) & M_RADM_TRGT1_FMT)
#define S_RADM_TRGT1_TYPE 9
#define M_RADM_TRGT1_TYPE 0x1fU
#define V_RADM_TRGT1_TYPE(x) ((x) << S_RADM_TRGT1_TYPE)
#define G_RADM_TRGT1_TYPE(x) (((x) >> S_RADM_TRGT1_TYPE) & M_RADM_TRGT1_TYPE)
#define S_RADM_TRGT1_IN_MEMBAR_RANGE 6
#define M_RADM_TRGT1_IN_MEMBAR_RANGE 0x7U
#define V_RADM_TRGT1_IN_MEMBAR_RANGE(x) ((x) << S_RADM_TRGT1_IN_MEMBAR_RANGE)
#define G_RADM_TRGT1_IN_MEMBAR_RANGE(x) (((x) >> S_RADM_TRGT1_IN_MEMBAR_RANGE) & M_RADM_TRGT1_IN_MEMBAR_RANGE)
#define S_RADM_TRGT1_ECRC_ERR 5
#define V_RADM_TRGT1_ECRC_ERR(x) ((x) << S_RADM_TRGT1_ECRC_ERR)
#define F_RADM_TRGT1_ECRC_ERR V_RADM_TRGT1_ECRC_ERR(1U)
#define S_RADM_TRGT1_DLLP_ABORT 4
#define V_RADM_TRGT1_DLLP_ABORT(x) ((x) << S_RADM_TRGT1_DLLP_ABORT)
#define F_RADM_TRGT1_DLLP_ABORT V_RADM_TRGT1_DLLP_ABORT(1U)
#define S_RADM_TRGT1_TLP_ABORT 3
#define V_RADM_TRGT1_TLP_ABORT(x) ((x) << S_RADM_TRGT1_TLP_ABORT)
#define F_RADM_TRGT1_TLP_ABORT V_RADM_TRGT1_TLP_ABORT(1U)
#define S_RADM_TRGT1_EOT 2
#define V_RADM_TRGT1_EOT(x) ((x) << S_RADM_TRGT1_EOT)
#define F_RADM_TRGT1_EOT V_RADM_TRGT1_EOT(1U)
#define S_RADM_TRGT1_DV_2B 1
#define V_RADM_TRGT1_DV_2B(x) ((x) << S_RADM_TRGT1_DV_2B)
#define F_RADM_TRGT1_DV_2B V_RADM_TRGT1_DV_2B(1U)
#define S_RADM_TRGT1_HV_2B 0
#define V_RADM_TRGT1_HV_2B(x) ((x) << S_RADM_TRGT1_HV_2B)
#define F_RADM_TRGT1_HV_2B V_RADM_TRGT1_HV_2B(1U)
#define A_PCIE_PDEBUG_REG_0X2C 0x2c
#define S_STATEMPIO 29
#define M_STATEMPIO 0x7U
#define V_STATEMPIO(x) ((x) << S_STATEMPIO)
#define G_STATEMPIO(x) (((x) >> S_STATEMPIO) & M_STATEMPIO)
#define S_STATECPL 25
#define M_STATECPL 0xfU
#define V_STATECPL(x) ((x) << S_STATECPL)
#define G_STATECPL(x) (((x) >> S_STATECPL) & M_STATECPL)
#define S_STATEALIN 22
#define M_STATEALIN 0x7U
#define V_STATEALIN(x) ((x) << S_STATEALIN)
#define G_STATEALIN(x) (((x) >> S_STATEALIN) & M_STATEALIN)
#define S_STATEPL 19
#define M_STATEPL 0x7U
#define V_STATEPL(x) ((x) << S_STATEPL)
#define G_STATEPL(x) (((x) >> S_STATEPL) & M_STATEPL)
#define S_STATEMARSP 18
#define V_STATEMARSP(x) ((x) << S_STATEMARSP)
#define F_STATEMARSP V_STATEMARSP(1U)
#define S_MA_TAGSINUSE 11
#define M_MA_TAGSINUSE 0x7fU
#define V_MA_TAGSINUSE(x) ((x) << S_MA_TAGSINUSE)
#define G_MA_TAGSINUSE(x) (((x) >> S_MA_TAGSINUSE) & M_MA_TAGSINUSE)
#define S_RADM_TRGT1_HSRDY 10
#define V_RADM_TRGT1_HSRDY(x) ((x) << S_RADM_TRGT1_HSRDY)
#define F_RADM_TRGT1_HSRDY V_RADM_TRGT1_HSRDY(1U)
#define S_RADM_TRGT1_DSRDY 9
#define V_RADM_TRGT1_DSRDY(x) ((x) << S_RADM_TRGT1_DSRDY)
#define F_RADM_TRGT1_DSRDY V_RADM_TRGT1_DSRDY(1U)
#define S_ALIND_REQWRDATAVLD 8
#define V_ALIND_REQWRDATAVLD(x) ((x) << S_ALIND_REQWRDATAVLD)
#define F_ALIND_REQWRDATAVLD V_ALIND_REQWRDATAVLD(1U)
#define S_FID_LKUPWRHDRVLD 7
#define V_FID_LKUPWRHDRVLD(x) ((x) << S_FID_LKUPWRHDRVLD)
#define F_FID_LKUPWRHDRVLD V_FID_LKUPWRHDRVLD(1U)
#define S_MPIO_WRVLD 6
#define V_MPIO_WRVLD(x) ((x) << S_MPIO_WRVLD)
#define F_MPIO_WRVLD V_MPIO_WRVLD(1U)
#define S_TRGT1_RADM_HALT 5
#define V_TRGT1_RADM_HALT(x) ((x) << S_TRGT1_RADM_HALT)
#define F_TRGT1_RADM_HALT V_TRGT1_RADM_HALT(1U)
#define S_RADM_TRGT1_DV_2C 4
#define V_RADM_TRGT1_DV_2C(x) ((x) << S_RADM_TRGT1_DV_2C)
#define F_RADM_TRGT1_DV_2C V_RADM_TRGT1_DV_2C(1U)
#define S_RADM_TRGT1_DV_2C_2 3
#define V_RADM_TRGT1_DV_2C_2(x) ((x) << S_RADM_TRGT1_DV_2C_2)
#define F_RADM_TRGT1_DV_2C_2 V_RADM_TRGT1_DV_2C_2(1U)
#define S_RADM_TRGT1_TLP_ABORT_2C 2
#define V_RADM_TRGT1_TLP_ABORT_2C(x) ((x) << S_RADM_TRGT1_TLP_ABORT_2C)
#define F_RADM_TRGT1_TLP_ABORT_2C V_RADM_TRGT1_TLP_ABORT_2C(1U)
#define S_RADM_TRGT1_DLLP_ABORT_2C 1
#define V_RADM_TRGT1_DLLP_ABORT_2C(x) ((x) << S_RADM_TRGT1_DLLP_ABORT_2C)
#define F_RADM_TRGT1_DLLP_ABORT_2C V_RADM_TRGT1_DLLP_ABORT_2C(1U)
#define S_RADM_TRGT1_ECRC_ERR_2C 0
#define V_RADM_TRGT1_ECRC_ERR_2C(x) ((x) << S_RADM_TRGT1_ECRC_ERR_2C)
#define F_RADM_TRGT1_ECRC_ERR_2C V_RADM_TRGT1_ECRC_ERR_2C(1U)
#define A_PCIE_PDEBUG_REG_0X2D 0x2d
#define S_RADM_TRGT1_HV_2D 31
#define V_RADM_TRGT1_HV_2D(x) ((x) << S_RADM_TRGT1_HV_2D)
#define F_RADM_TRGT1_HV_2D V_RADM_TRGT1_HV_2D(1U)
#define S_RADM_TRGT1_DV_2D 30
#define V_RADM_TRGT1_DV_2D(x) ((x) << S_RADM_TRGT1_DV_2D)
#define F_RADM_TRGT1_DV_2D V_RADM_TRGT1_DV_2D(1U)
#define S_RADM_TRGT1_HV2 23
#define M_RADM_TRGT1_HV2 0x7fU
#define V_RADM_TRGT1_HV2(x) ((x) << S_RADM_TRGT1_HV2)
#define G_RADM_TRGT1_HV2(x) (((x) >> S_RADM_TRGT1_HV2) & M_RADM_TRGT1_HV2)
#define S_RADM_TRGT1_HV3 20
#define M_RADM_TRGT1_HV3 0x7U
#define V_RADM_TRGT1_HV3(x) ((x) << S_RADM_TRGT1_HV3)
#define G_RADM_TRGT1_HV3(x) (((x) >> S_RADM_TRGT1_HV3) & M_RADM_TRGT1_HV3)
#define S_RADM_TRGT1_HV4 16
#define M_RADM_TRGT1_HV4 0xfU
#define V_RADM_TRGT1_HV4(x) ((x) << S_RADM_TRGT1_HV4)
#define G_RADM_TRGT1_HV4(x) (((x) >> S_RADM_TRGT1_HV4) & M_RADM_TRGT1_HV4)
#define S_RADM_TRGT1_HV5 12
#define M_RADM_TRGT1_HV5 0xfU
#define V_RADM_TRGT1_HV5(x) ((x) << S_RADM_TRGT1_HV5)
#define G_RADM_TRGT1_HV5(x) (((x) >> S_RADM_TRGT1_HV5) & M_RADM_TRGT1_HV5)
#define S_RADM_TRGT1_HV6 11
#define V_RADM_TRGT1_HV6(x) ((x) << S_RADM_TRGT1_HV6)
#define F_RADM_TRGT1_HV6 V_RADM_TRGT1_HV6(1U)
#define S_RADM_TRGT1_HV7 10
#define V_RADM_TRGT1_HV7(x) ((x) << S_RADM_TRGT1_HV7)
#define F_RADM_TRGT1_HV7 V_RADM_TRGT1_HV7(1U)
#define S_RADM_TRGT1_HV8 7
#define M_RADM_TRGT1_HV8 0x7U
#define V_RADM_TRGT1_HV8(x) ((x) << S_RADM_TRGT1_HV8)
#define G_RADM_TRGT1_HV8(x) (((x) >> S_RADM_TRGT1_HV8) & M_RADM_TRGT1_HV8)
#define S_RADM_TRGT1_HV9 6
#define V_RADM_TRGT1_HV9(x) ((x) << S_RADM_TRGT1_HV9)
#define F_RADM_TRGT1_HV9 V_RADM_TRGT1_HV9(1U)
#define S_RADM_TRGT1_HVA 5
#define V_RADM_TRGT1_HVA(x) ((x) << S_RADM_TRGT1_HVA)
#define F_RADM_TRGT1_HVA V_RADM_TRGT1_HVA(1U)
#define S_RADM_TRGT1_DSRDY_2D 4
#define V_RADM_TRGT1_DSRDY_2D(x) ((x) << S_RADM_TRGT1_DSRDY_2D)
#define F_RADM_TRGT1_DSRDY_2D V_RADM_TRGT1_DSRDY_2D(1U)
#define S_RADM_TRGT1_WRCNT 0
#define M_RADM_TRGT1_WRCNT 0xfU
#define V_RADM_TRGT1_WRCNT(x) ((x) << S_RADM_TRGT1_WRCNT)
#define G_RADM_TRGT1_WRCNT(x) (((x) >> S_RADM_TRGT1_WRCNT) & M_RADM_TRGT1_WRCNT)
#define A_PCIE_PDEBUG_REG_0X2E 0x2e
#define S_RADM_TRGT1_HV_2E 30
#define M_RADM_TRGT1_HV_2E 0x3U
#define V_RADM_TRGT1_HV_2E(x) ((x) << S_RADM_TRGT1_HV_2E)
#define G_RADM_TRGT1_HV_2E(x) (((x) >> S_RADM_TRGT1_HV_2E) & M_RADM_TRGT1_HV_2E)
#define S_RADM_TRGT1_HV_2E_2 20
#define M_RADM_TRGT1_HV_2E_2 0x3ffU
#define V_RADM_TRGT1_HV_2E_2(x) ((x) << S_RADM_TRGT1_HV_2E_2)
#define G_RADM_TRGT1_HV_2E_2(x) (((x) >> S_RADM_TRGT1_HV_2E_2) & M_RADM_TRGT1_HV_2E_2)
#define S_RADM_TRGT1_HV_WE_3 12
#define M_RADM_TRGT1_HV_WE_3 0xffU
#define V_RADM_TRGT1_HV_WE_3(x) ((x) << S_RADM_TRGT1_HV_WE_3)
#define G_RADM_TRGT1_HV_WE_3(x) (((x) >> S_RADM_TRGT1_HV_WE_3) & M_RADM_TRGT1_HV_WE_3)
#define S_ALIN_REQDATAVLD4 8
#define M_ALIN_REQDATAVLD4 0xfU
#define V_ALIN_REQDATAVLD4(x) ((x) << S_ALIN_REQDATAVLD4)
#define G_ALIN_REQDATAVLD4(x) (((x) >> S_ALIN_REQDATAVLD4) & M_ALIN_REQDATAVLD4)
#define S_ALIN_REQDATAVLD5 7
#define V_ALIN_REQDATAVLD5(x) ((x) << S_ALIN_REQDATAVLD5)
#define F_ALIN_REQDATAVLD5 V_ALIN_REQDATAVLD5(1U)
#define S_ALIN_REQDATAVLD6 6
#define V_ALIN_REQDATAVLD6(x) ((x) << S_ALIN_REQDATAVLD6)
#define F_ALIN_REQDATAVLD6 V_ALIN_REQDATAVLD6(1U)
#define S_ALIN_REQDATAVLD7 4
#define M_ALIN_REQDATAVLD7 0x3U
#define V_ALIN_REQDATAVLD7(x) ((x) << S_ALIN_REQDATAVLD7)
#define G_ALIN_REQDATAVLD7(x) (((x) >> S_ALIN_REQDATAVLD7) & M_ALIN_REQDATAVLD7)
#define S_ALIN_REQDATAVLD8 3
#define V_ALIN_REQDATAVLD8(x) ((x) << S_ALIN_REQDATAVLD8)
#define F_ALIN_REQDATAVLD8 V_ALIN_REQDATAVLD8(1U)
#define S_ALIN_REQDATAVLD9 2
#define V_ALIN_REQDATAVLD9(x) ((x) << S_ALIN_REQDATAVLD9)
#define F_ALIN_REQDATAVLD9 V_ALIN_REQDATAVLD9(1U)
#define S_ALIN_REQDATARDY 1
#define V_ALIN_REQDATARDY(x) ((x) << S_ALIN_REQDATARDY)
#define F_ALIN_REQDATARDY V_ALIN_REQDATARDY(1U)
#define S_ALIN_REQDATAVLDA 0
#define V_ALIN_REQDATAVLDA(x) ((x) << S_ALIN_REQDATAVLDA)
#define F_ALIN_REQDATAVLDA V_ALIN_REQDATAVLDA(1U)
#define A_PCIE_PDEBUG_REG_0X2F 0x2f
#define A_PCIE_PDEBUG_REG_0X30 0x30
#define S_RADM_TRGT1_HV_30 25
#define M_RADM_TRGT1_HV_30 0x7fU
#define V_RADM_TRGT1_HV_30(x) ((x) << S_RADM_TRGT1_HV_30)
#define G_RADM_TRGT1_HV_30(x) (((x) >> S_RADM_TRGT1_HV_30) & M_RADM_TRGT1_HV_30)
#define S_PIO_WRCNT 15
#define M_PIO_WRCNT 0x3ffU
#define V_PIO_WRCNT(x) ((x) << S_PIO_WRCNT)
#define G_PIO_WRCNT(x) (((x) >> S_PIO_WRCNT) & M_PIO_WRCNT)
#define S_ALIND_REQWRCNT 12
#define M_ALIND_REQWRCNT 0x7U
#define V_ALIND_REQWRCNT(x) ((x) << S_ALIND_REQWRCNT)
#define G_ALIND_REQWRCNT(x) (((x) >> S_ALIND_REQWRCNT) & M_ALIND_REQWRCNT)
#define S_FID_LKUPWRCNT 9
#define M_FID_LKUPWRCNT 0x7U
#define V_FID_LKUPWRCNT(x) ((x) << S_FID_LKUPWRCNT)
#define G_FID_LKUPWRCNT(x) (((x) >> S_FID_LKUPWRCNT) & M_FID_LKUPWRCNT)
#define S_ALIND_REQRDDATAVLD 8
#define V_ALIND_REQRDDATAVLD(x) ((x) << S_ALIND_REQRDDATAVLD)
#define F_ALIND_REQRDDATAVLD V_ALIND_REQRDDATAVLD(1U)
#define S_ALIND_REQRDDATARDY 7
#define V_ALIND_REQRDDATARDY(x) ((x) << S_ALIND_REQRDDATARDY)
#define F_ALIND_REQRDDATARDY V_ALIND_REQRDDATARDY(1U)
#define S_ALIND_REQRDDATAVLD2 6
#define V_ALIND_REQRDDATAVLD2(x) ((x) << S_ALIND_REQRDDATAVLD2)
#define F_ALIND_REQRDDATAVLD2 V_ALIND_REQRDDATAVLD2(1U)
#define S_ALIND_REQWRDATAVLD3 3
#define M_ALIND_REQWRDATAVLD3 0x7U
#define V_ALIND_REQWRDATAVLD3(x) ((x) << S_ALIND_REQWRDATAVLD3)
#define G_ALIND_REQWRDATAVLD3(x) (((x) >> S_ALIND_REQWRDATAVLD3) & M_ALIND_REQWRDATAVLD3)
#define S_ALIND_REQWRDATAVLD4 2
#define V_ALIND_REQWRDATAVLD4(x) ((x) << S_ALIND_REQWRDATAVLD4)
#define F_ALIND_REQWRDATAVLD4 V_ALIND_REQWRDATAVLD4(1U)
#define S_ALIND_REQWRDATARDYOPEN 1
#define V_ALIND_REQWRDATARDYOPEN(x) ((x) << S_ALIND_REQWRDATARDYOPEN)
#define F_ALIND_REQWRDATARDYOPEN V_ALIND_REQWRDATARDYOPEN(1U)
#define S_ALIND_REQWRDATAVLD5 0
#define V_ALIND_REQWRDATAVLD5(x) ((x) << S_ALIND_REQWRDATAVLD5)
#define F_ALIND_REQWRDATAVLD5 V_ALIND_REQWRDATAVLD5(1U)
#define A_PCIE_PDEBUG_REG_0X31 0x31
#define A_PCIE_PDEBUG_REG_0X32 0x32
#define A_PCIE_PDEBUG_REG_0X33 0x33
#define A_PCIE_PDEBUG_REG_0X34 0x34
#define A_PCIE_PDEBUG_REG_0X35 0x35
#define S_T5_MPIO_WRVLD 19
#define M_T5_MPIO_WRVLD 0x1fffU
#define V_T5_MPIO_WRVLD(x) ((x) << S_T5_MPIO_WRVLD)
#define G_T5_MPIO_WRVLD(x) (((x) >> S_T5_MPIO_WRVLD) & M_T5_MPIO_WRVLD)
#define S_FID_LKUPRDHDRVLD 18
#define V_FID_LKUPRDHDRVLD(x) ((x) << S_FID_LKUPRDHDRVLD)
#define F_FID_LKUPRDHDRVLD V_FID_LKUPRDHDRVLD(1U)
#define S_FID_LKUPRDHDRVLD2 17
#define V_FID_LKUPRDHDRVLD2(x) ((x) << S_FID_LKUPRDHDRVLD2)
#define F_FID_LKUPRDHDRVLD2 V_FID_LKUPRDHDRVLD2(1U)
#define S_FID_LKUPRDHDRVLD3 16
#define V_FID_LKUPRDHDRVLD3(x) ((x) << S_FID_LKUPRDHDRVLD3)
#define F_FID_LKUPRDHDRVLD3 V_FID_LKUPRDHDRVLD3(1U)
#define S_FID_LKUPRDHDRVLD4 15
#define V_FID_LKUPRDHDRVLD4(x) ((x) << S_FID_LKUPRDHDRVLD4)
#define F_FID_LKUPRDHDRVLD4 V_FID_LKUPRDHDRVLD4(1U)
#define S_FID_LKUPRDHDRVLD5 14
#define V_FID_LKUPRDHDRVLD5(x) ((x) << S_FID_LKUPRDHDRVLD5)
#define F_FID_LKUPRDHDRVLD5 V_FID_LKUPRDHDRVLD5(1U)
#define S_FID_LKUPRDHDRVLD6 13
#define V_FID_LKUPRDHDRVLD6(x) ((x) << S_FID_LKUPRDHDRVLD6)
#define F_FID_LKUPRDHDRVLD6 V_FID_LKUPRDHDRVLD6(1U)
#define S_FID_LKUPRDHDRVLD7 12
#define V_FID_LKUPRDHDRVLD7(x) ((x) << S_FID_LKUPRDHDRVLD7)
#define F_FID_LKUPRDHDRVLD7 V_FID_LKUPRDHDRVLD7(1U)
#define S_FID_LKUPRDHDRVLD8 11
#define V_FID_LKUPRDHDRVLD8(x) ((x) << S_FID_LKUPRDHDRVLD8)
#define F_FID_LKUPRDHDRVLD8 V_FID_LKUPRDHDRVLD8(1U)
#define S_FID_LKUPRDHDRVLD9 10
#define V_FID_LKUPRDHDRVLD9(x) ((x) << S_FID_LKUPRDHDRVLD9)
#define F_FID_LKUPRDHDRVLD9 V_FID_LKUPRDHDRVLD9(1U)
#define S_FID_LKUPRDHDRVLDA 9
#define V_FID_LKUPRDHDRVLDA(x) ((x) << S_FID_LKUPRDHDRVLDA)
#define F_FID_LKUPRDHDRVLDA V_FID_LKUPRDHDRVLDA(1U)
#define S_FID_LKUPRDHDRVLDB 8
#define V_FID_LKUPRDHDRVLDB(x) ((x) << S_FID_LKUPRDHDRVLDB)
#define F_FID_LKUPRDHDRVLDB V_FID_LKUPRDHDRVLDB(1U)
#define S_FID_LKUPRDHDRVLDC 7
#define V_FID_LKUPRDHDRVLDC(x) ((x) << S_FID_LKUPRDHDRVLDC)
#define F_FID_LKUPRDHDRVLDC V_FID_LKUPRDHDRVLDC(1U)
#define S_MPIO_WRVLD1 6
#define V_MPIO_WRVLD1(x) ((x) << S_MPIO_WRVLD1)
#define F_MPIO_WRVLD1 V_MPIO_WRVLD1(1U)
#define S_MPIO_WRVLD2 5
#define V_MPIO_WRVLD2(x) ((x) << S_MPIO_WRVLD2)
#define F_MPIO_WRVLD2 V_MPIO_WRVLD2(1U)
#define S_MPIO_WRVLD3 4
#define V_MPIO_WRVLD3(x) ((x) << S_MPIO_WRVLD3)
#define F_MPIO_WRVLD3 V_MPIO_WRVLD3(1U)
#define S_MPIO_WRVLD4 0
#define M_MPIO_WRVLD4 0xfU
#define V_MPIO_WRVLD4(x) ((x) << S_MPIO_WRVLD4)
#define G_MPIO_WRVLD4(x) (((x) >> S_MPIO_WRVLD4) & M_MPIO_WRVLD4)
#define A_PCIE_PDEBUG_REG_0X36 0x36
#define A_PCIE_PDEBUG_REG_0X37 0x37
#define A_PCIE_PDEBUG_REG_0X38 0x38
#define A_PCIE_PDEBUG_REG_0X39 0x39
#define A_PCIE_PDEBUG_REG_0X3A 0x3a
#define S_CLIENT0_TLP_VFUNC_ACTIVE 31
#define V_CLIENT0_TLP_VFUNC_ACTIVE(x) ((x) << S_CLIENT0_TLP_VFUNC_ACTIVE)
#define F_CLIENT0_TLP_VFUNC_ACTIVE V_CLIENT0_TLP_VFUNC_ACTIVE(1U)
#define S_CLIENT0_TLP_VFUNC_NUM 24
#define M_CLIENT0_TLP_VFUNC_NUM 0x7fU
#define V_CLIENT0_TLP_VFUNC_NUM(x) ((x) << S_CLIENT0_TLP_VFUNC_NUM)
#define G_CLIENT0_TLP_VFUNC_NUM(x) (((x) >> S_CLIENT0_TLP_VFUNC_NUM) & M_CLIENT0_TLP_VFUNC_NUM)
#define S_CLIENT0_TLP_FUNC_NUM 21
#define M_CLIENT0_TLP_FUNC_NUM 0x7U
#define V_CLIENT0_TLP_FUNC_NUM(x) ((x) << S_CLIENT0_TLP_FUNC_NUM)
#define G_CLIENT0_TLP_FUNC_NUM(x) (((x) >> S_CLIENT0_TLP_FUNC_NUM) & M_CLIENT0_TLP_FUNC_NUM)
#define S_CLIENT0_TLP_BYTE_EN 13
#define M_CLIENT0_TLP_BYTE_EN 0xffU
#define V_CLIENT0_TLP_BYTE_EN(x) ((x) << S_CLIENT0_TLP_BYTE_EN)
#define G_CLIENT0_TLP_BYTE_EN(x) (((x) >> S_CLIENT0_TLP_BYTE_EN) & M_CLIENT0_TLP_BYTE_EN)
#define S_CLIENT0_TLP_BYTE_LEN 0
#define M_CLIENT0_TLP_BYTE_LEN 0x1fffU
#define V_CLIENT0_TLP_BYTE_LEN(x) ((x) << S_CLIENT0_TLP_BYTE_LEN)
#define G_CLIENT0_TLP_BYTE_LEN(x) (((x) >> S_CLIENT0_TLP_BYTE_LEN) & M_CLIENT0_TLP_BYTE_LEN)
#define A_PCIE_PDEBUG_REG_0X3B 0x3b
#define S_XADM_CLIENT0_HALT 31
#define V_XADM_CLIENT0_HALT(x) ((x) << S_XADM_CLIENT0_HALT)
#define F_XADM_CLIENT0_HALT V_XADM_CLIENT0_HALT(1U)
#define S_CLIENT0_TLP_DV 30
#define V_CLIENT0_TLP_DV(x) ((x) << S_CLIENT0_TLP_DV)
#define F_CLIENT0_TLP_DV V_CLIENT0_TLP_DV(1U)
#define S_CLIENT0_ADDR_ALIGN_EN 29
#define V_CLIENT0_ADDR_ALIGN_EN(x) ((x) << S_CLIENT0_ADDR_ALIGN_EN)
#define F_CLIENT0_ADDR_ALIGN_EN V_CLIENT0_ADDR_ALIGN_EN(1U)
#define S_CLIENT0_CPL_BCM 28
#define V_CLIENT0_CPL_BCM(x) ((x) << S_CLIENT0_CPL_BCM)
#define F_CLIENT0_CPL_BCM V_CLIENT0_CPL_BCM(1U)
#define S_CLIENT0_TLP_EP 27
#define V_CLIENT0_TLP_EP(x) ((x) << S_CLIENT0_TLP_EP)
#define F_CLIENT0_TLP_EP V_CLIENT0_TLP_EP(1U)
#define S_CLIENT0_CPL_STATUS 24
#define M_CLIENT0_CPL_STATUS 0x7U
#define V_CLIENT0_CPL_STATUS(x) ((x) << S_CLIENT0_CPL_STATUS)
#define G_CLIENT0_CPL_STATUS(x) (((x) >> S_CLIENT0_CPL_STATUS) & M_CLIENT0_CPL_STATUS)
#define S_CLIENT0_TLP_TD 23
#define V_CLIENT0_TLP_TD(x) ((x) << S_CLIENT0_TLP_TD)
#define F_CLIENT0_TLP_TD V_CLIENT0_TLP_TD(1U)
#define S_CLIENT0_TLP_TYPE 18
#define M_CLIENT0_TLP_TYPE 0x1fU
#define V_CLIENT0_TLP_TYPE(x) ((x) << S_CLIENT0_TLP_TYPE)
#define G_CLIENT0_TLP_TYPE(x) (((x) >> S_CLIENT0_TLP_TYPE) & M_CLIENT0_TLP_TYPE)
#define S_CLIENT0_TLP_FMT 16
#define M_CLIENT0_TLP_FMT 0x3U
#define V_CLIENT0_TLP_FMT(x) ((x) << S_CLIENT0_TLP_FMT)
#define G_CLIENT0_TLP_FMT(x) (((x) >> S_CLIENT0_TLP_FMT) & M_CLIENT0_TLP_FMT)
#define S_CLIENT0_TLP_BAD_EOT 15
#define V_CLIENT0_TLP_BAD_EOT(x) ((x) << S_CLIENT0_TLP_BAD_EOT)
#define F_CLIENT0_TLP_BAD_EOT V_CLIENT0_TLP_BAD_EOT(1U)
#define S_CLIENT0_TLP_EOT 14
#define V_CLIENT0_TLP_EOT(x) ((x) << S_CLIENT0_TLP_EOT)
#define F_CLIENT0_TLP_EOT V_CLIENT0_TLP_EOT(1U)
#define S_CLIENT0_TLP_ATTR 11
#define M_CLIENT0_TLP_ATTR 0x7U
#define V_CLIENT0_TLP_ATTR(x) ((x) << S_CLIENT0_TLP_ATTR)
#define G_CLIENT0_TLP_ATTR(x) (((x) >> S_CLIENT0_TLP_ATTR) & M_CLIENT0_TLP_ATTR)
#define S_CLIENT0_TLP_TC 8
#define M_CLIENT0_TLP_TC 0x7U
#define V_CLIENT0_TLP_TC(x) ((x) << S_CLIENT0_TLP_TC)
#define G_CLIENT0_TLP_TC(x) (((x) >> S_CLIENT0_TLP_TC) & M_CLIENT0_TLP_TC)
#define S_CLIENT0_TLP_TID 0
#define M_CLIENT0_TLP_TID 0xffU
#define V_CLIENT0_TLP_TID(x) ((x) << S_CLIENT0_TLP_TID)
#define G_CLIENT0_TLP_TID(x) (((x) >> S_CLIENT0_TLP_TID) & M_CLIENT0_TLP_TID)
#define A_PCIE_PDEBUG_REG_0X3C 0x3c
#define S_MEM_RSPRRAVLD 31
#define V_MEM_RSPRRAVLD(x) ((x) << S_MEM_RSPRRAVLD)
#define F_MEM_RSPRRAVLD V_MEM_RSPRRAVLD(1U)
#define S_MEM_RSPRRARDY 30
#define V_MEM_RSPRRARDY(x) ((x) << S_MEM_RSPRRARDY)
#define F_MEM_RSPRRARDY V_MEM_RSPRRARDY(1U)
#define S_PIO_RSPRRAVLD 29
#define V_PIO_RSPRRAVLD(x) ((x) << S_PIO_RSPRRAVLD)
#define F_PIO_RSPRRAVLD V_PIO_RSPRRAVLD(1U)
#define S_PIO_RSPRRARDY 28
#define V_PIO_RSPRRARDY(x) ((x) << S_PIO_RSPRRARDY)
#define F_PIO_RSPRRARDY V_PIO_RSPRRARDY(1U)
#define S_MEM_RSPRDVLD 27
#define V_MEM_RSPRDVLD(x) ((x) << S_MEM_RSPRDVLD)
#define F_MEM_RSPRDVLD V_MEM_RSPRDVLD(1U)
#define S_MEM_RSPRDRRARDY 26
#define V_MEM_RSPRDRRARDY(x) ((x) << S_MEM_RSPRDRRARDY)
#define F_MEM_RSPRDRRARDY V_MEM_RSPRDRRARDY(1U)
#define S_PIO_RSPRDVLD 25
#define V_PIO_RSPRDVLD(x) ((x) << S_PIO_RSPRDVLD)
#define F_PIO_RSPRDVLD V_PIO_RSPRDVLD(1U)
#define S_PIO_RSPRDRRARDY 24
#define V_PIO_RSPRDRRARDY(x) ((x) << S_PIO_RSPRDRRARDY)
#define F_PIO_RSPRDRRARDY V_PIO_RSPRDRRARDY(1U)
#define S_TGT_TAGQ_RDVLD 16
#define M_TGT_TAGQ_RDVLD 0xffU
#define V_TGT_TAGQ_RDVLD(x) ((x) << S_TGT_TAGQ_RDVLD)
#define G_TGT_TAGQ_RDVLD(x) (((x) >> S_TGT_TAGQ_RDVLD) & M_TGT_TAGQ_RDVLD)
#define S_CPLTXNDISABLE 8
#define M_CPLTXNDISABLE 0xffU
#define V_CPLTXNDISABLE(x) ((x) << S_CPLTXNDISABLE)
#define G_CPLTXNDISABLE(x) (((x) >> S_CPLTXNDISABLE) & M_CPLTXNDISABLE)
#define S_CPLTXNDISABLE2 7
#define V_CPLTXNDISABLE2(x) ((x) << S_CPLTXNDISABLE2)
#define F_CPLTXNDISABLE2 V_CPLTXNDISABLE2(1U)
#define S_CLIENT0_TLP_HV 0
#define M_CLIENT0_TLP_HV 0x7fU
#define V_CLIENT0_TLP_HV(x) ((x) << S_CLIENT0_TLP_HV)
#define G_CLIENT0_TLP_HV(x) (((x) >> S_CLIENT0_TLP_HV) & M_CLIENT0_TLP_HV)
#define A_PCIE_PDEBUG_REG_0X3D 0x3d
#define A_PCIE_PDEBUG_REG_0X3E 0x3e
#define A_PCIE_PDEBUG_REG_0X3F 0x3f
#define A_PCIE_PDEBUG_REG_0X40 0x40
#define A_PCIE_PDEBUG_REG_0X41 0x41
#define A_PCIE_PDEBUG_REG_0X42 0x42
#define A_PCIE_PDEBUG_REG_0X43 0x43
#define A_PCIE_PDEBUG_REG_0X44 0x44
#define A_PCIE_PDEBUG_REG_0X45 0x45
#define A_PCIE_PDEBUG_REG_0X46 0x46
#define A_PCIE_PDEBUG_REG_0X47 0x47
#define A_PCIE_PDEBUG_REG_0X48 0x48
#define A_PCIE_PDEBUG_REG_0X49 0x49
#define A_PCIE_PDEBUG_REG_0X4A 0x4a
#define A_PCIE_PDEBUG_REG_0X4B 0x4b
#define A_PCIE_PDEBUG_REG_0X4C 0x4c
#define A_PCIE_PDEBUG_REG_0X4D 0x4d
#define A_PCIE_PDEBUG_REG_0X4E 0x4e
#define A_PCIE_PDEBUG_REG_0X4F 0x4f
#define A_PCIE_PDEBUG_REG_0X50 0x50
#define A_PCIE_CDEBUG_REG_0X0 0x0
#define A_PCIE_CDEBUG_REG_0X1 0x1
#define A_PCIE_CDEBUG_REG_0X2 0x2
#define S_FLR_REQVLD 31
#define V_FLR_REQVLD(x) ((x) << S_FLR_REQVLD)
#define F_FLR_REQVLD V_FLR_REQVLD(1U)
#define S_D_RSPVLD 28
#define M_D_RSPVLD 0x7U
#define V_D_RSPVLD(x) ((x) << S_D_RSPVLD)
#define G_D_RSPVLD(x) (((x) >> S_D_RSPVLD) & M_D_RSPVLD)
#define S_D_RSPVLD2 27
#define V_D_RSPVLD2(x) ((x) << S_D_RSPVLD2)
#define F_D_RSPVLD2 V_D_RSPVLD2(1U)
#define S_D_RSPVLD3 26
#define V_D_RSPVLD3(x) ((x) << S_D_RSPVLD3)
#define F_D_RSPVLD3 V_D_RSPVLD3(1U)
#define S_D_RSPVLD4 25
#define V_D_RSPVLD4(x) ((x) << S_D_RSPVLD4)
#define F_D_RSPVLD4 V_D_RSPVLD4(1U)
#define S_D_RSPVLD5 24
#define V_D_RSPVLD5(x) ((x) << S_D_RSPVLD5)
#define F_D_RSPVLD5 V_D_RSPVLD5(1U)
#define S_D_RSPVLD6 20
#define M_D_RSPVLD6 0xfU
#define V_D_RSPVLD6(x) ((x) << S_D_RSPVLD6)
#define G_D_RSPVLD6(x) (((x) >> S_D_RSPVLD6) & M_D_RSPVLD6)
#define S_D_RSPAFULL 16
#define M_D_RSPAFULL 0xfU
#define V_D_RSPAFULL(x) ((x) << S_D_RSPAFULL)
#define G_D_RSPAFULL(x) (((x) >> S_D_RSPAFULL) & M_D_RSPAFULL)
#define S_D_RDREQVLD 12
#define M_D_RDREQVLD 0xfU
#define V_D_RDREQVLD(x) ((x) << S_D_RDREQVLD)
#define G_D_RDREQVLD(x) (((x) >> S_D_RDREQVLD) & M_D_RDREQVLD)
#define S_D_RDREQAFULL 8
#define M_D_RDREQAFULL 0xfU
#define V_D_RDREQAFULL(x) ((x) << S_D_RDREQAFULL)
#define G_D_RDREQAFULL(x) (((x) >> S_D_RDREQAFULL) & M_D_RDREQAFULL)
#define S_D_WRREQVLD 4
#define M_D_WRREQVLD 0xfU
#define V_D_WRREQVLD(x) ((x) << S_D_WRREQVLD)
#define G_D_WRREQVLD(x) (((x) >> S_D_WRREQVLD) & M_D_WRREQVLD)
#define S_D_WRREQAFULL 0
#define M_D_WRREQAFULL 0xfU
#define V_D_WRREQAFULL(x) ((x) << S_D_WRREQAFULL)
#define G_D_WRREQAFULL(x) (((x) >> S_D_WRREQAFULL) & M_D_WRREQAFULL)
#define A_PCIE_CDEBUG_REG_0X3 0x3
#define S_C_REQVLD 19
#define M_C_REQVLD 0x1fffU
#define V_C_REQVLD(x) ((x) << S_C_REQVLD)
#define G_C_REQVLD(x) (((x) >> S_C_REQVLD) & M_C_REQVLD)
#define S_C_RSPVLD2 16
#define M_C_RSPVLD2 0x7U
#define V_C_RSPVLD2(x) ((x) << S_C_RSPVLD2)
#define G_C_RSPVLD2(x) (((x) >> S_C_RSPVLD2) & M_C_RSPVLD2)
#define S_C_RSPVLD3 15
#define V_C_RSPVLD3(x) ((x) << S_C_RSPVLD3)
#define F_C_RSPVLD3 V_C_RSPVLD3(1U)
#define S_C_RSPVLD4 14
#define V_C_RSPVLD4(x) ((x) << S_C_RSPVLD4)
#define F_C_RSPVLD4 V_C_RSPVLD4(1U)
#define S_C_RSPVLD5 13
#define V_C_RSPVLD5(x) ((x) << S_C_RSPVLD5)
#define F_C_RSPVLD5 V_C_RSPVLD5(1U)
#define S_C_RSPVLD6 12
#define V_C_RSPVLD6(x) ((x) << S_C_RSPVLD6)
#define F_C_RSPVLD6 V_C_RSPVLD6(1U)
#define S_C_RSPVLD7 9
#define M_C_RSPVLD7 0x7U
#define V_C_RSPVLD7(x) ((x) << S_C_RSPVLD7)
#define G_C_RSPVLD7(x) (((x) >> S_C_RSPVLD7) & M_C_RSPVLD7)
#define S_C_RSPAFULL 6
#define M_C_RSPAFULL 0x7U
#define V_C_RSPAFULL(x) ((x) << S_C_RSPAFULL)
#define G_C_RSPAFULL(x) (((x) >> S_C_RSPAFULL) & M_C_RSPAFULL)
#define S_C_REQVLD8 3
#define M_C_REQVLD8 0x7U
#define V_C_REQVLD8(x) ((x) << S_C_REQVLD8)
#define G_C_REQVLD8(x) (((x) >> S_C_REQVLD8) & M_C_REQVLD8)
#define S_C_REQAFULL 0
#define M_C_REQAFULL 0x7U
#define V_C_REQAFULL(x) ((x) << S_C_REQAFULL)
#define G_C_REQAFULL(x) (((x) >> S_C_REQAFULL) & M_C_REQAFULL)
#define A_PCIE_CDEBUG_REG_0X4 0x4
#define S_H_REQVLD 7
#define M_H_REQVLD 0x1ffffffU
#define V_H_REQVLD(x) ((x) << S_H_REQVLD)
#define G_H_REQVLD(x) (((x) >> S_H_REQVLD) & M_H_REQVLD)
#define S_H_RSPVLD 6
#define V_H_RSPVLD(x) ((x) << S_H_RSPVLD)
#define F_H_RSPVLD V_H_RSPVLD(1U)
#define S_H_RSPVLD2 5
#define V_H_RSPVLD2(x) ((x) << S_H_RSPVLD2)
#define F_H_RSPVLD2 V_H_RSPVLD2(1U)
#define S_H_RSPVLD3 4
#define V_H_RSPVLD3(x) ((x) << S_H_RSPVLD3)
#define F_H_RSPVLD3 V_H_RSPVLD3(1U)
#define S_H_RSPVLD4 3
#define V_H_RSPVLD4(x) ((x) << S_H_RSPVLD4)
#define F_H_RSPVLD4 V_H_RSPVLD4(1U)
#define S_H_RSPAFULL 2
#define V_H_RSPAFULL(x) ((x) << S_H_RSPAFULL)
#define F_H_RSPAFULL V_H_RSPAFULL(1U)
#define S_H_REQVLD2 1
#define V_H_REQVLD2(x) ((x) << S_H_REQVLD2)
#define F_H_REQVLD2 V_H_REQVLD2(1U)
#define S_H_REQAFULL 0
#define V_H_REQAFULL(x) ((x) << S_H_REQAFULL)
#define F_H_REQAFULL V_H_REQAFULL(1U)
#define A_PCIE_CDEBUG_REG_0X5 0x5
#define S_ER_RSPVLD 16
#define M_ER_RSPVLD 0xffffU
#define V_ER_RSPVLD(x) ((x) << S_ER_RSPVLD)
#define G_ER_RSPVLD(x) (((x) >> S_ER_RSPVLD) & M_ER_RSPVLD)
#define S_ER_REQVLD2 5
#define M_ER_REQVLD2 0x7ffU
#define V_ER_REQVLD2(x) ((x) << S_ER_REQVLD2)
#define G_ER_REQVLD2(x) (((x) >> S_ER_REQVLD2) & M_ER_REQVLD2)
#define S_ER_REQVLD3 2
#define M_ER_REQVLD3 0x7U
#define V_ER_REQVLD3(x) ((x) << S_ER_REQVLD3)
#define G_ER_REQVLD3(x) (((x) >> S_ER_REQVLD3) & M_ER_REQVLD3)
#define S_ER_RSPVLD4 1
#define V_ER_RSPVLD4(x) ((x) << S_ER_RSPVLD4)
#define F_ER_RSPVLD4 V_ER_RSPVLD4(1U)
#define S_ER_REQVLD5 0
#define V_ER_REQVLD5(x) ((x) << S_ER_REQVLD5)
#define F_ER_REQVLD5 V_ER_REQVLD5(1U)
#define A_PCIE_CDEBUG_REG_0X6 0x6
#define S_PL_BAR2_REQVLD 4
#define M_PL_BAR2_REQVLD 0xfffffffU
#define V_PL_BAR2_REQVLD(x) ((x) << S_PL_BAR2_REQVLD)
#define G_PL_BAR2_REQVLD(x) (((x) >> S_PL_BAR2_REQVLD) & M_PL_BAR2_REQVLD)
#define S_PL_BAR2_REQVLD2 3
#define V_PL_BAR2_REQVLD2(x) ((x) << S_PL_BAR2_REQVLD2)
#define F_PL_BAR2_REQVLD2 V_PL_BAR2_REQVLD2(1U)
#define S_PL_BAR2_REQVLDE 2
#define V_PL_BAR2_REQVLDE(x) ((x) << S_PL_BAR2_REQVLDE)
#define F_PL_BAR2_REQVLDE V_PL_BAR2_REQVLDE(1U)
#define S_PL_BAR2_REQFULL 1
#define V_PL_BAR2_REQFULL(x) ((x) << S_PL_BAR2_REQFULL)
#define F_PL_BAR2_REQFULL V_PL_BAR2_REQFULL(1U)
#define S_PL_BAR2_REQVLD4 0
#define V_PL_BAR2_REQVLD4(x) ((x) << S_PL_BAR2_REQVLD4)
#define F_PL_BAR2_REQVLD4 V_PL_BAR2_REQVLD4(1U)
#define A_PCIE_CDEBUG_REG_0X7 0x7
#define A_PCIE_CDEBUG_REG_0X8 0x8
#define A_PCIE_CDEBUG_REG_0X9 0x9
#define A_PCIE_CDEBUG_REG_0XA 0xa
#define S_VPD_RSPVLD 20
#define M_VPD_RSPVLD 0xfffU
#define V_VPD_RSPVLD(x) ((x) << S_VPD_RSPVLD)
#define G_VPD_RSPVLD(x) (((x) >> S_VPD_RSPVLD) & M_VPD_RSPVLD)
#define S_VPD_REQVLD2 9
#define M_VPD_REQVLD2 0x7ffU
#define V_VPD_REQVLD2(x) ((x) << S_VPD_REQVLD2)
#define G_VPD_REQVLD2(x) (((x) >> S_VPD_REQVLD2) & M_VPD_REQVLD2)
#define S_VPD_REQVLD3 6
#define M_VPD_REQVLD3 0x7U
#define V_VPD_REQVLD3(x) ((x) << S_VPD_REQVLD3)
#define G_VPD_REQVLD3(x) (((x) >> S_VPD_REQVLD3) & M_VPD_REQVLD3)
#define S_VPD_REQVLD4 5
#define V_VPD_REQVLD4(x) ((x) << S_VPD_REQVLD4)
#define F_VPD_REQVLD4 V_VPD_REQVLD4(1U)
#define S_VPD_REQVLD5 3
#define M_VPD_REQVLD5 0x3U
#define V_VPD_REQVLD5(x) ((x) << S_VPD_REQVLD5)
#define G_VPD_REQVLD5(x) (((x) >> S_VPD_REQVLD5) & M_VPD_REQVLD5)
#define S_VPD_RSPVLD2 2
#define V_VPD_RSPVLD2(x) ((x) << S_VPD_RSPVLD2)
#define F_VPD_RSPVLD2 V_VPD_RSPVLD2(1U)
#define S_VPD_RSPVLD3 1
#define V_VPD_RSPVLD3(x) ((x) << S_VPD_RSPVLD3)
#define F_VPD_RSPVLD3 V_VPD_RSPVLD3(1U)
#define S_VPD_REQVLD6 0
#define V_VPD_REQVLD6(x) ((x) << S_VPD_REQVLD6)
#define F_VPD_REQVLD6 V_VPD_REQVLD6(1U)
#define A_PCIE_CDEBUG_REG_0XB 0xb
#define S_MA_REQDATAVLD 28
#define M_MA_REQDATAVLD 0xfU
#define V_MA_REQDATAVLD(x) ((x) << S_MA_REQDATAVLD)
#define G_MA_REQDATAVLD(x) (((x) >> S_MA_REQDATAVLD) & M_MA_REQDATAVLD)
#define S_MA_REQADDRVLD 27
#define V_MA_REQADDRVLD(x) ((x) << S_MA_REQADDRVLD)
#define F_MA_REQADDRVLD V_MA_REQADDRVLD(1U)
#define S_MA_REQADDRVLD2 26
#define V_MA_REQADDRVLD2(x) ((x) << S_MA_REQADDRVLD2)
#define F_MA_REQADDRVLD2 V_MA_REQADDRVLD2(1U)
#define S_MA_RSPDATAVLD2 22
#define M_MA_RSPDATAVLD2 0xfU
#define V_MA_RSPDATAVLD2(x) ((x) << S_MA_RSPDATAVLD2)
#define G_MA_RSPDATAVLD2(x) (((x) >> S_MA_RSPDATAVLD2) & M_MA_RSPDATAVLD2)
#define S_MA_REQADDRVLD3 20
#define M_MA_REQADDRVLD3 0x3U
#define V_MA_REQADDRVLD3(x) ((x) << S_MA_REQADDRVLD3)
#define G_MA_REQADDRVLD3(x) (((x) >> S_MA_REQADDRVLD3) & M_MA_REQADDRVLD3)
#define S_MA_REQADDRVLD4 4
#define M_MA_REQADDRVLD4 0xffffU
#define V_MA_REQADDRVLD4(x) ((x) << S_MA_REQADDRVLD4)
#define G_MA_REQADDRVLD4(x) (((x) >> S_MA_REQADDRVLD4) & M_MA_REQADDRVLD4)
#define S_MA_REQADDRVLD5 3
#define V_MA_REQADDRVLD5(x) ((x) << S_MA_REQADDRVLD5)
#define F_MA_REQADDRVLD5 V_MA_REQADDRVLD5(1U)
#define S_MA_REQADDRVLD6 2
#define V_MA_REQADDRVLD6(x) ((x) << S_MA_REQADDRVLD6)
#define F_MA_REQADDRVLD6 V_MA_REQADDRVLD6(1U)
#define S_MA_REQADDRRDY 1
#define V_MA_REQADDRRDY(x) ((x) << S_MA_REQADDRRDY)
#define F_MA_REQADDRRDY V_MA_REQADDRRDY(1U)
#define S_MA_REQADDRVLD7 0
#define V_MA_REQADDRVLD7(x) ((x) << S_MA_REQADDRVLD7)
#define F_MA_REQADDRVLD7 V_MA_REQADDRVLD7(1U)
#define A_PCIE_CDEBUG_REG_0XC 0xc
#define A_PCIE_CDEBUG_REG_0XD 0xd
#define A_PCIE_CDEBUG_REG_0XE 0xe
#define A_PCIE_CDEBUG_REG_0XF 0xf
#define A_PCIE_CDEBUG_REG_0X10 0x10
#define A_PCIE_CDEBUG_REG_0X11 0x11
#define A_PCIE_CDEBUG_REG_0X12 0x12
#define A_PCIE_CDEBUG_REG_0X13 0x13
#define A_PCIE_CDEBUG_REG_0X14 0x14
#define A_PCIE_CDEBUG_REG_0X15 0x15
#define S_PLM_REQVLD 19
#define M_PLM_REQVLD 0x1fffU
#define V_PLM_REQVLD(x) ((x) << S_PLM_REQVLD)
#define G_PLM_REQVLD(x) (((x) >> S_PLM_REQVLD) & M_PLM_REQVLD)
#define S_PLM_REQVLD2 18
#define V_PLM_REQVLD2(x) ((x) << S_PLM_REQVLD2)
#define F_PLM_REQVLD2 V_PLM_REQVLD2(1U)
#define S_PLM_RSPVLD3 17
#define V_PLM_RSPVLD3(x) ((x) << S_PLM_RSPVLD3)
#define F_PLM_RSPVLD3 V_PLM_RSPVLD3(1U)
#define S_PLM_REQVLD4 16
#define V_PLM_REQVLD4(x) ((x) << S_PLM_REQVLD4)
#define F_PLM_REQVLD4 V_PLM_REQVLD4(1U)
#define S_PLM_REQVLD5 15
#define V_PLM_REQVLD5(x) ((x) << S_PLM_REQVLD5)
#define F_PLM_REQVLD5 V_PLM_REQVLD5(1U)
#define S_PLM_REQVLD6 14
#define V_PLM_REQVLD6(x) ((x) << S_PLM_REQVLD6)
#define F_PLM_REQVLD6 V_PLM_REQVLD6(1U)
#define S_PLM_REQVLD7 13
#define V_PLM_REQVLD7(x) ((x) << S_PLM_REQVLD7)
#define F_PLM_REQVLD7 V_PLM_REQVLD7(1U)
#define S_PLM_REQVLD8 12
#define V_PLM_REQVLD8(x) ((x) << S_PLM_REQVLD8)
#define F_PLM_REQVLD8 V_PLM_REQVLD8(1U)
#define S_PLM_REQVLD9 4
#define M_PLM_REQVLD9 0xffU
#define V_PLM_REQVLD9(x) ((x) << S_PLM_REQVLD9)
#define G_PLM_REQVLD9(x) (((x) >> S_PLM_REQVLD9) & M_PLM_REQVLD9)
#define S_PLM_REQVLDA 1
#define M_PLM_REQVLDA 0x7U
#define V_PLM_REQVLDA(x) ((x) << S_PLM_REQVLDA)
#define G_PLM_REQVLDA(x) (((x) >> S_PLM_REQVLDA) & M_PLM_REQVLDA)
#define S_PLM_REQVLDB 0
#define V_PLM_REQVLDB(x) ((x) << S_PLM_REQVLDB)
#define F_PLM_REQVLDB V_PLM_REQVLDB(1U)
#define A_PCIE_CDEBUG_REG_0X16 0x16
#define A_PCIE_CDEBUG_REG_0X17 0x17
#define A_PCIE_CDEBUG_REG_0X18 0x18
#define A_PCIE_CDEBUG_REG_0X19 0x19
#define A_PCIE_CDEBUG_REG_0X1A 0x1a
#define A_PCIE_CDEBUG_REG_0X1B 0x1b
#define A_PCIE_CDEBUG_REG_0X1C 0x1c
#define A_PCIE_CDEBUG_REG_0X1D 0x1d
#define A_PCIE_CDEBUG_REG_0X1E 0x1e
#define A_PCIE_CDEBUG_REG_0X1F 0x1f
#define A_PCIE_CDEBUG_REG_0X20 0x20
#define A_PCIE_CDEBUG_REG_0X21 0x21
#define A_PCIE_CDEBUG_REG_0X22 0x22
#define A_PCIE_CDEBUG_REG_0X23 0x23
#define A_PCIE_CDEBUG_REG_0X24 0x24
#define A_PCIE_CDEBUG_REG_0X25 0x25
#define A_PCIE_CDEBUG_REG_0X26 0x26
#define A_PCIE_CDEBUG_REG_0X27 0x27
#define A_PCIE_CDEBUG_REG_0X28 0x28
#define A_PCIE_CDEBUG_REG_0X29 0x29
#define A_PCIE_CDEBUG_REG_0X2A 0x2a
#define A_PCIE_CDEBUG_REG_0X2B 0x2b
#define A_PCIE_CDEBUG_REG_0X2C 0x2c
#define A_PCIE_CDEBUG_REG_0X2D 0x2d
#define A_PCIE_CDEBUG_REG_0X2E 0x2e
#define A_PCIE_CDEBUG_REG_0X2F 0x2f
#define A_PCIE_CDEBUG_REG_0X30 0x30
#define A_PCIE_CDEBUG_REG_0X31 0x31
#define A_PCIE_CDEBUG_REG_0X32 0x32
#define A_PCIE_CDEBUG_REG_0X33 0x33
#define A_PCIE_CDEBUG_REG_0X34 0x34
#define A_PCIE_CDEBUG_REG_0X35 0x35
#define A_PCIE_CDEBUG_REG_0X36 0x36
#define A_PCIE_CDEBUG_REG_0X37 0x37
/* registers for module DBG */
#define DBG_BASE_ADDR 0x6000
#define A_DBG_DBG0_CFG 0x6000
#define S_MODULESELECT 12
#define M_MODULESELECT 0xffU
#define V_MODULESELECT(x) ((x) << S_MODULESELECT)
#define G_MODULESELECT(x) (((x) >> S_MODULESELECT) & M_MODULESELECT)
#define S_REGSELECT 4
#define M_REGSELECT 0xffU
#define V_REGSELECT(x) ((x) << S_REGSELECT)
#define G_REGSELECT(x) (((x) >> S_REGSELECT) & M_REGSELECT)
#define S_CLKSELECT 0
#define M_CLKSELECT 0xfU
#define V_CLKSELECT(x) ((x) << S_CLKSELECT)
#define G_CLKSELECT(x) (((x) >> S_CLKSELECT) & M_CLKSELECT)
#define A_DBG_DBG0_EN 0x6004
#define S_PORTEN_PONR 16
#define V_PORTEN_PONR(x) ((x) << S_PORTEN_PONR)
#define F_PORTEN_PONR V_PORTEN_PONR(1U)
#define S_PORTEN_POND 12
#define V_PORTEN_POND(x) ((x) << S_PORTEN_POND)
#define F_PORTEN_POND V_PORTEN_POND(1U)
#define S_SDRHALFWORD0 8
#define V_SDRHALFWORD0(x) ((x) << S_SDRHALFWORD0)
#define F_SDRHALFWORD0 V_SDRHALFWORD0(1U)
#define S_DDREN 4
#define V_DDREN(x) ((x) << S_DDREN)
#define F_DDREN V_DDREN(1U)
#define S_DBG_PORTEN 0
#define V_DBG_PORTEN(x) ((x) << S_DBG_PORTEN)
#define F_DBG_PORTEN V_DBG_PORTEN(1U)
#define A_DBG_DBG1_CFG 0x6008
#define A_DBG_DBG1_EN 0x600c
#define S_CLK_EN_ON_DBG1 20
#define V_CLK_EN_ON_DBG1(x) ((x) << S_CLK_EN_ON_DBG1)
#define F_CLK_EN_ON_DBG1 V_CLK_EN_ON_DBG1(1U)
#define A_DBG_GPIO_EN 0x6010
#define S_GPIO15_OEN 31
#define V_GPIO15_OEN(x) ((x) << S_GPIO15_OEN)
#define F_GPIO15_OEN V_GPIO15_OEN(1U)
#define S_GPIO14_OEN 30
#define V_GPIO14_OEN(x) ((x) << S_GPIO14_OEN)
#define F_GPIO14_OEN V_GPIO14_OEN(1U)
#define S_GPIO13_OEN 29
#define V_GPIO13_OEN(x) ((x) << S_GPIO13_OEN)
#define F_GPIO13_OEN V_GPIO13_OEN(1U)
#define S_GPIO12_OEN 28
#define V_GPIO12_OEN(x) ((x) << S_GPIO12_OEN)
#define F_GPIO12_OEN V_GPIO12_OEN(1U)
#define S_GPIO11_OEN 27
#define V_GPIO11_OEN(x) ((x) << S_GPIO11_OEN)
#define F_GPIO11_OEN V_GPIO11_OEN(1U)
#define S_GPIO10_OEN 26
#define V_GPIO10_OEN(x) ((x) << S_GPIO10_OEN)
#define F_GPIO10_OEN V_GPIO10_OEN(1U)
#define S_GPIO9_OEN 25
#define V_GPIO9_OEN(x) ((x) << S_GPIO9_OEN)
#define F_GPIO9_OEN V_GPIO9_OEN(1U)
#define S_GPIO8_OEN 24
#define V_GPIO8_OEN(x) ((x) << S_GPIO8_OEN)
#define F_GPIO8_OEN V_GPIO8_OEN(1U)
#define S_GPIO7_OEN 23
#define V_GPIO7_OEN(x) ((x) << S_GPIO7_OEN)
#define F_GPIO7_OEN V_GPIO7_OEN(1U)
#define S_GPIO6_OEN 22
#define V_GPIO6_OEN(x) ((x) << S_GPIO6_OEN)
#define F_GPIO6_OEN V_GPIO6_OEN(1U)
#define S_GPIO5_OEN 21
#define V_GPIO5_OEN(x) ((x) << S_GPIO5_OEN)
#define F_GPIO5_OEN V_GPIO5_OEN(1U)
#define S_GPIO4_OEN 20
#define V_GPIO4_OEN(x) ((x) << S_GPIO4_OEN)
#define F_GPIO4_OEN V_GPIO4_OEN(1U)
#define S_GPIO3_OEN 19
#define V_GPIO3_OEN(x) ((x) << S_GPIO3_OEN)
#define F_GPIO3_OEN V_GPIO3_OEN(1U)
#define S_GPIO2_OEN 18
#define V_GPIO2_OEN(x) ((x) << S_GPIO2_OEN)
#define F_GPIO2_OEN V_GPIO2_OEN(1U)
#define S_GPIO1_OEN 17
#define V_GPIO1_OEN(x) ((x) << S_GPIO1_OEN)
#define F_GPIO1_OEN V_GPIO1_OEN(1U)
#define S_GPIO0_OEN 16
#define V_GPIO0_OEN(x) ((x) << S_GPIO0_OEN)
#define F_GPIO0_OEN V_GPIO0_OEN(1U)
#define S_GPIO15_OUT_VAL 15
#define V_GPIO15_OUT_VAL(x) ((x) << S_GPIO15_OUT_VAL)
#define F_GPIO15_OUT_VAL V_GPIO15_OUT_VAL(1U)
#define S_GPIO14_OUT_VAL 14
#define V_GPIO14_OUT_VAL(x) ((x) << S_GPIO14_OUT_VAL)
#define F_GPIO14_OUT_VAL V_GPIO14_OUT_VAL(1U)
#define S_GPIO13_OUT_VAL 13
#define V_GPIO13_OUT_VAL(x) ((x) << S_GPIO13_OUT_VAL)
#define F_GPIO13_OUT_VAL V_GPIO13_OUT_VAL(1U)
#define S_GPIO12_OUT_VAL 12
#define V_GPIO12_OUT_VAL(x) ((x) << S_GPIO12_OUT_VAL)
#define F_GPIO12_OUT_VAL V_GPIO12_OUT_VAL(1U)
#define S_GPIO11_OUT_VAL 11
#define V_GPIO11_OUT_VAL(x) ((x) << S_GPIO11_OUT_VAL)
#define F_GPIO11_OUT_VAL V_GPIO11_OUT_VAL(1U)
#define S_GPIO10_OUT_VAL 10
#define V_GPIO10_OUT_VAL(x) ((x) << S_GPIO10_OUT_VAL)
#define F_GPIO10_OUT_VAL V_GPIO10_OUT_VAL(1U)
#define S_GPIO9_OUT_VAL 9
#define V_GPIO9_OUT_VAL(x) ((x) << S_GPIO9_OUT_VAL)
#define F_GPIO9_OUT_VAL V_GPIO9_OUT_VAL(1U)
#define S_GPIO8_OUT_VAL 8
#define V_GPIO8_OUT_VAL(x) ((x) << S_GPIO8_OUT_VAL)
#define F_GPIO8_OUT_VAL V_GPIO8_OUT_VAL(1U)
#define S_GPIO7_OUT_VAL 7
#define V_GPIO7_OUT_VAL(x) ((x) << S_GPIO7_OUT_VAL)
#define F_GPIO7_OUT_VAL V_GPIO7_OUT_VAL(1U)
#define S_GPIO6_OUT_VAL 6
#define V_GPIO6_OUT_VAL(x) ((x) << S_GPIO6_OUT_VAL)
#define F_GPIO6_OUT_VAL V_GPIO6_OUT_VAL(1U)
#define S_GPIO5_OUT_VAL 5
#define V_GPIO5_OUT_VAL(x) ((x) << S_GPIO5_OUT_VAL)
#define F_GPIO5_OUT_VAL V_GPIO5_OUT_VAL(1U)
#define S_GPIO4_OUT_VAL 4
#define V_GPIO4_OUT_VAL(x) ((x) << S_GPIO4_OUT_VAL)
#define F_GPIO4_OUT_VAL V_GPIO4_OUT_VAL(1U)
#define S_GPIO3_OUT_VAL 3
#define V_GPIO3_OUT_VAL(x) ((x) << S_GPIO3_OUT_VAL)
#define F_GPIO3_OUT_VAL V_GPIO3_OUT_VAL(1U)
#define S_GPIO2_OUT_VAL 2
#define V_GPIO2_OUT_VAL(x) ((x) << S_GPIO2_OUT_VAL)
#define F_GPIO2_OUT_VAL V_GPIO2_OUT_VAL(1U)
#define S_GPIO1_OUT_VAL 1
#define V_GPIO1_OUT_VAL(x) ((x) << S_GPIO1_OUT_VAL)
#define F_GPIO1_OUT_VAL V_GPIO1_OUT_VAL(1U)
#define S_GPIO0_OUT_VAL 0
#define V_GPIO0_OUT_VAL(x) ((x) << S_GPIO0_OUT_VAL)
#define F_GPIO0_OUT_VAL V_GPIO0_OUT_VAL(1U)
#define A_DBG_GPIO_IN 0x6014
#define S_GPIO15_CHG_DET 31
#define V_GPIO15_CHG_DET(x) ((x) << S_GPIO15_CHG_DET)
#define F_GPIO15_CHG_DET V_GPIO15_CHG_DET(1U)
#define S_GPIO14_CHG_DET 30
#define V_GPIO14_CHG_DET(x) ((x) << S_GPIO14_CHG_DET)
#define F_GPIO14_CHG_DET V_GPIO14_CHG_DET(1U)
#define S_GPIO13_CHG_DET 29
#define V_GPIO13_CHG_DET(x) ((x) << S_GPIO13_CHG_DET)
#define F_GPIO13_CHG_DET V_GPIO13_CHG_DET(1U)
#define S_GPIO12_CHG_DET 28
#define V_GPIO12_CHG_DET(x) ((x) << S_GPIO12_CHG_DET)
#define F_GPIO12_CHG_DET V_GPIO12_CHG_DET(1U)
#define S_GPIO11_CHG_DET 27
#define V_GPIO11_CHG_DET(x) ((x) << S_GPIO11_CHG_DET)
#define F_GPIO11_CHG_DET V_GPIO11_CHG_DET(1U)
#define S_GPIO10_CHG_DET 26
#define V_GPIO10_CHG_DET(x) ((x) << S_GPIO10_CHG_DET)
#define F_GPIO10_CHG_DET V_GPIO10_CHG_DET(1U)
#define S_GPIO9_CHG_DET 25
#define V_GPIO9_CHG_DET(x) ((x) << S_GPIO9_CHG_DET)
#define F_GPIO9_CHG_DET V_GPIO9_CHG_DET(1U)
#define S_GPIO8_CHG_DET 24
#define V_GPIO8_CHG_DET(x) ((x) << S_GPIO8_CHG_DET)
#define F_GPIO8_CHG_DET V_GPIO8_CHG_DET(1U)
#define S_GPIO7_CHG_DET 23
#define V_GPIO7_CHG_DET(x) ((x) << S_GPIO7_CHG_DET)
#define F_GPIO7_CHG_DET V_GPIO7_CHG_DET(1U)
#define S_GPIO6_CHG_DET 22
#define V_GPIO6_CHG_DET(x) ((x) << S_GPIO6_CHG_DET)
#define F_GPIO6_CHG_DET V_GPIO6_CHG_DET(1U)
#define S_GPIO5_CHG_DET 21
#define V_GPIO5_CHG_DET(x) ((x) << S_GPIO5_CHG_DET)
#define F_GPIO5_CHG_DET V_GPIO5_CHG_DET(1U)
#define S_GPIO4_CHG_DET 20
#define V_GPIO4_CHG_DET(x) ((x) << S_GPIO4_CHG_DET)
#define F_GPIO4_CHG_DET V_GPIO4_CHG_DET(1U)
#define S_GPIO3_CHG_DET 19
#define V_GPIO3_CHG_DET(x) ((x) << S_GPIO3_CHG_DET)
#define F_GPIO3_CHG_DET V_GPIO3_CHG_DET(1U)
#define S_GPIO2_CHG_DET 18
#define V_GPIO2_CHG_DET(x) ((x) << S_GPIO2_CHG_DET)
#define F_GPIO2_CHG_DET V_GPIO2_CHG_DET(1U)
#define S_GPIO1_CHG_DET 17
#define V_GPIO1_CHG_DET(x) ((x) << S_GPIO1_CHG_DET)
#define F_GPIO1_CHG_DET V_GPIO1_CHG_DET(1U)
#define S_GPIO0_CHG_DET 16
#define V_GPIO0_CHG_DET(x) ((x) << S_GPIO0_CHG_DET)
#define F_GPIO0_CHG_DET V_GPIO0_CHG_DET(1U)
#define S_GPIO15_IN 15
#define V_GPIO15_IN(x) ((x) << S_GPIO15_IN)
#define F_GPIO15_IN V_GPIO15_IN(1U)
#define S_GPIO14_IN 14
#define V_GPIO14_IN(x) ((x) << S_GPIO14_IN)
#define F_GPIO14_IN V_GPIO14_IN(1U)
#define S_GPIO13_IN 13
#define V_GPIO13_IN(x) ((x) << S_GPIO13_IN)
#define F_GPIO13_IN V_GPIO13_IN(1U)
#define S_GPIO12_IN 12
#define V_GPIO12_IN(x) ((x) << S_GPIO12_IN)
#define F_GPIO12_IN V_GPIO12_IN(1U)
#define S_GPIO11_IN 11
#define V_GPIO11_IN(x) ((x) << S_GPIO11_IN)
#define F_GPIO11_IN V_GPIO11_IN(1U)
#define S_GPIO10_IN 10
#define V_GPIO10_IN(x) ((x) << S_GPIO10_IN)
#define F_GPIO10_IN V_GPIO10_IN(1U)
#define S_GPIO9_IN 9
#define V_GPIO9_IN(x) ((x) << S_GPIO9_IN)
#define F_GPIO9_IN V_GPIO9_IN(1U)
#define S_GPIO8_IN 8
#define V_GPIO8_IN(x) ((x) << S_GPIO8_IN)
#define F_GPIO8_IN V_GPIO8_IN(1U)
#define S_GPIO7_IN 7
#define V_GPIO7_IN(x) ((x) << S_GPIO7_IN)
#define F_GPIO7_IN V_GPIO7_IN(1U)
#define S_GPIO6_IN 6
#define V_GPIO6_IN(x) ((x) << S_GPIO6_IN)
#define F_GPIO6_IN V_GPIO6_IN(1U)
#define S_GPIO5_IN 5
#define V_GPIO5_IN(x) ((x) << S_GPIO5_IN)
#define F_GPIO5_IN V_GPIO5_IN(1U)
#define S_GPIO4_IN 4
#define V_GPIO4_IN(x) ((x) << S_GPIO4_IN)
#define F_GPIO4_IN V_GPIO4_IN(1U)
#define S_GPIO3_IN 3
#define V_GPIO3_IN(x) ((x) << S_GPIO3_IN)
#define F_GPIO3_IN V_GPIO3_IN(1U)
#define S_GPIO2_IN 2
#define V_GPIO2_IN(x) ((x) << S_GPIO2_IN)
#define F_GPIO2_IN V_GPIO2_IN(1U)
#define S_GPIO1_IN 1
#define V_GPIO1_IN(x) ((x) << S_GPIO1_IN)
#define F_GPIO1_IN V_GPIO1_IN(1U)
#define S_GPIO0_IN 0
#define V_GPIO0_IN(x) ((x) << S_GPIO0_IN)
#define F_GPIO0_IN V_GPIO0_IN(1U)
#define A_DBG_INT_ENABLE 0x6018
#define S_IBM_FDL_FAIL_INT_ENBL 25
#define V_IBM_FDL_FAIL_INT_ENBL(x) ((x) << S_IBM_FDL_FAIL_INT_ENBL)
#define F_IBM_FDL_FAIL_INT_ENBL V_IBM_FDL_FAIL_INT_ENBL(1U)
#define S_ARM_FAIL_INT_ENBL 24
#define V_ARM_FAIL_INT_ENBL(x) ((x) << S_ARM_FAIL_INT_ENBL)
#define F_ARM_FAIL_INT_ENBL V_ARM_FAIL_INT_ENBL(1U)
#define S_ARM_ERROR_OUT_INT_ENBL 23
#define V_ARM_ERROR_OUT_INT_ENBL(x) ((x) << S_ARM_ERROR_OUT_INT_ENBL)
#define F_ARM_ERROR_OUT_INT_ENBL V_ARM_ERROR_OUT_INT_ENBL(1U)
#define S_PLL_LOCK_LOST_INT_ENBL 22
#define V_PLL_LOCK_LOST_INT_ENBL(x) ((x) << S_PLL_LOCK_LOST_INT_ENBL)
#define F_PLL_LOCK_LOST_INT_ENBL V_PLL_LOCK_LOST_INT_ENBL(1U)
#define S_C_LOCK 21
#define V_C_LOCK(x) ((x) << S_C_LOCK)
#define F_C_LOCK V_C_LOCK(1U)
#define S_M_LOCK 20
#define V_M_LOCK(x) ((x) << S_M_LOCK)
#define F_M_LOCK V_M_LOCK(1U)
#define S_U_LOCK 19
#define V_U_LOCK(x) ((x) << S_U_LOCK)
#define F_U_LOCK V_U_LOCK(1U)
#define S_PCIE_LOCK 18
#define V_PCIE_LOCK(x) ((x) << S_PCIE_LOCK)
#define F_PCIE_LOCK V_PCIE_LOCK(1U)
#define S_KX_LOCK 17
#define V_KX_LOCK(x) ((x) << S_KX_LOCK)
#define F_KX_LOCK V_KX_LOCK(1U)
#define S_KR_LOCK 16
#define V_KR_LOCK(x) ((x) << S_KR_LOCK)
#define F_KR_LOCK V_KR_LOCK(1U)
#define S_GPIO15 15
#define V_GPIO15(x) ((x) << S_GPIO15)
#define F_GPIO15 V_GPIO15(1U)
#define S_GPIO14 14
#define V_GPIO14(x) ((x) << S_GPIO14)
#define F_GPIO14 V_GPIO14(1U)
#define S_GPIO13 13
#define V_GPIO13(x) ((x) << S_GPIO13)
#define F_GPIO13 V_GPIO13(1U)
#define S_GPIO12 12
#define V_GPIO12(x) ((x) << S_GPIO12)
#define F_GPIO12 V_GPIO12(1U)
#define S_GPIO11 11
#define V_GPIO11(x) ((x) << S_GPIO11)
#define F_GPIO11 V_GPIO11(1U)
#define S_GPIO10 10
#define V_GPIO10(x) ((x) << S_GPIO10)
#define F_GPIO10 V_GPIO10(1U)
#define S_GPIO9 9
#define V_GPIO9(x) ((x) << S_GPIO9)
#define F_GPIO9 V_GPIO9(1U)
#define S_GPIO8 8
#define V_GPIO8(x) ((x) << S_GPIO8)
#define F_GPIO8 V_GPIO8(1U)
#define S_GPIO7 7
#define V_GPIO7(x) ((x) << S_GPIO7)
#define F_GPIO7 V_GPIO7(1U)
#define S_GPIO6 6
#define V_GPIO6(x) ((x) << S_GPIO6)
#define F_GPIO6 V_GPIO6(1U)
#define S_GPIO5 5
#define V_GPIO5(x) ((x) << S_GPIO5)
#define F_GPIO5 V_GPIO5(1U)
#define S_GPIO4 4
#define V_GPIO4(x) ((x) << S_GPIO4)
#define F_GPIO4 V_GPIO4(1U)
#define S_GPIO3 3
#define V_GPIO3(x) ((x) << S_GPIO3)
#define F_GPIO3 V_GPIO3(1U)
#define S_GPIO2 2
#define V_GPIO2(x) ((x) << S_GPIO2)
#define F_GPIO2 V_GPIO2(1U)
#define S_GPIO1 1
#define V_GPIO1(x) ((x) << S_GPIO1)
#define F_GPIO1 V_GPIO1(1U)
#define S_GPIO0 0
#define V_GPIO0(x) ((x) << S_GPIO0)
#define F_GPIO0 V_GPIO0(1U)
#define S_GPIO19 29
#define V_GPIO19(x) ((x) << S_GPIO19)
#define F_GPIO19 V_GPIO19(1U)
#define S_GPIO18 28
#define V_GPIO18(x) ((x) << S_GPIO18)
#define F_GPIO18 V_GPIO18(1U)
#define S_GPIO17 27
#define V_GPIO17(x) ((x) << S_GPIO17)
#define F_GPIO17 V_GPIO17(1U)
#define S_GPIO16 26
#define V_GPIO16(x) ((x) << S_GPIO16)
#define F_GPIO16 V_GPIO16(1U)
#define A_DBG_INT_CAUSE 0x601c
#define S_IBM_FDL_FAIL_INT_CAUSE 25
#define V_IBM_FDL_FAIL_INT_CAUSE(x) ((x) << S_IBM_FDL_FAIL_INT_CAUSE)
#define F_IBM_FDL_FAIL_INT_CAUSE V_IBM_FDL_FAIL_INT_CAUSE(1U)
#define S_ARM_FAIL_INT_CAUSE 24
#define V_ARM_FAIL_INT_CAUSE(x) ((x) << S_ARM_FAIL_INT_CAUSE)
#define F_ARM_FAIL_INT_CAUSE V_ARM_FAIL_INT_CAUSE(1U)
#define S_ARM_ERROR_OUT_INT_CAUSE 23
#define V_ARM_ERROR_OUT_INT_CAUSE(x) ((x) << S_ARM_ERROR_OUT_INT_CAUSE)
#define F_ARM_ERROR_OUT_INT_CAUSE V_ARM_ERROR_OUT_INT_CAUSE(1U)
#define S_PLL_LOCK_LOST_INT_CAUSE 22
#define V_PLL_LOCK_LOST_INT_CAUSE(x) ((x) << S_PLL_LOCK_LOST_INT_CAUSE)
#define F_PLL_LOCK_LOST_INT_CAUSE V_PLL_LOCK_LOST_INT_CAUSE(1U)
#define A_DBG_DBG0_RST_VALUE 0x6020
#define S_DEBUGDATA 0
#define M_DEBUGDATA 0xffffU
#define V_DEBUGDATA(x) ((x) << S_DEBUGDATA)
#define G_DEBUGDATA(x) (((x) >> S_DEBUGDATA) & M_DEBUGDATA)
#define A_DBG_OVERWRSERCFG_EN 0x6024
#define S_OVERWRSERCFG_EN 0
#define V_OVERWRSERCFG_EN(x) ((x) << S_OVERWRSERCFG_EN)
#define F_OVERWRSERCFG_EN V_OVERWRSERCFG_EN(1U)
#define A_DBG_PLL_OCLK_PAD_EN 0x6028
#define S_PCIE_OCLK_EN 20
#define V_PCIE_OCLK_EN(x) ((x) << S_PCIE_OCLK_EN)
#define F_PCIE_OCLK_EN V_PCIE_OCLK_EN(1U)
#define S_KX_OCLK_EN 16
#define V_KX_OCLK_EN(x) ((x) << S_KX_OCLK_EN)
#define F_KX_OCLK_EN V_KX_OCLK_EN(1U)
#define S_U_OCLK_EN 12
#define V_U_OCLK_EN(x) ((x) << S_U_OCLK_EN)
#define F_U_OCLK_EN V_U_OCLK_EN(1U)
#define S_KR_OCLK_EN 8
#define V_KR_OCLK_EN(x) ((x) << S_KR_OCLK_EN)
#define F_KR_OCLK_EN V_KR_OCLK_EN(1U)
#define S_M_OCLK_EN 4
#define V_M_OCLK_EN(x) ((x) << S_M_OCLK_EN)
#define F_M_OCLK_EN V_M_OCLK_EN(1U)
#define S_C_OCLK_EN 0
#define V_C_OCLK_EN(x) ((x) << S_C_OCLK_EN)
#define F_C_OCLK_EN V_C_OCLK_EN(1U)
#define A_DBG_PLL_LOCK 0x602c
#define S_PLL_P_LOCK 20
#define V_PLL_P_LOCK(x) ((x) << S_PLL_P_LOCK)
#define F_PLL_P_LOCK V_PLL_P_LOCK(1U)
#define S_PLL_KX_LOCK 16
#define V_PLL_KX_LOCK(x) ((x) << S_PLL_KX_LOCK)
#define F_PLL_KX_LOCK V_PLL_KX_LOCK(1U)
#define S_PLL_U_LOCK 12
#define V_PLL_U_LOCK(x) ((x) << S_PLL_U_LOCK)
#define F_PLL_U_LOCK V_PLL_U_LOCK(1U)
#define S_PLL_KR_LOCK 8
#define V_PLL_KR_LOCK(x) ((x) << S_PLL_KR_LOCK)
#define F_PLL_KR_LOCK V_PLL_KR_LOCK(1U)
#define S_PLL_M_LOCK 4
#define V_PLL_M_LOCK(x) ((x) << S_PLL_M_LOCK)
#define F_PLL_M_LOCK V_PLL_M_LOCK(1U)
#define S_PLL_C_LOCK 0
#define V_PLL_C_LOCK(x) ((x) << S_PLL_C_LOCK)
#define F_PLL_C_LOCK V_PLL_C_LOCK(1U)
#define A_DBG_GPIO_ACT_LOW 0x6030
#define S_P_LOCK_ACT_LOW 21
#define V_P_LOCK_ACT_LOW(x) ((x) << S_P_LOCK_ACT_LOW)
#define F_P_LOCK_ACT_LOW V_P_LOCK_ACT_LOW(1U)
#define S_C_LOCK_ACT_LOW 20
#define V_C_LOCK_ACT_LOW(x) ((x) << S_C_LOCK_ACT_LOW)
#define F_C_LOCK_ACT_LOW V_C_LOCK_ACT_LOW(1U)
#define S_M_LOCK_ACT_LOW 19
#define V_M_LOCK_ACT_LOW(x) ((x) << S_M_LOCK_ACT_LOW)
#define F_M_LOCK_ACT_LOW V_M_LOCK_ACT_LOW(1U)
#define S_U_LOCK_ACT_LOW 18
#define V_U_LOCK_ACT_LOW(x) ((x) << S_U_LOCK_ACT_LOW)
#define F_U_LOCK_ACT_LOW V_U_LOCK_ACT_LOW(1U)
#define S_KR_LOCK_ACT_LOW 17
#define V_KR_LOCK_ACT_LOW(x) ((x) << S_KR_LOCK_ACT_LOW)
#define F_KR_LOCK_ACT_LOW V_KR_LOCK_ACT_LOW(1U)
#define S_KX_LOCK_ACT_LOW 16
#define V_KX_LOCK_ACT_LOW(x) ((x) << S_KX_LOCK_ACT_LOW)
#define F_KX_LOCK_ACT_LOW V_KX_LOCK_ACT_LOW(1U)
#define S_GPIO15_ACT_LOW 15
#define V_GPIO15_ACT_LOW(x) ((x) << S_GPIO15_ACT_LOW)
#define F_GPIO15_ACT_LOW V_GPIO15_ACT_LOW(1U)
#define S_GPIO14_ACT_LOW 14
#define V_GPIO14_ACT_LOW(x) ((x) << S_GPIO14_ACT_LOW)
#define F_GPIO14_ACT_LOW V_GPIO14_ACT_LOW(1U)
#define S_GPIO13_ACT_LOW 13
#define V_GPIO13_ACT_LOW(x) ((x) << S_GPIO13_ACT_LOW)
#define F_GPIO13_ACT_LOW V_GPIO13_ACT_LOW(1U)
#define S_GPIO12_ACT_LOW 12
#define V_GPIO12_ACT_LOW(x) ((x) << S_GPIO12_ACT_LOW)
#define F_GPIO12_ACT_LOW V_GPIO12_ACT_LOW(1U)
#define S_GPIO11_ACT_LOW 11
#define V_GPIO11_ACT_LOW(x) ((x) << S_GPIO11_ACT_LOW)
#define F_GPIO11_ACT_LOW V_GPIO11_ACT_LOW(1U)
#define S_GPIO10_ACT_LOW 10
#define V_GPIO10_ACT_LOW(x) ((x) << S_GPIO10_ACT_LOW)
#define F_GPIO10_ACT_LOW V_GPIO10_ACT_LOW(1U)
#define S_GPIO9_ACT_LOW 9
#define V_GPIO9_ACT_LOW(x) ((x) << S_GPIO9_ACT_LOW)
#define F_GPIO9_ACT_LOW V_GPIO9_ACT_LOW(1U)
#define S_GPIO8_ACT_LOW 8
#define V_GPIO8_ACT_LOW(x) ((x) << S_GPIO8_ACT_LOW)
#define F_GPIO8_ACT_LOW V_GPIO8_ACT_LOW(1U)
#define S_GPIO7_ACT_LOW 7
#define V_GPIO7_ACT_LOW(x) ((x) << S_GPIO7_ACT_LOW)
#define F_GPIO7_ACT_LOW V_GPIO7_ACT_LOW(1U)
#define S_GPIO6_ACT_LOW 6
#define V_GPIO6_ACT_LOW(x) ((x) << S_GPIO6_ACT_LOW)
#define F_GPIO6_ACT_LOW V_GPIO6_ACT_LOW(1U)
#define S_GPIO5_ACT_LOW 5
#define V_GPIO5_ACT_LOW(x) ((x) << S_GPIO5_ACT_LOW)
#define F_GPIO5_ACT_LOW V_GPIO5_ACT_LOW(1U)
#define S_GPIO4_ACT_LOW 4
#define V_GPIO4_ACT_LOW(x) ((x) << S_GPIO4_ACT_LOW)
#define F_GPIO4_ACT_LOW V_GPIO4_ACT_LOW(1U)
#define S_GPIO3_ACT_LOW 3
#define V_GPIO3_ACT_LOW(x) ((x) << S_GPIO3_ACT_LOW)
#define F_GPIO3_ACT_LOW V_GPIO3_ACT_LOW(1U)
#define S_GPIO2_ACT_LOW 2
#define V_GPIO2_ACT_LOW(x) ((x) << S_GPIO2_ACT_LOW)
#define F_GPIO2_ACT_LOW V_GPIO2_ACT_LOW(1U)
#define S_GPIO1_ACT_LOW 1
#define V_GPIO1_ACT_LOW(x) ((x) << S_GPIO1_ACT_LOW)
#define F_GPIO1_ACT_LOW V_GPIO1_ACT_LOW(1U)
#define S_GPIO0_ACT_LOW 0
#define V_GPIO0_ACT_LOW(x) ((x) << S_GPIO0_ACT_LOW)
#define F_GPIO0_ACT_LOW V_GPIO0_ACT_LOW(1U)
#define S_GPIO19_ACT_LOW 25
#define V_GPIO19_ACT_LOW(x) ((x) << S_GPIO19_ACT_LOW)
#define F_GPIO19_ACT_LOW V_GPIO19_ACT_LOW(1U)
#define S_GPIO18_ACT_LOW 24
#define V_GPIO18_ACT_LOW(x) ((x) << S_GPIO18_ACT_LOW)
#define F_GPIO18_ACT_LOW V_GPIO18_ACT_LOW(1U)
#define S_GPIO17_ACT_LOW 23
#define V_GPIO17_ACT_LOW(x) ((x) << S_GPIO17_ACT_LOW)
#define F_GPIO17_ACT_LOW V_GPIO17_ACT_LOW(1U)
#define S_GPIO16_ACT_LOW 22
#define V_GPIO16_ACT_LOW(x) ((x) << S_GPIO16_ACT_LOW)
#define F_GPIO16_ACT_LOW V_GPIO16_ACT_LOW(1U)
#define A_DBG_EFUSE_BYTE0_3 0x6034
#define A_DBG_EFUSE_BYTE4_7 0x6038
#define A_DBG_EFUSE_BYTE8_11 0x603c
#define A_DBG_EFUSE_BYTE12_15 0x6040
#define A_DBG_STATIC_U_PLL_CONF 0x6044
#define S_STATIC_U_PLL_MULT 23
#define M_STATIC_U_PLL_MULT 0x1ffU
#define V_STATIC_U_PLL_MULT(x) ((x) << S_STATIC_U_PLL_MULT)
#define G_STATIC_U_PLL_MULT(x) (((x) >> S_STATIC_U_PLL_MULT) & M_STATIC_U_PLL_MULT)
#define S_STATIC_U_PLL_PREDIV 18
#define M_STATIC_U_PLL_PREDIV 0x1fU
#define V_STATIC_U_PLL_PREDIV(x) ((x) << S_STATIC_U_PLL_PREDIV)
#define G_STATIC_U_PLL_PREDIV(x) (((x) >> S_STATIC_U_PLL_PREDIV) & M_STATIC_U_PLL_PREDIV)
#define S_STATIC_U_PLL_RANGEA 14
#define M_STATIC_U_PLL_RANGEA 0xfU
#define V_STATIC_U_PLL_RANGEA(x) ((x) << S_STATIC_U_PLL_RANGEA)
#define G_STATIC_U_PLL_RANGEA(x) (((x) >> S_STATIC_U_PLL_RANGEA) & M_STATIC_U_PLL_RANGEA)
#define S_STATIC_U_PLL_RANGEB 10
#define M_STATIC_U_PLL_RANGEB 0xfU
#define V_STATIC_U_PLL_RANGEB(x) ((x) << S_STATIC_U_PLL_RANGEB)
#define G_STATIC_U_PLL_RANGEB(x) (((x) >> S_STATIC_U_PLL_RANGEB) & M_STATIC_U_PLL_RANGEB)
#define S_STATIC_U_PLL_TUNE 0
#define M_STATIC_U_PLL_TUNE 0x3ffU
#define V_STATIC_U_PLL_TUNE(x) ((x) << S_STATIC_U_PLL_TUNE)
#define G_STATIC_U_PLL_TUNE(x) (((x) >> S_STATIC_U_PLL_TUNE) & M_STATIC_U_PLL_TUNE)
#define A_DBG_STATIC_C_PLL_CONF 0x6048
#define S_STATIC_C_PLL_MULT 23
#define M_STATIC_C_PLL_MULT 0x1ffU
#define V_STATIC_C_PLL_MULT(x) ((x) << S_STATIC_C_PLL_MULT)
#define G_STATIC_C_PLL_MULT(x) (((x) >> S_STATIC_C_PLL_MULT) & M_STATIC_C_PLL_MULT)
#define S_STATIC_C_PLL_PREDIV 18
#define M_STATIC_C_PLL_PREDIV 0x1fU
#define V_STATIC_C_PLL_PREDIV(x) ((x) << S_STATIC_C_PLL_PREDIV)
#define G_STATIC_C_PLL_PREDIV(x) (((x) >> S_STATIC_C_PLL_PREDIV) & M_STATIC_C_PLL_PREDIV)
#define S_STATIC_C_PLL_RANGEA 14
#define M_STATIC_C_PLL_RANGEA 0xfU
#define V_STATIC_C_PLL_RANGEA(x) ((x) << S_STATIC_C_PLL_RANGEA)
#define G_STATIC_C_PLL_RANGEA(x) (((x) >> S_STATIC_C_PLL_RANGEA) & M_STATIC_C_PLL_RANGEA)
#define S_STATIC_C_PLL_RANGEB 10
#define M_STATIC_C_PLL_RANGEB 0xfU
#define V_STATIC_C_PLL_RANGEB(x) ((x) << S_STATIC_C_PLL_RANGEB)
#define G_STATIC_C_PLL_RANGEB(x) (((x) >> S_STATIC_C_PLL_RANGEB) & M_STATIC_C_PLL_RANGEB)
#define S_STATIC_C_PLL_TUNE 0
#define M_STATIC_C_PLL_TUNE 0x3ffU
#define V_STATIC_C_PLL_TUNE(x) ((x) << S_STATIC_C_PLL_TUNE)
#define G_STATIC_C_PLL_TUNE(x) (((x) >> S_STATIC_C_PLL_TUNE) & M_STATIC_C_PLL_TUNE)
#define A_DBG_STATIC_M_PLL_CONF 0x604c
#define S_STATIC_M_PLL_MULT 23
#define M_STATIC_M_PLL_MULT 0x1ffU
#define V_STATIC_M_PLL_MULT(x) ((x) << S_STATIC_M_PLL_MULT)
#define G_STATIC_M_PLL_MULT(x) (((x) >> S_STATIC_M_PLL_MULT) & M_STATIC_M_PLL_MULT)
#define S_STATIC_M_PLL_PREDIV 18
#define M_STATIC_M_PLL_PREDIV 0x1fU
#define V_STATIC_M_PLL_PREDIV(x) ((x) << S_STATIC_M_PLL_PREDIV)
#define G_STATIC_M_PLL_PREDIV(x) (((x) >> S_STATIC_M_PLL_PREDIV) & M_STATIC_M_PLL_PREDIV)
#define S_STATIC_M_PLL_RANGEA 14
#define M_STATIC_M_PLL_RANGEA 0xfU
#define V_STATIC_M_PLL_RANGEA(x) ((x) << S_STATIC_M_PLL_RANGEA)
#define G_STATIC_M_PLL_RANGEA(x) (((x) >> S_STATIC_M_PLL_RANGEA) & M_STATIC_M_PLL_RANGEA)
#define S_STATIC_M_PLL_RANGEB 10
#define M_STATIC_M_PLL_RANGEB 0xfU
#define V_STATIC_M_PLL_RANGEB(x) ((x) << S_STATIC_M_PLL_RANGEB)
#define G_STATIC_M_PLL_RANGEB(x) (((x) >> S_STATIC_M_PLL_RANGEB) & M_STATIC_M_PLL_RANGEB)
#define S_STATIC_M_PLL_TUNE 0
#define M_STATIC_M_PLL_TUNE 0x3ffU
#define V_STATIC_M_PLL_TUNE(x) ((x) << S_STATIC_M_PLL_TUNE)
#define G_STATIC_M_PLL_TUNE(x) (((x) >> S_STATIC_M_PLL_TUNE) & M_STATIC_M_PLL_TUNE)
#define A_DBG_STATIC_KX_PLL_CONF 0x6050
#define S_STATIC_KX_PLL_C 21
#define M_STATIC_KX_PLL_C 0xffU
#define V_STATIC_KX_PLL_C(x) ((x) << S_STATIC_KX_PLL_C)
#define G_STATIC_KX_PLL_C(x) (((x) >> S_STATIC_KX_PLL_C) & M_STATIC_KX_PLL_C)
#define S_STATIC_KX_PLL_M 15
#define M_STATIC_KX_PLL_M 0x3fU
#define V_STATIC_KX_PLL_M(x) ((x) << S_STATIC_KX_PLL_M)
#define G_STATIC_KX_PLL_M(x) (((x) >> S_STATIC_KX_PLL_M) & M_STATIC_KX_PLL_M)
#define S_STATIC_KX_PLL_N1 11
#define M_STATIC_KX_PLL_N1 0xfU
#define V_STATIC_KX_PLL_N1(x) ((x) << S_STATIC_KX_PLL_N1)
#define G_STATIC_KX_PLL_N1(x) (((x) >> S_STATIC_KX_PLL_N1) & M_STATIC_KX_PLL_N1)
#define S_STATIC_KX_PLL_N2 7
#define M_STATIC_KX_PLL_N2 0xfU
#define V_STATIC_KX_PLL_N2(x) ((x) << S_STATIC_KX_PLL_N2)
#define G_STATIC_KX_PLL_N2(x) (((x) >> S_STATIC_KX_PLL_N2) & M_STATIC_KX_PLL_N2)
#define S_STATIC_KX_PLL_N3 3
#define M_STATIC_KX_PLL_N3 0xfU
#define V_STATIC_KX_PLL_N3(x) ((x) << S_STATIC_KX_PLL_N3)
#define G_STATIC_KX_PLL_N3(x) (((x) >> S_STATIC_KX_PLL_N3) & M_STATIC_KX_PLL_N3)
#define S_STATIC_KX_PLL_P 0
#define M_STATIC_KX_PLL_P 0x7U
#define V_STATIC_KX_PLL_P(x) ((x) << S_STATIC_KX_PLL_P)
#define G_STATIC_KX_PLL_P(x) (((x) >> S_STATIC_KX_PLL_P) & M_STATIC_KX_PLL_P)
#define A_DBG_STATIC_KR_PLL_CONF 0x6054
#define S_STATIC_KR_PLL_C 21
#define M_STATIC_KR_PLL_C 0xffU
#define V_STATIC_KR_PLL_C(x) ((x) << S_STATIC_KR_PLL_C)
#define G_STATIC_KR_PLL_C(x) (((x) >> S_STATIC_KR_PLL_C) & M_STATIC_KR_PLL_C)
#define S_STATIC_KR_PLL_M 15
#define M_STATIC_KR_PLL_M 0x3fU
#define V_STATIC_KR_PLL_M(x) ((x) << S_STATIC_KR_PLL_M)
#define G_STATIC_KR_PLL_M(x) (((x) >> S_STATIC_KR_PLL_M) & M_STATIC_KR_PLL_M)
#define S_STATIC_KR_PLL_N1 11
#define M_STATIC_KR_PLL_N1 0xfU
#define V_STATIC_KR_PLL_N1(x) ((x) << S_STATIC_KR_PLL_N1)
#define G_STATIC_KR_PLL_N1(x) (((x) >> S_STATIC_KR_PLL_N1) & M_STATIC_KR_PLL_N1)
#define S_STATIC_KR_PLL_N2 7
#define M_STATIC_KR_PLL_N2 0xfU
#define V_STATIC_KR_PLL_N2(x) ((x) << S_STATIC_KR_PLL_N2)
#define G_STATIC_KR_PLL_N2(x) (((x) >> S_STATIC_KR_PLL_N2) & M_STATIC_KR_PLL_N2)
#define S_STATIC_KR_PLL_N3 3
#define M_STATIC_KR_PLL_N3 0xfU
#define V_STATIC_KR_PLL_N3(x) ((x) << S_STATIC_KR_PLL_N3)
#define G_STATIC_KR_PLL_N3(x) (((x) >> S_STATIC_KR_PLL_N3) & M_STATIC_KR_PLL_N3)
#define S_STATIC_KR_PLL_P 0
#define M_STATIC_KR_PLL_P 0x7U
#define V_STATIC_KR_PLL_P(x) ((x) << S_STATIC_KR_PLL_P)
#define G_STATIC_KR_PLL_P(x) (((x) >> S_STATIC_KR_PLL_P) & M_STATIC_KR_PLL_P)
#define A_DBG_EXTRA_STATIC_BITS_CONF 0x6058
#define S_STATIC_M_PLL_RESET 30
#define V_STATIC_M_PLL_RESET(x) ((x) << S_STATIC_M_PLL_RESET)
#define F_STATIC_M_PLL_RESET V_STATIC_M_PLL_RESET(1U)
#define S_STATIC_M_PLL_SLEEP 29
#define V_STATIC_M_PLL_SLEEP(x) ((x) << S_STATIC_M_PLL_SLEEP)
#define F_STATIC_M_PLL_SLEEP V_STATIC_M_PLL_SLEEP(1U)
#define S_STATIC_M_PLL_BYPASS 28
#define V_STATIC_M_PLL_BYPASS(x) ((x) << S_STATIC_M_PLL_BYPASS)
#define F_STATIC_M_PLL_BYPASS V_STATIC_M_PLL_BYPASS(1U)
#define S_STATIC_MPLL_CLK_SEL 27
#define V_STATIC_MPLL_CLK_SEL(x) ((x) << S_STATIC_MPLL_CLK_SEL)
#define F_STATIC_MPLL_CLK_SEL V_STATIC_MPLL_CLK_SEL(1U)
#define S_STATIC_U_PLL_SLEEP 26
#define V_STATIC_U_PLL_SLEEP(x) ((x) << S_STATIC_U_PLL_SLEEP)
#define F_STATIC_U_PLL_SLEEP V_STATIC_U_PLL_SLEEP(1U)
#define S_STATIC_C_PLL_SLEEP 25
#define V_STATIC_C_PLL_SLEEP(x) ((x) << S_STATIC_C_PLL_SLEEP)
#define F_STATIC_C_PLL_SLEEP V_STATIC_C_PLL_SLEEP(1U)
#define S_STATIC_LVDS_CLKOUT_SEL 23
#define M_STATIC_LVDS_CLKOUT_SEL 0x3U
#define V_STATIC_LVDS_CLKOUT_SEL(x) ((x) << S_STATIC_LVDS_CLKOUT_SEL)
#define G_STATIC_LVDS_CLKOUT_SEL(x) (((x) >> S_STATIC_LVDS_CLKOUT_SEL) & M_STATIC_LVDS_CLKOUT_SEL)
#define S_STATIC_LVDS_CLKOUT_EN 22
#define V_STATIC_LVDS_CLKOUT_EN(x) ((x) << S_STATIC_LVDS_CLKOUT_EN)
#define F_STATIC_LVDS_CLKOUT_EN V_STATIC_LVDS_CLKOUT_EN(1U)
#define S_STATIC_CCLK_FREQ_SEL 20
#define M_STATIC_CCLK_FREQ_SEL 0x3U
#define V_STATIC_CCLK_FREQ_SEL(x) ((x) << S_STATIC_CCLK_FREQ_SEL)
#define G_STATIC_CCLK_FREQ_SEL(x) (((x) >> S_STATIC_CCLK_FREQ_SEL) & M_STATIC_CCLK_FREQ_SEL)
#define S_STATIC_UCLK_FREQ_SEL 18
#define M_STATIC_UCLK_FREQ_SEL 0x3U
#define V_STATIC_UCLK_FREQ_SEL(x) ((x) << S_STATIC_UCLK_FREQ_SEL)
#define G_STATIC_UCLK_FREQ_SEL(x) (((x) >> S_STATIC_UCLK_FREQ_SEL) & M_STATIC_UCLK_FREQ_SEL)
#define S_EXPHYCLK_SEL_EN 17
#define V_EXPHYCLK_SEL_EN(x) ((x) << S_EXPHYCLK_SEL_EN)
#define F_EXPHYCLK_SEL_EN V_EXPHYCLK_SEL_EN(1U)
#define S_EXPHYCLK_SEL 15
#define M_EXPHYCLK_SEL 0x3U
#define V_EXPHYCLK_SEL(x) ((x) << S_EXPHYCLK_SEL)
#define G_EXPHYCLK_SEL(x) (((x) >> S_EXPHYCLK_SEL) & M_EXPHYCLK_SEL)
#define S_STATIC_U_PLL_BYPASS 14
#define V_STATIC_U_PLL_BYPASS(x) ((x) << S_STATIC_U_PLL_BYPASS)
#define F_STATIC_U_PLL_BYPASS V_STATIC_U_PLL_BYPASS(1U)
#define S_STATIC_C_PLL_BYPASS 13
#define V_STATIC_C_PLL_BYPASS(x) ((x) << S_STATIC_C_PLL_BYPASS)
#define F_STATIC_C_PLL_BYPASS V_STATIC_C_PLL_BYPASS(1U)
#define S_STATIC_KR_PLL_BYPASS 12
#define V_STATIC_KR_PLL_BYPASS(x) ((x) << S_STATIC_KR_PLL_BYPASS)
#define F_STATIC_KR_PLL_BYPASS V_STATIC_KR_PLL_BYPASS(1U)
#define S_STATIC_KX_PLL_BYPASS 11
#define V_STATIC_KX_PLL_BYPASS(x) ((x) << S_STATIC_KX_PLL_BYPASS)
#define F_STATIC_KX_PLL_BYPASS V_STATIC_KX_PLL_BYPASS(1U)
#define S_STATIC_KX_PLL_V 7
#define M_STATIC_KX_PLL_V 0xfU
#define V_STATIC_KX_PLL_V(x) ((x) << S_STATIC_KX_PLL_V)
#define G_STATIC_KX_PLL_V(x) (((x) >> S_STATIC_KX_PLL_V) & M_STATIC_KX_PLL_V)
#define S_STATIC_KR_PLL_V 3
#define M_STATIC_KR_PLL_V 0xfU
#define V_STATIC_KR_PLL_V(x) ((x) << S_STATIC_KR_PLL_V)
#define G_STATIC_KR_PLL_V(x) (((x) >> S_STATIC_KR_PLL_V) & M_STATIC_KR_PLL_V)
#define S_PSRO_SEL 0
#define M_PSRO_SEL 0x7U
#define V_PSRO_SEL(x) ((x) << S_PSRO_SEL)
#define G_PSRO_SEL(x) (((x) >> S_PSRO_SEL) & M_PSRO_SEL)
#define A_DBG_STATIC_OCLK_MUXSEL_CONF 0x605c
#define S_M_OCLK_MUXSEL 12
#define V_M_OCLK_MUXSEL(x) ((x) << S_M_OCLK_MUXSEL)
#define F_M_OCLK_MUXSEL V_M_OCLK_MUXSEL(1U)
#define S_C_OCLK_MUXSEL 10
#define M_C_OCLK_MUXSEL 0x3U
#define V_C_OCLK_MUXSEL(x) ((x) << S_C_OCLK_MUXSEL)
#define G_C_OCLK_MUXSEL(x) (((x) >> S_C_OCLK_MUXSEL) & M_C_OCLK_MUXSEL)
#define S_U_OCLK_MUXSEL 8
#define M_U_OCLK_MUXSEL 0x3U
#define V_U_OCLK_MUXSEL(x) ((x) << S_U_OCLK_MUXSEL)
#define G_U_OCLK_MUXSEL(x) (((x) >> S_U_OCLK_MUXSEL) & M_U_OCLK_MUXSEL)
#define S_P_OCLK_MUXSEL 6
#define M_P_OCLK_MUXSEL 0x3U
#define V_P_OCLK_MUXSEL(x) ((x) << S_P_OCLK_MUXSEL)
#define G_P_OCLK_MUXSEL(x) (((x) >> S_P_OCLK_MUXSEL) & M_P_OCLK_MUXSEL)
#define S_KX_OCLK_MUXSEL 3
#define M_KX_OCLK_MUXSEL 0x7U
#define V_KX_OCLK_MUXSEL(x) ((x) << S_KX_OCLK_MUXSEL)
#define G_KX_OCLK_MUXSEL(x) (((x) >> S_KX_OCLK_MUXSEL) & M_KX_OCLK_MUXSEL)
#define S_KR_OCLK_MUXSEL 0
#define M_KR_OCLK_MUXSEL 0x7U
#define V_KR_OCLK_MUXSEL(x) ((x) << S_KR_OCLK_MUXSEL)
#define G_KR_OCLK_MUXSEL(x) (((x) >> S_KR_OCLK_MUXSEL) & M_KR_OCLK_MUXSEL)
#define S_T5_P_OCLK_MUXSEL 13
#define M_T5_P_OCLK_MUXSEL 0xfU
#define V_T5_P_OCLK_MUXSEL(x) ((x) << S_T5_P_OCLK_MUXSEL)
#define G_T5_P_OCLK_MUXSEL(x) (((x) >> S_T5_P_OCLK_MUXSEL) & M_T5_P_OCLK_MUXSEL)
#define S_T6_P_OCLK_MUXSEL 13
#define M_T6_P_OCLK_MUXSEL 0xfU
#define V_T6_P_OCLK_MUXSEL(x) ((x) << S_T6_P_OCLK_MUXSEL)
#define G_T6_P_OCLK_MUXSEL(x) (((x) >> S_T6_P_OCLK_MUXSEL) & M_T6_P_OCLK_MUXSEL)
#define A_DBG_TRACE0_CONF_COMPREG0 0x6060
#define A_DBG_TRACE0_CONF_COMPREG1 0x6064
#define A_DBG_TRACE1_CONF_COMPREG0 0x6068
#define A_DBG_TRACE1_CONF_COMPREG1 0x606c
#define A_DBG_TRACE0_CONF_MASKREG0 0x6070
#define A_DBG_TRACE0_CONF_MASKREG1 0x6074
#define A_DBG_TRACE1_CONF_MASKREG0 0x6078
#define A_DBG_TRACE1_CONF_MASKREG1 0x607c
#define A_DBG_TRACE_COUNTER 0x6080
#define S_COUNTER1 16
#define M_COUNTER1 0xffffU
#define V_COUNTER1(x) ((x) << S_COUNTER1)
#define G_COUNTER1(x) (((x) >> S_COUNTER1) & M_COUNTER1)
#define S_COUNTER0 0
#define M_COUNTER0 0xffffU
#define V_COUNTER0(x) ((x) << S_COUNTER0)
#define G_COUNTER0(x) (((x) >> S_COUNTER0) & M_COUNTER0)
#define A_DBG_STATIC_REFCLK_PERIOD 0x6084
#define S_STATIC_REFCLK_PERIOD 0
#define M_STATIC_REFCLK_PERIOD 0xffffU
#define V_STATIC_REFCLK_PERIOD(x) ((x) << S_STATIC_REFCLK_PERIOD)
#define G_STATIC_REFCLK_PERIOD(x) (((x) >> S_STATIC_REFCLK_PERIOD) & M_STATIC_REFCLK_PERIOD)
#define A_DBG_TRACE_CONF 0x6088
#define S_DBG_TRACE_OPERATE_WITH_TRG 5
#define V_DBG_TRACE_OPERATE_WITH_TRG(x) ((x) << S_DBG_TRACE_OPERATE_WITH_TRG)
#define F_DBG_TRACE_OPERATE_WITH_TRG V_DBG_TRACE_OPERATE_WITH_TRG(1U)
#define S_DBG_TRACE_OPERATE_EN 4
#define V_DBG_TRACE_OPERATE_EN(x) ((x) << S_DBG_TRACE_OPERATE_EN)
#define F_DBG_TRACE_OPERATE_EN V_DBG_TRACE_OPERATE_EN(1U)
#define S_DBG_OPERATE_INDV_COMBINED 3
#define V_DBG_OPERATE_INDV_COMBINED(x) ((x) << S_DBG_OPERATE_INDV_COMBINED)
#define F_DBG_OPERATE_INDV_COMBINED V_DBG_OPERATE_INDV_COMBINED(1U)
#define S_DBG_OPERATE_ORDER_OF_TRIGGER 2
#define V_DBG_OPERATE_ORDER_OF_TRIGGER(x) ((x) << S_DBG_OPERATE_ORDER_OF_TRIGGER)
#define F_DBG_OPERATE_ORDER_OF_TRIGGER V_DBG_OPERATE_ORDER_OF_TRIGGER(1U)
#define S_DBG_OPERATE_SGL_DBL_TRIGGER 1
#define V_DBG_OPERATE_SGL_DBL_TRIGGER(x) ((x) << S_DBG_OPERATE_SGL_DBL_TRIGGER)
#define F_DBG_OPERATE_SGL_DBL_TRIGGER V_DBG_OPERATE_SGL_DBL_TRIGGER(1U)
#define S_DBG_OPERATE0_OR_1 0
#define V_DBG_OPERATE0_OR_1(x) ((x) << S_DBG_OPERATE0_OR_1)
#define F_DBG_OPERATE0_OR_1 V_DBG_OPERATE0_OR_1(1U)
#define A_DBG_TRACE_RDEN 0x608c
#define S_RD_ADDR1 10
#define M_RD_ADDR1 0xffU
#define V_RD_ADDR1(x) ((x) << S_RD_ADDR1)
#define G_RD_ADDR1(x) (((x) >> S_RD_ADDR1) & M_RD_ADDR1)
#define S_RD_ADDR0 2
#define M_RD_ADDR0 0xffU
#define V_RD_ADDR0(x) ((x) << S_RD_ADDR0)
#define G_RD_ADDR0(x) (((x) >> S_RD_ADDR0) & M_RD_ADDR0)
#define S_RD_EN1 1
#define V_RD_EN1(x) ((x) << S_RD_EN1)
#define F_RD_EN1 V_RD_EN1(1U)
#define S_RD_EN0 0
#define V_RD_EN0(x) ((x) << S_RD_EN0)
#define F_RD_EN0 V_RD_EN0(1U)
#define S_T5_RD_ADDR1 11
#define M_T5_RD_ADDR1 0x1ffU
#define V_T5_RD_ADDR1(x) ((x) << S_T5_RD_ADDR1)
#define G_T5_RD_ADDR1(x) (((x) >> S_T5_RD_ADDR1) & M_T5_RD_ADDR1)
#define S_T5_RD_ADDR0 2
#define M_T5_RD_ADDR0 0x1ffU
#define V_T5_RD_ADDR0(x) ((x) << S_T5_RD_ADDR0)
#define G_T5_RD_ADDR0(x) (((x) >> S_T5_RD_ADDR0) & M_T5_RD_ADDR0)
#define S_T6_RD_ADDR1 11
#define M_T6_RD_ADDR1 0x1ffU
#define V_T6_RD_ADDR1(x) ((x) << S_T6_RD_ADDR1)
#define G_T6_RD_ADDR1(x) (((x) >> S_T6_RD_ADDR1) & M_T6_RD_ADDR1)
#define S_T6_RD_ADDR0 2
#define M_T6_RD_ADDR0 0x1ffU
#define V_T6_RD_ADDR0(x) ((x) << S_T6_RD_ADDR0)
#define G_T6_RD_ADDR0(x) (((x) >> S_T6_RD_ADDR0) & M_T6_RD_ADDR0)
#define A_DBG_TRACE_WRADDR 0x6090
#define S_WR_POINTER_ADDR1 16
#define M_WR_POINTER_ADDR1 0xffU
#define V_WR_POINTER_ADDR1(x) ((x) << S_WR_POINTER_ADDR1)
#define G_WR_POINTER_ADDR1(x) (((x) >> S_WR_POINTER_ADDR1) & M_WR_POINTER_ADDR1)
#define S_WR_POINTER_ADDR0 0
#define M_WR_POINTER_ADDR0 0xffU
#define V_WR_POINTER_ADDR0(x) ((x) << S_WR_POINTER_ADDR0)
#define G_WR_POINTER_ADDR0(x) (((x) >> S_WR_POINTER_ADDR0) & M_WR_POINTER_ADDR0)
#define S_T5_WR_POINTER_ADDR1 16
#define M_T5_WR_POINTER_ADDR1 0x1ffU
#define V_T5_WR_POINTER_ADDR1(x) ((x) << S_T5_WR_POINTER_ADDR1)
#define G_T5_WR_POINTER_ADDR1(x) (((x) >> S_T5_WR_POINTER_ADDR1) & M_T5_WR_POINTER_ADDR1)
#define S_T5_WR_POINTER_ADDR0 0
#define M_T5_WR_POINTER_ADDR0 0x1ffU
#define V_T5_WR_POINTER_ADDR0(x) ((x) << S_T5_WR_POINTER_ADDR0)
#define G_T5_WR_POINTER_ADDR0(x) (((x) >> S_T5_WR_POINTER_ADDR0) & M_T5_WR_POINTER_ADDR0)
#define S_T6_WR_POINTER_ADDR1 16
#define M_T6_WR_POINTER_ADDR1 0x1ffU
#define V_T6_WR_POINTER_ADDR1(x) ((x) << S_T6_WR_POINTER_ADDR1)
#define G_T6_WR_POINTER_ADDR1(x) (((x) >> S_T6_WR_POINTER_ADDR1) & M_T6_WR_POINTER_ADDR1)
#define S_T6_WR_POINTER_ADDR0 0
#define M_T6_WR_POINTER_ADDR0 0x1ffU
#define V_T6_WR_POINTER_ADDR0(x) ((x) << S_T6_WR_POINTER_ADDR0)
#define G_T6_WR_POINTER_ADDR0(x) (((x) >> S_T6_WR_POINTER_ADDR0) & M_T6_WR_POINTER_ADDR0)
#define A_DBG_TRACE0_DATA_OUT 0x6094
#define A_DBG_TRACE1_DATA_OUT 0x6098
#define A_DBG_FUSE_SENSE_DONE 0x609c
#define S_STATIC_JTAG_VERSIONNR 5
#define M_STATIC_JTAG_VERSIONNR 0xfU
#define V_STATIC_JTAG_VERSIONNR(x) ((x) << S_STATIC_JTAG_VERSIONNR)
#define G_STATIC_JTAG_VERSIONNR(x) (((x) >> S_STATIC_JTAG_VERSIONNR) & M_STATIC_JTAG_VERSIONNR)
#define S_UNQ0 1
#define M_UNQ0 0xfU
#define V_UNQ0(x) ((x) << S_UNQ0)
#define G_UNQ0(x) (((x) >> S_UNQ0) & M_UNQ0)
#define S_FUSE_DONE_SENSE 0
#define V_FUSE_DONE_SENSE(x) ((x) << S_FUSE_DONE_SENSE)
#define F_FUSE_DONE_SENSE V_FUSE_DONE_SENSE(1U)
#define A_DBG_TVSENSE_EN 0x60a8
#define S_MCIMPED1_OUT 29
#define V_MCIMPED1_OUT(x) ((x) << S_MCIMPED1_OUT)
#define F_MCIMPED1_OUT V_MCIMPED1_OUT(1U)
#define S_MCIMPED2_OUT 28
#define V_MCIMPED2_OUT(x) ((x) << S_MCIMPED2_OUT)
#define F_MCIMPED2_OUT V_MCIMPED2_OUT(1U)
#define S_TVSENSE_SNSOUT 17
#define M_TVSENSE_SNSOUT 0x1ffU
#define V_TVSENSE_SNSOUT(x) ((x) << S_TVSENSE_SNSOUT)
#define G_TVSENSE_SNSOUT(x) (((x) >> S_TVSENSE_SNSOUT) & M_TVSENSE_SNSOUT)
#define S_TVSENSE_OUTPUTVALID 16
#define V_TVSENSE_OUTPUTVALID(x) ((x) << S_TVSENSE_OUTPUTVALID)
#define F_TVSENSE_OUTPUTVALID V_TVSENSE_OUTPUTVALID(1U)
#define S_TVSENSE_SLEEP 10
#define V_TVSENSE_SLEEP(x) ((x) << S_TVSENSE_SLEEP)
#define F_TVSENSE_SLEEP V_TVSENSE_SLEEP(1U)
#define S_TVSENSE_SENSV 9
#define V_TVSENSE_SENSV(x) ((x) << S_TVSENSE_SENSV)
#define F_TVSENSE_SENSV V_TVSENSE_SENSV(1U)
#define S_TVSENSE_RST 8
#define V_TVSENSE_RST(x) ((x) << S_TVSENSE_RST)
#define F_TVSENSE_RST V_TVSENSE_RST(1U)
#define S_TVSENSE_RATIO 0
#define M_TVSENSE_RATIO 0xffU
#define V_TVSENSE_RATIO(x) ((x) << S_TVSENSE_RATIO)
#define G_TVSENSE_RATIO(x) (((x) >> S_TVSENSE_RATIO) & M_TVSENSE_RATIO)
#define S_T6_TVSENSE_SLEEP 11
#define V_T6_TVSENSE_SLEEP(x) ((x) << S_T6_TVSENSE_SLEEP)
#define F_T6_TVSENSE_SLEEP V_T6_TVSENSE_SLEEP(1U)
#define S_T6_TVSENSE_SENSV 10
#define V_T6_TVSENSE_SENSV(x) ((x) << S_T6_TVSENSE_SENSV)
#define F_T6_TVSENSE_SENSV V_T6_TVSENSE_SENSV(1U)
#define S_T6_TVSENSE_RST 9
#define V_T6_TVSENSE_RST(x) ((x) << S_T6_TVSENSE_RST)
#define F_T6_TVSENSE_RST V_T6_TVSENSE_RST(1U)
#define A_DBG_CUST_EFUSE_OUT_EN 0x60ac
#define A_DBG_CUST_EFUSE_SEL1_EN 0x60b0
#define A_DBG_CUST_EFUSE_SEL2_EN 0x60b4
#define S_DBG_FEENABLE 29
#define V_DBG_FEENABLE(x) ((x) << S_DBG_FEENABLE)
#define F_DBG_FEENABLE V_DBG_FEENABLE(1U)
#define S_DBG_FEF 23
#define M_DBG_FEF 0x3fU
#define V_DBG_FEF(x) ((x) << S_DBG_FEF)
#define G_DBG_FEF(x) (((x) >> S_DBG_FEF) & M_DBG_FEF)
#define S_DBG_FEMIMICN 22
#define V_DBG_FEMIMICN(x) ((x) << S_DBG_FEMIMICN)
#define F_DBG_FEMIMICN V_DBG_FEMIMICN(1U)
#define S_DBG_FEGATEC 21
#define V_DBG_FEGATEC(x) ((x) << S_DBG_FEGATEC)
#define F_DBG_FEGATEC V_DBG_FEGATEC(1U)
#define S_DBG_FEPROGP 20
#define V_DBG_FEPROGP(x) ((x) << S_DBG_FEPROGP)
#define F_DBG_FEPROGP V_DBG_FEPROGP(1U)
#define S_DBG_FEREADCLK 19
#define V_DBG_FEREADCLK(x) ((x) << S_DBG_FEREADCLK)
#define F_DBG_FEREADCLK V_DBG_FEREADCLK(1U)
#define S_DBG_FERSEL 3
#define M_DBG_FERSEL 0xffffU
#define V_DBG_FERSEL(x) ((x) << S_DBG_FERSEL)
#define G_DBG_FERSEL(x) (((x) >> S_DBG_FERSEL) & M_DBG_FERSEL)
#define S_DBG_FETIME 0
#define M_DBG_FETIME 0x7U
#define V_DBG_FETIME(x) ((x) << S_DBG_FETIME)
#define G_DBG_FETIME(x) (((x) >> S_DBG_FETIME) & M_DBG_FETIME)
#define A_DBG_T5_STATIC_M_PLL_CONF1 0x60b8
#define S_T5_STATIC_M_PLL_MULTFRAC 8
#define M_T5_STATIC_M_PLL_MULTFRAC 0xffffffU
#define V_T5_STATIC_M_PLL_MULTFRAC(x) ((x) << S_T5_STATIC_M_PLL_MULTFRAC)
#define G_T5_STATIC_M_PLL_MULTFRAC(x) (((x) >> S_T5_STATIC_M_PLL_MULTFRAC) & M_T5_STATIC_M_PLL_MULTFRAC)
#define S_T5_STATIC_M_PLL_FFSLEWRATE 0
#define M_T5_STATIC_M_PLL_FFSLEWRATE 0xffU
#define V_T5_STATIC_M_PLL_FFSLEWRATE(x) ((x) << S_T5_STATIC_M_PLL_FFSLEWRATE)
#define G_T5_STATIC_M_PLL_FFSLEWRATE(x) (((x) >> S_T5_STATIC_M_PLL_FFSLEWRATE) & M_T5_STATIC_M_PLL_FFSLEWRATE)
#define A_DBG_STATIC_M_PLL_CONF1 0x60b8
#define S_STATIC_M_PLL_MULTFRAC 8
#define M_STATIC_M_PLL_MULTFRAC 0xffffffU
#define V_STATIC_M_PLL_MULTFRAC(x) ((x) << S_STATIC_M_PLL_MULTFRAC)
#define G_STATIC_M_PLL_MULTFRAC(x) (((x) >> S_STATIC_M_PLL_MULTFRAC) & M_STATIC_M_PLL_MULTFRAC)
#define S_STATIC_M_PLL_FFSLEWRATE 0
#define M_STATIC_M_PLL_FFSLEWRATE 0xffU
#define V_STATIC_M_PLL_FFSLEWRATE(x) ((x) << S_STATIC_M_PLL_FFSLEWRATE)
#define G_STATIC_M_PLL_FFSLEWRATE(x) (((x) >> S_STATIC_M_PLL_FFSLEWRATE) & M_STATIC_M_PLL_FFSLEWRATE)
#define A_DBG_T5_STATIC_M_PLL_CONF2 0x60bc
#define S_T5_STATIC_M_PLL_DCO_BYPASS 23
#define V_T5_STATIC_M_PLL_DCO_BYPASS(x) ((x) << S_T5_STATIC_M_PLL_DCO_BYPASS)
#define F_T5_STATIC_M_PLL_DCO_BYPASS V_T5_STATIC_M_PLL_DCO_BYPASS(1U)
#define S_T5_STATIC_M_PLL_SDORDER 21
#define M_T5_STATIC_M_PLL_SDORDER 0x3U
#define V_T5_STATIC_M_PLL_SDORDER(x) ((x) << S_T5_STATIC_M_PLL_SDORDER)
#define G_T5_STATIC_M_PLL_SDORDER(x) (((x) >> S_T5_STATIC_M_PLL_SDORDER) & M_T5_STATIC_M_PLL_SDORDER)
#define S_T5_STATIC_M_PLL_FFENABLE 20
#define V_T5_STATIC_M_PLL_FFENABLE(x) ((x) << S_T5_STATIC_M_PLL_FFENABLE)
#define F_T5_STATIC_M_PLL_FFENABLE V_T5_STATIC_M_PLL_FFENABLE(1U)
#define S_T5_STATIC_M_PLL_STOPCLKB 19
#define V_T5_STATIC_M_PLL_STOPCLKB(x) ((x) << S_T5_STATIC_M_PLL_STOPCLKB)
#define F_T5_STATIC_M_PLL_STOPCLKB V_T5_STATIC_M_PLL_STOPCLKB(1U)
#define S_T5_STATIC_M_PLL_STOPCLKA 18
#define V_T5_STATIC_M_PLL_STOPCLKA(x) ((x) << S_T5_STATIC_M_PLL_STOPCLKA)
#define F_T5_STATIC_M_PLL_STOPCLKA V_T5_STATIC_M_PLL_STOPCLKA(1U)
#define S_T5_STATIC_M_PLL_SLEEP 17
#define V_T5_STATIC_M_PLL_SLEEP(x) ((x) << S_T5_STATIC_M_PLL_SLEEP)
#define F_T5_STATIC_M_PLL_SLEEP V_T5_STATIC_M_PLL_SLEEP(1U)
#define S_T5_STATIC_M_PLL_BYPASS 16
#define V_T5_STATIC_M_PLL_BYPASS(x) ((x) << S_T5_STATIC_M_PLL_BYPASS)
#define F_T5_STATIC_M_PLL_BYPASS V_T5_STATIC_M_PLL_BYPASS(1U)
#define S_T5_STATIC_M_PLL_LOCKTUNE 0
#define M_T5_STATIC_M_PLL_LOCKTUNE 0xffffU
#define V_T5_STATIC_M_PLL_LOCKTUNE(x) ((x) << S_T5_STATIC_M_PLL_LOCKTUNE)
#define G_T5_STATIC_M_PLL_LOCKTUNE(x) (((x) >> S_T5_STATIC_M_PLL_LOCKTUNE) & M_T5_STATIC_M_PLL_LOCKTUNE)
#define A_DBG_STATIC_M_PLL_CONF2 0x60bc
#define S_T6_STATIC_M_PLL_PREDIV 24
#define M_T6_STATIC_M_PLL_PREDIV 0x3fU
#define V_T6_STATIC_M_PLL_PREDIV(x) ((x) << S_T6_STATIC_M_PLL_PREDIV)
#define G_T6_STATIC_M_PLL_PREDIV(x) (((x) >> S_T6_STATIC_M_PLL_PREDIV) & M_T6_STATIC_M_PLL_PREDIV)
#define S_STATIC_M_PLL_DCO_BYPASS 23
#define V_STATIC_M_PLL_DCO_BYPASS(x) ((x) << S_STATIC_M_PLL_DCO_BYPASS)
#define F_STATIC_M_PLL_DCO_BYPASS V_STATIC_M_PLL_DCO_BYPASS(1U)
#define S_STATIC_M_PLL_SDORDER 21
#define M_STATIC_M_PLL_SDORDER 0x3U
#define V_STATIC_M_PLL_SDORDER(x) ((x) << S_STATIC_M_PLL_SDORDER)
#define G_STATIC_M_PLL_SDORDER(x) (((x) >> S_STATIC_M_PLL_SDORDER) & M_STATIC_M_PLL_SDORDER)
#define S_STATIC_M_PLL_FFENABLE 20
#define V_STATIC_M_PLL_FFENABLE(x) ((x) << S_STATIC_M_PLL_FFENABLE)
#define F_STATIC_M_PLL_FFENABLE V_STATIC_M_PLL_FFENABLE(1U)
#define S_STATIC_M_PLL_STOPCLKB 19
#define V_STATIC_M_PLL_STOPCLKB(x) ((x) << S_STATIC_M_PLL_STOPCLKB)
#define F_STATIC_M_PLL_STOPCLKB V_STATIC_M_PLL_STOPCLKB(1U)
#define S_STATIC_M_PLL_STOPCLKA 18
#define V_STATIC_M_PLL_STOPCLKA(x) ((x) << S_STATIC_M_PLL_STOPCLKA)
#define F_STATIC_M_PLL_STOPCLKA V_STATIC_M_PLL_STOPCLKA(1U)
#define S_T6_STATIC_M_PLL_SLEEP 17
#define V_T6_STATIC_M_PLL_SLEEP(x) ((x) << S_T6_STATIC_M_PLL_SLEEP)
#define F_T6_STATIC_M_PLL_SLEEP V_T6_STATIC_M_PLL_SLEEP(1U)
#define S_T6_STATIC_M_PLL_BYPASS 16
#define V_T6_STATIC_M_PLL_BYPASS(x) ((x) << S_T6_STATIC_M_PLL_BYPASS)
#define F_T6_STATIC_M_PLL_BYPASS V_T6_STATIC_M_PLL_BYPASS(1U)
#define S_STATIC_M_PLL_LOCKTUNE 0
#define M_STATIC_M_PLL_LOCKTUNE 0x1fU
#define V_STATIC_M_PLL_LOCKTUNE(x) ((x) << S_STATIC_M_PLL_LOCKTUNE)
#define G_STATIC_M_PLL_LOCKTUNE(x) (((x) >> S_STATIC_M_PLL_LOCKTUNE) & M_STATIC_M_PLL_LOCKTUNE)
#define A_DBG_T5_STATIC_M_PLL_CONF3 0x60c0
#define S_T5_STATIC_M_PLL_MULTPRE 30
#define M_T5_STATIC_M_PLL_MULTPRE 0x3U
#define V_T5_STATIC_M_PLL_MULTPRE(x) ((x) << S_T5_STATIC_M_PLL_MULTPRE)
#define G_T5_STATIC_M_PLL_MULTPRE(x) (((x) >> S_T5_STATIC_M_PLL_MULTPRE) & M_T5_STATIC_M_PLL_MULTPRE)
#define S_T5_STATIC_M_PLL_LOCKSEL 28
#define M_T5_STATIC_M_PLL_LOCKSEL 0x3U
#define V_T5_STATIC_M_PLL_LOCKSEL(x) ((x) << S_T5_STATIC_M_PLL_LOCKSEL)
#define G_T5_STATIC_M_PLL_LOCKSEL(x) (((x) >> S_T5_STATIC_M_PLL_LOCKSEL) & M_T5_STATIC_M_PLL_LOCKSEL)
#define S_T5_STATIC_M_PLL_FFTUNE 12
#define M_T5_STATIC_M_PLL_FFTUNE 0xffffU
#define V_T5_STATIC_M_PLL_FFTUNE(x) ((x) << S_T5_STATIC_M_PLL_FFTUNE)
#define G_T5_STATIC_M_PLL_FFTUNE(x) (((x) >> S_T5_STATIC_M_PLL_FFTUNE) & M_T5_STATIC_M_PLL_FFTUNE)
#define S_T5_STATIC_M_PLL_RANGEPRE 10
#define M_T5_STATIC_M_PLL_RANGEPRE 0x3U
#define V_T5_STATIC_M_PLL_RANGEPRE(x) ((x) << S_T5_STATIC_M_PLL_RANGEPRE)
#define G_T5_STATIC_M_PLL_RANGEPRE(x) (((x) >> S_T5_STATIC_M_PLL_RANGEPRE) & M_T5_STATIC_M_PLL_RANGEPRE)
#define S_T5_STATIC_M_PLL_RANGEB 5
#define M_T5_STATIC_M_PLL_RANGEB 0x1fU
#define V_T5_STATIC_M_PLL_RANGEB(x) ((x) << S_T5_STATIC_M_PLL_RANGEB)
#define G_T5_STATIC_M_PLL_RANGEB(x) (((x) >> S_T5_STATIC_M_PLL_RANGEB) & M_T5_STATIC_M_PLL_RANGEB)
#define S_T5_STATIC_M_PLL_RANGEA 0
#define M_T5_STATIC_M_PLL_RANGEA 0x1fU
#define V_T5_STATIC_M_PLL_RANGEA(x) ((x) << S_T5_STATIC_M_PLL_RANGEA)
#define G_T5_STATIC_M_PLL_RANGEA(x) (((x) >> S_T5_STATIC_M_PLL_RANGEA) & M_T5_STATIC_M_PLL_RANGEA)
#define A_DBG_STATIC_M_PLL_CONF3 0x60c0
#define S_STATIC_M_PLL_MULTPRE 30
#define M_STATIC_M_PLL_MULTPRE 0x3U
#define V_STATIC_M_PLL_MULTPRE(x) ((x) << S_STATIC_M_PLL_MULTPRE)
#define G_STATIC_M_PLL_MULTPRE(x) (((x) >> S_STATIC_M_PLL_MULTPRE) & M_STATIC_M_PLL_MULTPRE)
#define S_STATIC_M_PLL_LOCKSEL 28
#define V_STATIC_M_PLL_LOCKSEL(x) ((x) << S_STATIC_M_PLL_LOCKSEL)
#define F_STATIC_M_PLL_LOCKSEL V_STATIC_M_PLL_LOCKSEL(1U)
#define S_STATIC_M_PLL_FFTUNE 12
#define M_STATIC_M_PLL_FFTUNE 0xffffU
#define V_STATIC_M_PLL_FFTUNE(x) ((x) << S_STATIC_M_PLL_FFTUNE)
#define G_STATIC_M_PLL_FFTUNE(x) (((x) >> S_STATIC_M_PLL_FFTUNE) & M_STATIC_M_PLL_FFTUNE)
#define S_STATIC_M_PLL_RANGEPRE 10
#define M_STATIC_M_PLL_RANGEPRE 0x3U
#define V_STATIC_M_PLL_RANGEPRE(x) ((x) << S_STATIC_M_PLL_RANGEPRE)
#define G_STATIC_M_PLL_RANGEPRE(x) (((x) >> S_STATIC_M_PLL_RANGEPRE) & M_STATIC_M_PLL_RANGEPRE)
#define S_T6_STATIC_M_PLL_RANGEB 5
#define M_T6_STATIC_M_PLL_RANGEB 0x1fU
#define V_T6_STATIC_M_PLL_RANGEB(x) ((x) << S_T6_STATIC_M_PLL_RANGEB)
#define G_T6_STATIC_M_PLL_RANGEB(x) (((x) >> S_T6_STATIC_M_PLL_RANGEB) & M_T6_STATIC_M_PLL_RANGEB)
#define S_T6_STATIC_M_PLL_RANGEA 0
#define M_T6_STATIC_M_PLL_RANGEA 0x1fU
#define V_T6_STATIC_M_PLL_RANGEA(x) ((x) << S_T6_STATIC_M_PLL_RANGEA)
#define G_T6_STATIC_M_PLL_RANGEA(x) (((x) >> S_T6_STATIC_M_PLL_RANGEA) & M_T6_STATIC_M_PLL_RANGEA)
#define A_DBG_T5_STATIC_M_PLL_CONF4 0x60c4
#define A_DBG_STATIC_M_PLL_CONF4 0x60c4
#define A_DBG_T5_STATIC_M_PLL_CONF5 0x60c8
#define S_T5_STATIC_M_PLL_VCVTUNE 24
#define M_T5_STATIC_M_PLL_VCVTUNE 0x7U
#define V_T5_STATIC_M_PLL_VCVTUNE(x) ((x) << S_T5_STATIC_M_PLL_VCVTUNE)
#define G_T5_STATIC_M_PLL_VCVTUNE(x) (((x) >> S_T5_STATIC_M_PLL_VCVTUNE) & M_T5_STATIC_M_PLL_VCVTUNE)
#define S_T5_STATIC_M_PLL_RESET 23
#define V_T5_STATIC_M_PLL_RESET(x) ((x) << S_T5_STATIC_M_PLL_RESET)
#define F_T5_STATIC_M_PLL_RESET V_T5_STATIC_M_PLL_RESET(1U)
#define S_T5_STATIC_MPLL_REFCLK_SEL 22
#define V_T5_STATIC_MPLL_REFCLK_SEL(x) ((x) << S_T5_STATIC_MPLL_REFCLK_SEL)
#define F_T5_STATIC_MPLL_REFCLK_SEL V_T5_STATIC_MPLL_REFCLK_SEL(1U)
#define S_T5_STATIC_M_PLL_LFTUNE_32_40 13
#define M_T5_STATIC_M_PLL_LFTUNE_32_40 0x1ffU
#define V_T5_STATIC_M_PLL_LFTUNE_32_40(x) ((x) << S_T5_STATIC_M_PLL_LFTUNE_32_40)
#define G_T5_STATIC_M_PLL_LFTUNE_32_40(x) (((x) >> S_T5_STATIC_M_PLL_LFTUNE_32_40) & M_T5_STATIC_M_PLL_LFTUNE_32_40)
#define S_T5_STATIC_M_PLL_PREDIV 8
#define M_T5_STATIC_M_PLL_PREDIV 0x1fU
#define V_T5_STATIC_M_PLL_PREDIV(x) ((x) << S_T5_STATIC_M_PLL_PREDIV)
#define G_T5_STATIC_M_PLL_PREDIV(x) (((x) >> S_T5_STATIC_M_PLL_PREDIV) & M_T5_STATIC_M_PLL_PREDIV)
#define S_T5_STATIC_M_PLL_MULT 0
#define M_T5_STATIC_M_PLL_MULT 0xffU
#define V_T5_STATIC_M_PLL_MULT(x) ((x) << S_T5_STATIC_M_PLL_MULT)
#define G_T5_STATIC_M_PLL_MULT(x) (((x) >> S_T5_STATIC_M_PLL_MULT) & M_T5_STATIC_M_PLL_MULT)
#define A_DBG_STATIC_M_PLL_CONF5 0x60c8
#define S_STATIC_M_PLL_VCVTUNE 24
#define M_STATIC_M_PLL_VCVTUNE 0x7U
#define V_STATIC_M_PLL_VCVTUNE(x) ((x) << S_STATIC_M_PLL_VCVTUNE)
#define G_STATIC_M_PLL_VCVTUNE(x) (((x) >> S_STATIC_M_PLL_VCVTUNE) & M_STATIC_M_PLL_VCVTUNE)
#define S_T6_STATIC_M_PLL_RESET 23
#define V_T6_STATIC_M_PLL_RESET(x) ((x) << S_T6_STATIC_M_PLL_RESET)
#define F_T6_STATIC_M_PLL_RESET V_T6_STATIC_M_PLL_RESET(1U)
#define S_STATIC_MPLL_REFCLK_SEL 22
#define V_STATIC_MPLL_REFCLK_SEL(x) ((x) << S_STATIC_MPLL_REFCLK_SEL)
#define F_STATIC_MPLL_REFCLK_SEL V_STATIC_MPLL_REFCLK_SEL(1U)
#define S_STATIC_M_PLL_LFTUNE_32_40 13
#define M_STATIC_M_PLL_LFTUNE_32_40 0x1ffU
#define V_STATIC_M_PLL_LFTUNE_32_40(x) ((x) << S_STATIC_M_PLL_LFTUNE_32_40)
#define G_STATIC_M_PLL_LFTUNE_32_40(x) (((x) >> S_STATIC_M_PLL_LFTUNE_32_40) & M_STATIC_M_PLL_LFTUNE_32_40)
#define S_T6_STATIC_M_PLL_MULT 0
#define M_T6_STATIC_M_PLL_MULT 0xffU
#define V_T6_STATIC_M_PLL_MULT(x) ((x) << S_T6_STATIC_M_PLL_MULT)
#define G_T6_STATIC_M_PLL_MULT(x) (((x) >> S_T6_STATIC_M_PLL_MULT) & M_T6_STATIC_M_PLL_MULT)
#define A_DBG_T5_STATIC_M_PLL_CONF6 0x60cc
#define S_T5_STATIC_PHY0RECRST_ 5
#define V_T5_STATIC_PHY0RECRST_(x) ((x) << S_T5_STATIC_PHY0RECRST_)
#define F_T5_STATIC_PHY0RECRST_ V_T5_STATIC_PHY0RECRST_(1U)
#define S_T5_STATIC_PHY1RECRST_ 4
#define V_T5_STATIC_PHY1RECRST_(x) ((x) << S_T5_STATIC_PHY1RECRST_)
#define F_T5_STATIC_PHY1RECRST_ V_T5_STATIC_PHY1RECRST_(1U)
#define S_T5_STATIC_SWMC0RST_ 3
#define V_T5_STATIC_SWMC0RST_(x) ((x) << S_T5_STATIC_SWMC0RST_)
#define F_T5_STATIC_SWMC0RST_ V_T5_STATIC_SWMC0RST_(1U)
#define S_T5_STATIC_SWMC0CFGRST_ 2
#define V_T5_STATIC_SWMC0CFGRST_(x) ((x) << S_T5_STATIC_SWMC0CFGRST_)
#define F_T5_STATIC_SWMC0CFGRST_ V_T5_STATIC_SWMC0CFGRST_(1U)
#define S_T5_STATIC_SWMC1RST_ 1
#define V_T5_STATIC_SWMC1RST_(x) ((x) << S_T5_STATIC_SWMC1RST_)
#define F_T5_STATIC_SWMC1RST_ V_T5_STATIC_SWMC1RST_(1U)
#define S_T5_STATIC_SWMC1CFGRST_ 0
#define V_T5_STATIC_SWMC1CFGRST_(x) ((x) << S_T5_STATIC_SWMC1CFGRST_)
#define F_T5_STATIC_SWMC1CFGRST_ V_T5_STATIC_SWMC1CFGRST_(1U)
#define A_DBG_STATIC_M_PLL_CONF6 0x60cc
#define S_STATIC_M_PLL_DIVCHANGE 30
#define V_STATIC_M_PLL_DIVCHANGE(x) ((x) << S_STATIC_M_PLL_DIVCHANGE)
#define F_STATIC_M_PLL_DIVCHANGE V_STATIC_M_PLL_DIVCHANGE(1U)
#define S_STATIC_M_PLL_FRAMESTOP 29
#define V_STATIC_M_PLL_FRAMESTOP(x) ((x) << S_STATIC_M_PLL_FRAMESTOP)
#define F_STATIC_M_PLL_FRAMESTOP V_STATIC_M_PLL_FRAMESTOP(1U)
#define S_STATIC_M_PLL_FASTSTOP 28
#define V_STATIC_M_PLL_FASTSTOP(x) ((x) << S_STATIC_M_PLL_FASTSTOP)
#define F_STATIC_M_PLL_FASTSTOP V_STATIC_M_PLL_FASTSTOP(1U)
#define S_STATIC_M_PLL_FFBYPASS 27
#define V_STATIC_M_PLL_FFBYPASS(x) ((x) << S_STATIC_M_PLL_FFBYPASS)
#define F_STATIC_M_PLL_FFBYPASS V_STATIC_M_PLL_FFBYPASS(1U)
#define S_STATIC_M_PLL_STARTUP 25
#define M_STATIC_M_PLL_STARTUP 0x3U
#define V_STATIC_M_PLL_STARTUP(x) ((x) << S_STATIC_M_PLL_STARTUP)
#define G_STATIC_M_PLL_STARTUP(x) (((x) >> S_STATIC_M_PLL_STARTUP) & M_STATIC_M_PLL_STARTUP)
#define S_STATIC_M_PLL_VREGTUNE 6
#define M_STATIC_M_PLL_VREGTUNE 0x7ffffU
#define V_STATIC_M_PLL_VREGTUNE(x) ((x) << S_STATIC_M_PLL_VREGTUNE)
#define G_STATIC_M_PLL_VREGTUNE(x) (((x) >> S_STATIC_M_PLL_VREGTUNE) & M_STATIC_M_PLL_VREGTUNE)
#define S_STATIC_PHY0RECRST_ 5
#define V_STATIC_PHY0RECRST_(x) ((x) << S_STATIC_PHY0RECRST_)
#define F_STATIC_PHY0RECRST_ V_STATIC_PHY0RECRST_(1U)
#define S_STATIC_PHY1RECRST_ 4
#define V_STATIC_PHY1RECRST_(x) ((x) << S_STATIC_PHY1RECRST_)
#define F_STATIC_PHY1RECRST_ V_STATIC_PHY1RECRST_(1U)
#define S_STATIC_SWMC0RST_ 3
#define V_STATIC_SWMC0RST_(x) ((x) << S_STATIC_SWMC0RST_)
#define F_STATIC_SWMC0RST_ V_STATIC_SWMC0RST_(1U)
#define S_STATIC_SWMC0CFGRST_ 2
#define V_STATIC_SWMC0CFGRST_(x) ((x) << S_STATIC_SWMC0CFGRST_)
#define F_STATIC_SWMC0CFGRST_ V_STATIC_SWMC0CFGRST_(1U)
#define S_STATIC_SWMC1RST_ 1
#define V_STATIC_SWMC1RST_(x) ((x) << S_STATIC_SWMC1RST_)
#define F_STATIC_SWMC1RST_ V_STATIC_SWMC1RST_(1U)
#define S_STATIC_SWMC1CFGRST_ 0
#define V_STATIC_SWMC1CFGRST_(x) ((x) << S_STATIC_SWMC1CFGRST_)
#define F_STATIC_SWMC1CFGRST_ V_STATIC_SWMC1CFGRST_(1U)
#define A_DBG_T5_STATIC_C_PLL_CONF1 0x60d0
#define S_T5_STATIC_C_PLL_MULTFRAC 8
#define M_T5_STATIC_C_PLL_MULTFRAC 0xffffffU
#define V_T5_STATIC_C_PLL_MULTFRAC(x) ((x) << S_T5_STATIC_C_PLL_MULTFRAC)
#define G_T5_STATIC_C_PLL_MULTFRAC(x) (((x) >> S_T5_STATIC_C_PLL_MULTFRAC) & M_T5_STATIC_C_PLL_MULTFRAC)
#define S_T5_STATIC_C_PLL_FFSLEWRATE 0
#define M_T5_STATIC_C_PLL_FFSLEWRATE 0xffU
#define V_T5_STATIC_C_PLL_FFSLEWRATE(x) ((x) << S_T5_STATIC_C_PLL_FFSLEWRATE)
#define G_T5_STATIC_C_PLL_FFSLEWRATE(x) (((x) >> S_T5_STATIC_C_PLL_FFSLEWRATE) & M_T5_STATIC_C_PLL_FFSLEWRATE)
#define A_DBG_STATIC_C_PLL_CONF1 0x60d0
#define S_STATIC_C_PLL_MULTFRAC 8
#define M_STATIC_C_PLL_MULTFRAC 0xffffffU
#define V_STATIC_C_PLL_MULTFRAC(x) ((x) << S_STATIC_C_PLL_MULTFRAC)
#define G_STATIC_C_PLL_MULTFRAC(x) (((x) >> S_STATIC_C_PLL_MULTFRAC) & M_STATIC_C_PLL_MULTFRAC)
#define S_STATIC_C_PLL_FFSLEWRATE 0
#define M_STATIC_C_PLL_FFSLEWRATE 0xffU
#define V_STATIC_C_PLL_FFSLEWRATE(x) ((x) << S_STATIC_C_PLL_FFSLEWRATE)
#define G_STATIC_C_PLL_FFSLEWRATE(x) (((x) >> S_STATIC_C_PLL_FFSLEWRATE) & M_STATIC_C_PLL_FFSLEWRATE)
#define A_DBG_T5_STATIC_C_PLL_CONF2 0x60d4
#define S_T5_STATIC_C_PLL_DCO_BYPASS 23
#define V_T5_STATIC_C_PLL_DCO_BYPASS(x) ((x) << S_T5_STATIC_C_PLL_DCO_BYPASS)
#define F_T5_STATIC_C_PLL_DCO_BYPASS V_T5_STATIC_C_PLL_DCO_BYPASS(1U)
#define S_T5_STATIC_C_PLL_SDORDER 21
#define M_T5_STATIC_C_PLL_SDORDER 0x3U
#define V_T5_STATIC_C_PLL_SDORDER(x) ((x) << S_T5_STATIC_C_PLL_SDORDER)
#define G_T5_STATIC_C_PLL_SDORDER(x) (((x) >> S_T5_STATIC_C_PLL_SDORDER) & M_T5_STATIC_C_PLL_SDORDER)
#define S_T5_STATIC_C_PLL_FFENABLE 20
#define V_T5_STATIC_C_PLL_FFENABLE(x) ((x) << S_T5_STATIC_C_PLL_FFENABLE)
#define F_T5_STATIC_C_PLL_FFENABLE V_T5_STATIC_C_PLL_FFENABLE(1U)
#define S_T5_STATIC_C_PLL_STOPCLKB 19
#define V_T5_STATIC_C_PLL_STOPCLKB(x) ((x) << S_T5_STATIC_C_PLL_STOPCLKB)
#define F_T5_STATIC_C_PLL_STOPCLKB V_T5_STATIC_C_PLL_STOPCLKB(1U)
#define S_T5_STATIC_C_PLL_STOPCLKA 18
#define V_T5_STATIC_C_PLL_STOPCLKA(x) ((x) << S_T5_STATIC_C_PLL_STOPCLKA)
#define F_T5_STATIC_C_PLL_STOPCLKA V_T5_STATIC_C_PLL_STOPCLKA(1U)
#define S_T5_STATIC_C_PLL_SLEEP 17
#define V_T5_STATIC_C_PLL_SLEEP(x) ((x) << S_T5_STATIC_C_PLL_SLEEP)
#define F_T5_STATIC_C_PLL_SLEEP V_T5_STATIC_C_PLL_SLEEP(1U)
#define S_T5_STATIC_C_PLL_BYPASS 16
#define V_T5_STATIC_C_PLL_BYPASS(x) ((x) << S_T5_STATIC_C_PLL_BYPASS)
#define F_T5_STATIC_C_PLL_BYPASS V_T5_STATIC_C_PLL_BYPASS(1U)
#define S_T5_STATIC_C_PLL_LOCKTUNE 0
#define M_T5_STATIC_C_PLL_LOCKTUNE 0xffffU
#define V_T5_STATIC_C_PLL_LOCKTUNE(x) ((x) << S_T5_STATIC_C_PLL_LOCKTUNE)
#define G_T5_STATIC_C_PLL_LOCKTUNE(x) (((x) >> S_T5_STATIC_C_PLL_LOCKTUNE) & M_T5_STATIC_C_PLL_LOCKTUNE)
#define A_DBG_STATIC_C_PLL_CONF2 0x60d4
#define S_T6_STATIC_C_PLL_PREDIV 26
#define M_T6_STATIC_C_PLL_PREDIV 0x3fU
#define V_T6_STATIC_C_PLL_PREDIV(x) ((x) << S_T6_STATIC_C_PLL_PREDIV)
#define G_T6_STATIC_C_PLL_PREDIV(x) (((x) >> S_T6_STATIC_C_PLL_PREDIV) & M_T6_STATIC_C_PLL_PREDIV)
#define S_STATIC_C_PLL_STARTUP 24
#define M_STATIC_C_PLL_STARTUP 0x3U
#define V_STATIC_C_PLL_STARTUP(x) ((x) << S_STATIC_C_PLL_STARTUP)
#define G_STATIC_C_PLL_STARTUP(x) (((x) >> S_STATIC_C_PLL_STARTUP) & M_STATIC_C_PLL_STARTUP)
#define S_STATIC_C_PLL_DCO_BYPASS 23
#define V_STATIC_C_PLL_DCO_BYPASS(x) ((x) << S_STATIC_C_PLL_DCO_BYPASS)
#define F_STATIC_C_PLL_DCO_BYPASS V_STATIC_C_PLL_DCO_BYPASS(1U)
#define S_STATIC_C_PLL_SDORDER 21
#define M_STATIC_C_PLL_SDORDER 0x3U
#define V_STATIC_C_PLL_SDORDER(x) ((x) << S_STATIC_C_PLL_SDORDER)
#define G_STATIC_C_PLL_SDORDER(x) (((x) >> S_STATIC_C_PLL_SDORDER) & M_STATIC_C_PLL_SDORDER)
#define S_STATIC_C_PLL_DIVCHANGE 20
#define V_STATIC_C_PLL_DIVCHANGE(x) ((x) << S_STATIC_C_PLL_DIVCHANGE)
#define F_STATIC_C_PLL_DIVCHANGE V_STATIC_C_PLL_DIVCHANGE(1U)
#define S_STATIC_C_PLL_STOPCLKB 19
#define V_STATIC_C_PLL_STOPCLKB(x) ((x) << S_STATIC_C_PLL_STOPCLKB)
#define F_STATIC_C_PLL_STOPCLKB V_STATIC_C_PLL_STOPCLKB(1U)
#define S_STATIC_C_PLL_STOPCLKA 18
#define V_STATIC_C_PLL_STOPCLKA(x) ((x) << S_STATIC_C_PLL_STOPCLKA)
#define F_STATIC_C_PLL_STOPCLKA V_STATIC_C_PLL_STOPCLKA(1U)
#define S_T6_STATIC_C_PLL_SLEEP 17
#define V_T6_STATIC_C_PLL_SLEEP(x) ((x) << S_T6_STATIC_C_PLL_SLEEP)
#define F_T6_STATIC_C_PLL_SLEEP V_T6_STATIC_C_PLL_SLEEP(1U)
#define S_T6_STATIC_C_PLL_BYPASS 16
#define V_T6_STATIC_C_PLL_BYPASS(x) ((x) << S_T6_STATIC_C_PLL_BYPASS)
#define F_T6_STATIC_C_PLL_BYPASS V_T6_STATIC_C_PLL_BYPASS(1U)
#define S_STATIC_C_PLL_LOCKTUNE 0
#define M_STATIC_C_PLL_LOCKTUNE 0x1fU
#define V_STATIC_C_PLL_LOCKTUNE(x) ((x) << S_STATIC_C_PLL_LOCKTUNE)
#define G_STATIC_C_PLL_LOCKTUNE(x) (((x) >> S_STATIC_C_PLL_LOCKTUNE) & M_STATIC_C_PLL_LOCKTUNE)
#define A_DBG_T5_STATIC_C_PLL_CONF3 0x60d8
#define S_T5_STATIC_C_PLL_MULTPRE 30
#define M_T5_STATIC_C_PLL_MULTPRE 0x3U
#define V_T5_STATIC_C_PLL_MULTPRE(x) ((x) << S_T5_STATIC_C_PLL_MULTPRE)
#define G_T5_STATIC_C_PLL_MULTPRE(x) (((x) >> S_T5_STATIC_C_PLL_MULTPRE) & M_T5_STATIC_C_PLL_MULTPRE)
#define S_T5_STATIC_C_PLL_LOCKSEL 28
#define M_T5_STATIC_C_PLL_LOCKSEL 0x3U
#define V_T5_STATIC_C_PLL_LOCKSEL(x) ((x) << S_T5_STATIC_C_PLL_LOCKSEL)
#define G_T5_STATIC_C_PLL_LOCKSEL(x) (((x) >> S_T5_STATIC_C_PLL_LOCKSEL) & M_T5_STATIC_C_PLL_LOCKSEL)
#define S_T5_STATIC_C_PLL_FFTUNE 12
#define M_T5_STATIC_C_PLL_FFTUNE 0xffffU
#define V_T5_STATIC_C_PLL_FFTUNE(x) ((x) << S_T5_STATIC_C_PLL_FFTUNE)
#define G_T5_STATIC_C_PLL_FFTUNE(x) (((x) >> S_T5_STATIC_C_PLL_FFTUNE) & M_T5_STATIC_C_PLL_FFTUNE)
#define S_T5_STATIC_C_PLL_RANGEPRE 10
#define M_T5_STATIC_C_PLL_RANGEPRE 0x3U
#define V_T5_STATIC_C_PLL_RANGEPRE(x) ((x) << S_T5_STATIC_C_PLL_RANGEPRE)
#define G_T5_STATIC_C_PLL_RANGEPRE(x) (((x) >> S_T5_STATIC_C_PLL_RANGEPRE) & M_T5_STATIC_C_PLL_RANGEPRE)
#define S_T5_STATIC_C_PLL_RANGEB 5
#define M_T5_STATIC_C_PLL_RANGEB 0x1fU
#define V_T5_STATIC_C_PLL_RANGEB(x) ((x) << S_T5_STATIC_C_PLL_RANGEB)
#define G_T5_STATIC_C_PLL_RANGEB(x) (((x) >> S_T5_STATIC_C_PLL_RANGEB) & M_T5_STATIC_C_PLL_RANGEB)
#define S_T5_STATIC_C_PLL_RANGEA 0
#define M_T5_STATIC_C_PLL_RANGEA 0x1fU
#define V_T5_STATIC_C_PLL_RANGEA(x) ((x) << S_T5_STATIC_C_PLL_RANGEA)
#define G_T5_STATIC_C_PLL_RANGEA(x) (((x) >> S_T5_STATIC_C_PLL_RANGEA) & M_T5_STATIC_C_PLL_RANGEA)
#define A_DBG_STATIC_C_PLL_CONF3 0x60d8
#define S_STATIC_C_PLL_MULTPRE 30
#define M_STATIC_C_PLL_MULTPRE 0x3U
#define V_STATIC_C_PLL_MULTPRE(x) ((x) << S_STATIC_C_PLL_MULTPRE)
#define G_STATIC_C_PLL_MULTPRE(x) (((x) >> S_STATIC_C_PLL_MULTPRE) & M_STATIC_C_PLL_MULTPRE)
#define S_STATIC_C_PLL_LOCKSEL 28
#define V_STATIC_C_PLL_LOCKSEL(x) ((x) << S_STATIC_C_PLL_LOCKSEL)
#define F_STATIC_C_PLL_LOCKSEL V_STATIC_C_PLL_LOCKSEL(1U)
#define S_STATIC_C_PLL_FFTUNE 12
#define M_STATIC_C_PLL_FFTUNE 0xffffU
#define V_STATIC_C_PLL_FFTUNE(x) ((x) << S_STATIC_C_PLL_FFTUNE)
#define G_STATIC_C_PLL_FFTUNE(x) (((x) >> S_STATIC_C_PLL_FFTUNE) & M_STATIC_C_PLL_FFTUNE)
#define S_STATIC_C_PLL_RANGEPRE 10
#define M_STATIC_C_PLL_RANGEPRE 0x3U
#define V_STATIC_C_PLL_RANGEPRE(x) ((x) << S_STATIC_C_PLL_RANGEPRE)
#define G_STATIC_C_PLL_RANGEPRE(x) (((x) >> S_STATIC_C_PLL_RANGEPRE) & M_STATIC_C_PLL_RANGEPRE)
#define S_T6_STATIC_C_PLL_RANGEB 5
#define M_T6_STATIC_C_PLL_RANGEB 0x1fU
#define V_T6_STATIC_C_PLL_RANGEB(x) ((x) << S_T6_STATIC_C_PLL_RANGEB)
#define G_T6_STATIC_C_PLL_RANGEB(x) (((x) >> S_T6_STATIC_C_PLL_RANGEB) & M_T6_STATIC_C_PLL_RANGEB)
#define S_T6_STATIC_C_PLL_RANGEA 0
#define M_T6_STATIC_C_PLL_RANGEA 0x1fU
#define V_T6_STATIC_C_PLL_RANGEA(x) ((x) << S_T6_STATIC_C_PLL_RANGEA)
#define G_T6_STATIC_C_PLL_RANGEA(x) (((x) >> S_T6_STATIC_C_PLL_RANGEA) & M_T6_STATIC_C_PLL_RANGEA)
#define A_DBG_T5_STATIC_C_PLL_CONF4 0x60dc
#define A_DBG_STATIC_C_PLL_CONF4 0x60dc
#define A_DBG_T5_STATIC_C_PLL_CONF5 0x60e0
#define S_T5_STATIC_C_PLL_VCVTUNE 22
#define M_T5_STATIC_C_PLL_VCVTUNE 0x7U
#define V_T5_STATIC_C_PLL_VCVTUNE(x) ((x) << S_T5_STATIC_C_PLL_VCVTUNE)
#define G_T5_STATIC_C_PLL_VCVTUNE(x) (((x) >> S_T5_STATIC_C_PLL_VCVTUNE) & M_T5_STATIC_C_PLL_VCVTUNE)
#define S_T5_STATIC_C_PLL_LFTUNE_32_40 13
#define M_T5_STATIC_C_PLL_LFTUNE_32_40 0x1ffU
#define V_T5_STATIC_C_PLL_LFTUNE_32_40(x) ((x) << S_T5_STATIC_C_PLL_LFTUNE_32_40)
#define G_T5_STATIC_C_PLL_LFTUNE_32_40(x) (((x) >> S_T5_STATIC_C_PLL_LFTUNE_32_40) & M_T5_STATIC_C_PLL_LFTUNE_32_40)
#define S_T5_STATIC_C_PLL_PREDIV 8
#define M_T5_STATIC_C_PLL_PREDIV 0x1fU
#define V_T5_STATIC_C_PLL_PREDIV(x) ((x) << S_T5_STATIC_C_PLL_PREDIV)
#define G_T5_STATIC_C_PLL_PREDIV(x) (((x) >> S_T5_STATIC_C_PLL_PREDIV) & M_T5_STATIC_C_PLL_PREDIV)
#define S_T5_STATIC_C_PLL_MULT 0
#define M_T5_STATIC_C_PLL_MULT 0xffU
#define V_T5_STATIC_C_PLL_MULT(x) ((x) << S_T5_STATIC_C_PLL_MULT)
#define G_T5_STATIC_C_PLL_MULT(x) (((x) >> S_T5_STATIC_C_PLL_MULT) & M_T5_STATIC_C_PLL_MULT)
#define A_DBG_STATIC_C_PLL_CONF5 0x60e0
#define S_STATIC_C_PLL_FFBYPASS 27
#define V_STATIC_C_PLL_FFBYPASS(x) ((x) << S_STATIC_C_PLL_FFBYPASS)
#define F_STATIC_C_PLL_FFBYPASS V_STATIC_C_PLL_FFBYPASS(1U)
#define S_STATIC_C_PLL_FASTSTOP 26
#define V_STATIC_C_PLL_FASTSTOP(x) ((x) << S_STATIC_C_PLL_FASTSTOP)
#define F_STATIC_C_PLL_FASTSTOP V_STATIC_C_PLL_FASTSTOP(1U)
#define S_STATIC_C_PLL_FRAMESTOP 25
#define V_STATIC_C_PLL_FRAMESTOP(x) ((x) << S_STATIC_C_PLL_FRAMESTOP)
#define F_STATIC_C_PLL_FRAMESTOP V_STATIC_C_PLL_FRAMESTOP(1U)
#define S_STATIC_C_PLL_VCVTUNE 22
#define M_STATIC_C_PLL_VCVTUNE 0x7U
#define V_STATIC_C_PLL_VCVTUNE(x) ((x) << S_STATIC_C_PLL_VCVTUNE)
#define G_STATIC_C_PLL_VCVTUNE(x) (((x) >> S_STATIC_C_PLL_VCVTUNE) & M_STATIC_C_PLL_VCVTUNE)
#define S_STATIC_C_PLL_LFTUNE_32_40 13
#define M_STATIC_C_PLL_LFTUNE_32_40 0x1ffU
#define V_STATIC_C_PLL_LFTUNE_32_40(x) ((x) << S_STATIC_C_PLL_LFTUNE_32_40)
#define G_STATIC_C_PLL_LFTUNE_32_40(x) (((x) >> S_STATIC_C_PLL_LFTUNE_32_40) & M_STATIC_C_PLL_LFTUNE_32_40)
#define S_STATIC_C_PLL_PREDIV_CNF5 8
#define M_STATIC_C_PLL_PREDIV_CNF5 0x1fU
#define V_STATIC_C_PLL_PREDIV_CNF5(x) ((x) << S_STATIC_C_PLL_PREDIV_CNF5)
#define G_STATIC_C_PLL_PREDIV_CNF5(x) (((x) >> S_STATIC_C_PLL_PREDIV_CNF5) & M_STATIC_C_PLL_PREDIV_CNF5)
#define S_T6_STATIC_C_PLL_MULT 0
#define M_T6_STATIC_C_PLL_MULT 0xffU
#define V_T6_STATIC_C_PLL_MULT(x) ((x) << S_T6_STATIC_C_PLL_MULT)
#define G_T6_STATIC_C_PLL_MULT(x) (((x) >> S_T6_STATIC_C_PLL_MULT) & M_T6_STATIC_C_PLL_MULT)
#define A_DBG_T5_STATIC_U_PLL_CONF1 0x60e4
#define S_T5_STATIC_U_PLL_MULTFRAC 8
#define M_T5_STATIC_U_PLL_MULTFRAC 0xffffffU
#define V_T5_STATIC_U_PLL_MULTFRAC(x) ((x) << S_T5_STATIC_U_PLL_MULTFRAC)
#define G_T5_STATIC_U_PLL_MULTFRAC(x) (((x) >> S_T5_STATIC_U_PLL_MULTFRAC) & M_T5_STATIC_U_PLL_MULTFRAC)
#define S_T5_STATIC_U_PLL_FFSLEWRATE 0
#define M_T5_STATIC_U_PLL_FFSLEWRATE 0xffU
#define V_T5_STATIC_U_PLL_FFSLEWRATE(x) ((x) << S_T5_STATIC_U_PLL_FFSLEWRATE)
#define G_T5_STATIC_U_PLL_FFSLEWRATE(x) (((x) >> S_T5_STATIC_U_PLL_FFSLEWRATE) & M_T5_STATIC_U_PLL_FFSLEWRATE)
#define A_DBG_STATIC_U_PLL_CONF1 0x60e4
#define S_STATIC_U_PLL_MULTFRAC 8
#define M_STATIC_U_PLL_MULTFRAC 0xffffffU
#define V_STATIC_U_PLL_MULTFRAC(x) ((x) << S_STATIC_U_PLL_MULTFRAC)
#define G_STATIC_U_PLL_MULTFRAC(x) (((x) >> S_STATIC_U_PLL_MULTFRAC) & M_STATIC_U_PLL_MULTFRAC)
#define S_STATIC_U_PLL_FFSLEWRATE 0
#define M_STATIC_U_PLL_FFSLEWRATE 0xffU
#define V_STATIC_U_PLL_FFSLEWRATE(x) ((x) << S_STATIC_U_PLL_FFSLEWRATE)
#define G_STATIC_U_PLL_FFSLEWRATE(x) (((x) >> S_STATIC_U_PLL_FFSLEWRATE) & M_STATIC_U_PLL_FFSLEWRATE)
#define A_DBG_T5_STATIC_U_PLL_CONF2 0x60e8
#define S_T5_STATIC_U_PLL_DCO_BYPASS 23
#define V_T5_STATIC_U_PLL_DCO_BYPASS(x) ((x) << S_T5_STATIC_U_PLL_DCO_BYPASS)
#define F_T5_STATIC_U_PLL_DCO_BYPASS V_T5_STATIC_U_PLL_DCO_BYPASS(1U)
#define S_T5_STATIC_U_PLL_SDORDER 21
#define M_T5_STATIC_U_PLL_SDORDER 0x3U
#define V_T5_STATIC_U_PLL_SDORDER(x) ((x) << S_T5_STATIC_U_PLL_SDORDER)
#define G_T5_STATIC_U_PLL_SDORDER(x) (((x) >> S_T5_STATIC_U_PLL_SDORDER) & M_T5_STATIC_U_PLL_SDORDER)
#define S_T5_STATIC_U_PLL_FFENABLE 20
#define V_T5_STATIC_U_PLL_FFENABLE(x) ((x) << S_T5_STATIC_U_PLL_FFENABLE)
#define F_T5_STATIC_U_PLL_FFENABLE V_T5_STATIC_U_PLL_FFENABLE(1U)
#define S_T5_STATIC_U_PLL_STOPCLKB 19
#define V_T5_STATIC_U_PLL_STOPCLKB(x) ((x) << S_T5_STATIC_U_PLL_STOPCLKB)
#define F_T5_STATIC_U_PLL_STOPCLKB V_T5_STATIC_U_PLL_STOPCLKB(1U)
#define S_T5_STATIC_U_PLL_STOPCLKA 18
#define V_T5_STATIC_U_PLL_STOPCLKA(x) ((x) << S_T5_STATIC_U_PLL_STOPCLKA)
#define F_T5_STATIC_U_PLL_STOPCLKA V_T5_STATIC_U_PLL_STOPCLKA(1U)
#define S_T5_STATIC_U_PLL_SLEEP 17
#define V_T5_STATIC_U_PLL_SLEEP(x) ((x) << S_T5_STATIC_U_PLL_SLEEP)
#define F_T5_STATIC_U_PLL_SLEEP V_T5_STATIC_U_PLL_SLEEP(1U)
#define S_T5_STATIC_U_PLL_BYPASS 16
#define V_T5_STATIC_U_PLL_BYPASS(x) ((x) << S_T5_STATIC_U_PLL_BYPASS)
#define F_T5_STATIC_U_PLL_BYPASS V_T5_STATIC_U_PLL_BYPASS(1U)
#define S_T5_STATIC_U_PLL_LOCKTUNE 0
#define M_T5_STATIC_U_PLL_LOCKTUNE 0xffffU
#define V_T5_STATIC_U_PLL_LOCKTUNE(x) ((x) << S_T5_STATIC_U_PLL_LOCKTUNE)
#define G_T5_STATIC_U_PLL_LOCKTUNE(x) (((x) >> S_T5_STATIC_U_PLL_LOCKTUNE) & M_T5_STATIC_U_PLL_LOCKTUNE)
#define A_DBG_STATIC_U_PLL_CONF2 0x60e8
#define S_T6_STATIC_U_PLL_PREDIV 26
#define M_T6_STATIC_U_PLL_PREDIV 0x3fU
#define V_T6_STATIC_U_PLL_PREDIV(x) ((x) << S_T6_STATIC_U_PLL_PREDIV)
#define G_T6_STATIC_U_PLL_PREDIV(x) (((x) >> S_T6_STATIC_U_PLL_PREDIV) & M_T6_STATIC_U_PLL_PREDIV)
#define S_STATIC_U_PLL_STARTUP 24
#define M_STATIC_U_PLL_STARTUP 0x3U
#define V_STATIC_U_PLL_STARTUP(x) ((x) << S_STATIC_U_PLL_STARTUP)
#define G_STATIC_U_PLL_STARTUP(x) (((x) >> S_STATIC_U_PLL_STARTUP) & M_STATIC_U_PLL_STARTUP)
#define S_STATIC_U_PLL_DCO_BYPASS 23
#define V_STATIC_U_PLL_DCO_BYPASS(x) ((x) << S_STATIC_U_PLL_DCO_BYPASS)
#define F_STATIC_U_PLL_DCO_BYPASS V_STATIC_U_PLL_DCO_BYPASS(1U)
#define S_STATIC_U_PLL_SDORDER 21
#define M_STATIC_U_PLL_SDORDER 0x3U
#define V_STATIC_U_PLL_SDORDER(x) ((x) << S_STATIC_U_PLL_SDORDER)
#define G_STATIC_U_PLL_SDORDER(x) (((x) >> S_STATIC_U_PLL_SDORDER) & M_STATIC_U_PLL_SDORDER)
#define S_STATIC_U_PLL_DIVCHANGE 20
#define V_STATIC_U_PLL_DIVCHANGE(x) ((x) << S_STATIC_U_PLL_DIVCHANGE)
#define F_STATIC_U_PLL_DIVCHANGE V_STATIC_U_PLL_DIVCHANGE(1U)
#define S_STATIC_U_PLL_STOPCLKB 19
#define V_STATIC_U_PLL_STOPCLKB(x) ((x) << S_STATIC_U_PLL_STOPCLKB)
#define F_STATIC_U_PLL_STOPCLKB V_STATIC_U_PLL_STOPCLKB(1U)
#define S_STATIC_U_PLL_STOPCLKA 18
#define V_STATIC_U_PLL_STOPCLKA(x) ((x) << S_STATIC_U_PLL_STOPCLKA)
#define F_STATIC_U_PLL_STOPCLKA V_STATIC_U_PLL_STOPCLKA(1U)
#define S_T6_STATIC_U_PLL_SLEEP 17
#define V_T6_STATIC_U_PLL_SLEEP(x) ((x) << S_T6_STATIC_U_PLL_SLEEP)
#define F_T6_STATIC_U_PLL_SLEEP V_T6_STATIC_U_PLL_SLEEP(1U)
#define S_T6_STATIC_U_PLL_BYPASS 16
#define V_T6_STATIC_U_PLL_BYPASS(x) ((x) << S_T6_STATIC_U_PLL_BYPASS)
#define F_T6_STATIC_U_PLL_BYPASS V_T6_STATIC_U_PLL_BYPASS(1U)
#define S_STATIC_U_PLL_LOCKTUNE 0
#define M_STATIC_U_PLL_LOCKTUNE 0x1fU
#define V_STATIC_U_PLL_LOCKTUNE(x) ((x) << S_STATIC_U_PLL_LOCKTUNE)
#define G_STATIC_U_PLL_LOCKTUNE(x) (((x) >> S_STATIC_U_PLL_LOCKTUNE) & M_STATIC_U_PLL_LOCKTUNE)
#define A_DBG_T5_STATIC_U_PLL_CONF3 0x60ec
#define S_T5_STATIC_U_PLL_MULTPRE 30
#define M_T5_STATIC_U_PLL_MULTPRE 0x3U
#define V_T5_STATIC_U_PLL_MULTPRE(x) ((x) << S_T5_STATIC_U_PLL_MULTPRE)
#define G_T5_STATIC_U_PLL_MULTPRE(x) (((x) >> S_T5_STATIC_U_PLL_MULTPRE) & M_T5_STATIC_U_PLL_MULTPRE)
#define S_T5_STATIC_U_PLL_LOCKSEL 28
#define M_T5_STATIC_U_PLL_LOCKSEL 0x3U
#define V_T5_STATIC_U_PLL_LOCKSEL(x) ((x) << S_T5_STATIC_U_PLL_LOCKSEL)
#define G_T5_STATIC_U_PLL_LOCKSEL(x) (((x) >> S_T5_STATIC_U_PLL_LOCKSEL) & M_T5_STATIC_U_PLL_LOCKSEL)
#define S_T5_STATIC_U_PLL_FFTUNE 12
#define M_T5_STATIC_U_PLL_FFTUNE 0xffffU
#define V_T5_STATIC_U_PLL_FFTUNE(x) ((x) << S_T5_STATIC_U_PLL_FFTUNE)
#define G_T5_STATIC_U_PLL_FFTUNE(x) (((x) >> S_T5_STATIC_U_PLL_FFTUNE) & M_T5_STATIC_U_PLL_FFTUNE)
#define S_T5_STATIC_U_PLL_RANGEPRE 10
#define M_T5_STATIC_U_PLL_RANGEPRE 0x3U
#define V_T5_STATIC_U_PLL_RANGEPRE(x) ((x) << S_T5_STATIC_U_PLL_RANGEPRE)
#define G_T5_STATIC_U_PLL_RANGEPRE(x) (((x) >> S_T5_STATIC_U_PLL_RANGEPRE) & M_T5_STATIC_U_PLL_RANGEPRE)
#define S_T5_STATIC_U_PLL_RANGEB 5
#define M_T5_STATIC_U_PLL_RANGEB 0x1fU
#define V_T5_STATIC_U_PLL_RANGEB(x) ((x) << S_T5_STATIC_U_PLL_RANGEB)
#define G_T5_STATIC_U_PLL_RANGEB(x) (((x) >> S_T5_STATIC_U_PLL_RANGEB) & M_T5_STATIC_U_PLL_RANGEB)
#define S_T5_STATIC_U_PLL_RANGEA 0
#define M_T5_STATIC_U_PLL_RANGEA 0x1fU
#define V_T5_STATIC_U_PLL_RANGEA(x) ((x) << S_T5_STATIC_U_PLL_RANGEA)
#define G_T5_STATIC_U_PLL_RANGEA(x) (((x) >> S_T5_STATIC_U_PLL_RANGEA) & M_T5_STATIC_U_PLL_RANGEA)
#define A_DBG_STATIC_U_PLL_CONF3 0x60ec
#define S_STATIC_U_PLL_MULTPRE 30
#define M_STATIC_U_PLL_MULTPRE 0x3U
#define V_STATIC_U_PLL_MULTPRE(x) ((x) << S_STATIC_U_PLL_MULTPRE)
#define G_STATIC_U_PLL_MULTPRE(x) (((x) >> S_STATIC_U_PLL_MULTPRE) & M_STATIC_U_PLL_MULTPRE)
#define S_STATIC_U_PLL_LOCKSEL 28
#define V_STATIC_U_PLL_LOCKSEL(x) ((x) << S_STATIC_U_PLL_LOCKSEL)
#define F_STATIC_U_PLL_LOCKSEL V_STATIC_U_PLL_LOCKSEL(1U)
#define S_STATIC_U_PLL_FFTUNE 12
#define M_STATIC_U_PLL_FFTUNE 0xffffU
#define V_STATIC_U_PLL_FFTUNE(x) ((x) << S_STATIC_U_PLL_FFTUNE)
#define G_STATIC_U_PLL_FFTUNE(x) (((x) >> S_STATIC_U_PLL_FFTUNE) & M_STATIC_U_PLL_FFTUNE)
#define S_STATIC_U_PLL_RANGEPRE 10
#define M_STATIC_U_PLL_RANGEPRE 0x3U
#define V_STATIC_U_PLL_RANGEPRE(x) ((x) << S_STATIC_U_PLL_RANGEPRE)
#define G_STATIC_U_PLL_RANGEPRE(x) (((x) >> S_STATIC_U_PLL_RANGEPRE) & M_STATIC_U_PLL_RANGEPRE)
#define S_T6_STATIC_U_PLL_RANGEB 5
#define M_T6_STATIC_U_PLL_RANGEB 0x1fU
#define V_T6_STATIC_U_PLL_RANGEB(x) ((x) << S_T6_STATIC_U_PLL_RANGEB)
#define G_T6_STATIC_U_PLL_RANGEB(x) (((x) >> S_T6_STATIC_U_PLL_RANGEB) & M_T6_STATIC_U_PLL_RANGEB)
#define S_T6_STATIC_U_PLL_RANGEA 0
#define M_T6_STATIC_U_PLL_RANGEA 0x1fU
#define V_T6_STATIC_U_PLL_RANGEA(x) ((x) << S_T6_STATIC_U_PLL_RANGEA)
#define G_T6_STATIC_U_PLL_RANGEA(x) (((x) >> S_T6_STATIC_U_PLL_RANGEA) & M_T6_STATIC_U_PLL_RANGEA)
#define A_DBG_T5_STATIC_U_PLL_CONF4 0x60f0
#define A_DBG_STATIC_U_PLL_CONF4 0x60f0
#define A_DBG_T5_STATIC_U_PLL_CONF5 0x60f4
#define S_T5_STATIC_U_PLL_VCVTUNE 22
#define M_T5_STATIC_U_PLL_VCVTUNE 0x7U
#define V_T5_STATIC_U_PLL_VCVTUNE(x) ((x) << S_T5_STATIC_U_PLL_VCVTUNE)
#define G_T5_STATIC_U_PLL_VCVTUNE(x) (((x) >> S_T5_STATIC_U_PLL_VCVTUNE) & M_T5_STATIC_U_PLL_VCVTUNE)
#define S_T5_STATIC_U_PLL_LFTUNE_32_40 13
#define M_T5_STATIC_U_PLL_LFTUNE_32_40 0x1ffU
#define V_T5_STATIC_U_PLL_LFTUNE_32_40(x) ((x) << S_T5_STATIC_U_PLL_LFTUNE_32_40)
#define G_T5_STATIC_U_PLL_LFTUNE_32_40(x) (((x) >> S_T5_STATIC_U_PLL_LFTUNE_32_40) & M_T5_STATIC_U_PLL_LFTUNE_32_40)
#define S_T5_STATIC_U_PLL_PREDIV 8
#define M_T5_STATIC_U_PLL_PREDIV 0x1fU
#define V_T5_STATIC_U_PLL_PREDIV(x) ((x) << S_T5_STATIC_U_PLL_PREDIV)
#define G_T5_STATIC_U_PLL_PREDIV(x) (((x) >> S_T5_STATIC_U_PLL_PREDIV) & M_T5_STATIC_U_PLL_PREDIV)
#define S_T5_STATIC_U_PLL_MULT 0
#define M_T5_STATIC_U_PLL_MULT 0xffU
#define V_T5_STATIC_U_PLL_MULT(x) ((x) << S_T5_STATIC_U_PLL_MULT)
#define G_T5_STATIC_U_PLL_MULT(x) (((x) >> S_T5_STATIC_U_PLL_MULT) & M_T5_STATIC_U_PLL_MULT)
#define A_DBG_STATIC_U_PLL_CONF5 0x60f4
#define S_STATIC_U_PLL_FFBYPASS 27
#define V_STATIC_U_PLL_FFBYPASS(x) ((x) << S_STATIC_U_PLL_FFBYPASS)
#define F_STATIC_U_PLL_FFBYPASS V_STATIC_U_PLL_FFBYPASS(1U)
#define S_STATIC_U_PLL_FASTSTOP 26
#define V_STATIC_U_PLL_FASTSTOP(x) ((x) << S_STATIC_U_PLL_FASTSTOP)
#define F_STATIC_U_PLL_FASTSTOP V_STATIC_U_PLL_FASTSTOP(1U)
#define S_STATIC_U_PLL_FRAMESTOP 25
#define V_STATIC_U_PLL_FRAMESTOP(x) ((x) << S_STATIC_U_PLL_FRAMESTOP)
#define F_STATIC_U_PLL_FRAMESTOP V_STATIC_U_PLL_FRAMESTOP(1U)
#define S_STATIC_U_PLL_VCVTUNE 22
#define M_STATIC_U_PLL_VCVTUNE 0x7U
#define V_STATIC_U_PLL_VCVTUNE(x) ((x) << S_STATIC_U_PLL_VCVTUNE)
#define G_STATIC_U_PLL_VCVTUNE(x) (((x) >> S_STATIC_U_PLL_VCVTUNE) & M_STATIC_U_PLL_VCVTUNE)
#define S_STATIC_U_PLL_LFTUNE_32_40 13
#define M_STATIC_U_PLL_LFTUNE_32_40 0x1ffU
#define V_STATIC_U_PLL_LFTUNE_32_40(x) ((x) << S_STATIC_U_PLL_LFTUNE_32_40)
#define G_STATIC_U_PLL_LFTUNE_32_40(x) (((x) >> S_STATIC_U_PLL_LFTUNE_32_40) & M_STATIC_U_PLL_LFTUNE_32_40)
#define S_STATIC_U_PLL_PREDIV_CNF5 8
#define M_STATIC_U_PLL_PREDIV_CNF5 0x1fU
#define V_STATIC_U_PLL_PREDIV_CNF5(x) ((x) << S_STATIC_U_PLL_PREDIV_CNF5)
#define G_STATIC_U_PLL_PREDIV_CNF5(x) (((x) >> S_STATIC_U_PLL_PREDIV_CNF5) & M_STATIC_U_PLL_PREDIV_CNF5)
#define S_T6_STATIC_U_PLL_MULT 0
#define M_T6_STATIC_U_PLL_MULT 0xffU
#define V_T6_STATIC_U_PLL_MULT(x) ((x) << S_T6_STATIC_U_PLL_MULT)
#define G_T6_STATIC_U_PLL_MULT(x) (((x) >> S_T6_STATIC_U_PLL_MULT) & M_T6_STATIC_U_PLL_MULT)
#define A_DBG_T5_STATIC_KR_PLL_CONF1 0x60f8
#define S_T5_STATIC_KR_PLL_BYPASS 30
#define V_T5_STATIC_KR_PLL_BYPASS(x) ((x) << S_T5_STATIC_KR_PLL_BYPASS)
#define F_T5_STATIC_KR_PLL_BYPASS V_T5_STATIC_KR_PLL_BYPASS(1U)
#define S_T5_STATIC_KR_PLL_VBOOSTDIV 27
#define M_T5_STATIC_KR_PLL_VBOOSTDIV 0x7U
#define V_T5_STATIC_KR_PLL_VBOOSTDIV(x) ((x) << S_T5_STATIC_KR_PLL_VBOOSTDIV)
#define G_T5_STATIC_KR_PLL_VBOOSTDIV(x) (((x) >> S_T5_STATIC_KR_PLL_VBOOSTDIV) & M_T5_STATIC_KR_PLL_VBOOSTDIV)
#define S_T5_STATIC_KR_PLL_CPISEL 24
#define M_T5_STATIC_KR_PLL_CPISEL 0x7U
#define V_T5_STATIC_KR_PLL_CPISEL(x) ((x) << S_T5_STATIC_KR_PLL_CPISEL)
#define G_T5_STATIC_KR_PLL_CPISEL(x) (((x) >> S_T5_STATIC_KR_PLL_CPISEL) & M_T5_STATIC_KR_PLL_CPISEL)
#define S_T5_STATIC_KR_PLL_CCALMETHOD 23
#define V_T5_STATIC_KR_PLL_CCALMETHOD(x) ((x) << S_T5_STATIC_KR_PLL_CCALMETHOD)
#define F_T5_STATIC_KR_PLL_CCALMETHOD V_T5_STATIC_KR_PLL_CCALMETHOD(1U)
#define S_T5_STATIC_KR_PLL_CCALLOAD 22
#define V_T5_STATIC_KR_PLL_CCALLOAD(x) ((x) << S_T5_STATIC_KR_PLL_CCALLOAD)
#define F_T5_STATIC_KR_PLL_CCALLOAD V_T5_STATIC_KR_PLL_CCALLOAD(1U)
#define S_T5_STATIC_KR_PLL_CCALFMIN 21
#define V_T5_STATIC_KR_PLL_CCALFMIN(x) ((x) << S_T5_STATIC_KR_PLL_CCALFMIN)
#define F_T5_STATIC_KR_PLL_CCALFMIN V_T5_STATIC_KR_PLL_CCALFMIN(1U)
#define S_T5_STATIC_KR_PLL_CCALFMAX 20
#define V_T5_STATIC_KR_PLL_CCALFMAX(x) ((x) << S_T5_STATIC_KR_PLL_CCALFMAX)
#define F_T5_STATIC_KR_PLL_CCALFMAX V_T5_STATIC_KR_PLL_CCALFMAX(1U)
#define S_T5_STATIC_KR_PLL_CCALCVHOLD 19
#define V_T5_STATIC_KR_PLL_CCALCVHOLD(x) ((x) << S_T5_STATIC_KR_PLL_CCALCVHOLD)
#define F_T5_STATIC_KR_PLL_CCALCVHOLD V_T5_STATIC_KR_PLL_CCALCVHOLD(1U)
#define S_T5_STATIC_KR_PLL_CCALBANDSEL 15
#define M_T5_STATIC_KR_PLL_CCALBANDSEL 0xfU
#define V_T5_STATIC_KR_PLL_CCALBANDSEL(x) ((x) << S_T5_STATIC_KR_PLL_CCALBANDSEL)
#define G_T5_STATIC_KR_PLL_CCALBANDSEL(x) (((x) >> S_T5_STATIC_KR_PLL_CCALBANDSEL) & M_T5_STATIC_KR_PLL_CCALBANDSEL)
#define S_T5_STATIC_KR_PLL_BGOFFSET 11
#define M_T5_STATIC_KR_PLL_BGOFFSET 0xfU
#define V_T5_STATIC_KR_PLL_BGOFFSET(x) ((x) << S_T5_STATIC_KR_PLL_BGOFFSET)
#define G_T5_STATIC_KR_PLL_BGOFFSET(x) (((x) >> S_T5_STATIC_KR_PLL_BGOFFSET) & M_T5_STATIC_KR_PLL_BGOFFSET)
#define S_T5_STATIC_KR_PLL_P 8
#define M_T5_STATIC_KR_PLL_P 0x7U
#define V_T5_STATIC_KR_PLL_P(x) ((x) << S_T5_STATIC_KR_PLL_P)
#define G_T5_STATIC_KR_PLL_P(x) (((x) >> S_T5_STATIC_KR_PLL_P) & M_T5_STATIC_KR_PLL_P)
#define S_T5_STATIC_KR_PLL_N2 4
#define M_T5_STATIC_KR_PLL_N2 0xfU
#define V_T5_STATIC_KR_PLL_N2(x) ((x) << S_T5_STATIC_KR_PLL_N2)
#define G_T5_STATIC_KR_PLL_N2(x) (((x) >> S_T5_STATIC_KR_PLL_N2) & M_T5_STATIC_KR_PLL_N2)
#define S_T5_STATIC_KR_PLL_N1 0
#define M_T5_STATIC_KR_PLL_N1 0xfU
#define V_T5_STATIC_KR_PLL_N1(x) ((x) << S_T5_STATIC_KR_PLL_N1)
#define G_T5_STATIC_KR_PLL_N1(x) (((x) >> S_T5_STATIC_KR_PLL_N1) & M_T5_STATIC_KR_PLL_N1)
#define A_DBG_STATIC_KR_PLL_CONF1 0x60f8
#define S_T6_STATIC_KR_PLL_BYPASS 30
#define V_T6_STATIC_KR_PLL_BYPASS(x) ((x) << S_T6_STATIC_KR_PLL_BYPASS)
#define F_T6_STATIC_KR_PLL_BYPASS V_T6_STATIC_KR_PLL_BYPASS(1U)
#define S_STATIC_KR_PLL_VBOOSTDIV 27
#define M_STATIC_KR_PLL_VBOOSTDIV 0x7U
#define V_STATIC_KR_PLL_VBOOSTDIV(x) ((x) << S_STATIC_KR_PLL_VBOOSTDIV)
#define G_STATIC_KR_PLL_VBOOSTDIV(x) (((x) >> S_STATIC_KR_PLL_VBOOSTDIV) & M_STATIC_KR_PLL_VBOOSTDIV)
#define S_STATIC_KR_PLL_CPISEL 24
#define M_STATIC_KR_PLL_CPISEL 0x7U
#define V_STATIC_KR_PLL_CPISEL(x) ((x) << S_STATIC_KR_PLL_CPISEL)
#define G_STATIC_KR_PLL_CPISEL(x) (((x) >> S_STATIC_KR_PLL_CPISEL) & M_STATIC_KR_PLL_CPISEL)
#define S_STATIC_KR_PLL_CCALMETHOD 23
#define V_STATIC_KR_PLL_CCALMETHOD(x) ((x) << S_STATIC_KR_PLL_CCALMETHOD)
#define F_STATIC_KR_PLL_CCALMETHOD V_STATIC_KR_PLL_CCALMETHOD(1U)
#define S_STATIC_KR_PLL_CCALLOAD 22
#define V_STATIC_KR_PLL_CCALLOAD(x) ((x) << S_STATIC_KR_PLL_CCALLOAD)
#define F_STATIC_KR_PLL_CCALLOAD V_STATIC_KR_PLL_CCALLOAD(1U)
#define S_STATIC_KR_PLL_CCALFMIN 21
#define V_STATIC_KR_PLL_CCALFMIN(x) ((x) << S_STATIC_KR_PLL_CCALFMIN)
#define F_STATIC_KR_PLL_CCALFMIN V_STATIC_KR_PLL_CCALFMIN(1U)
#define S_STATIC_KR_PLL_CCALFMAX 20
#define V_STATIC_KR_PLL_CCALFMAX(x) ((x) << S_STATIC_KR_PLL_CCALFMAX)
#define F_STATIC_KR_PLL_CCALFMAX V_STATIC_KR_PLL_CCALFMAX(1U)
#define S_STATIC_KR_PLL_CCALCVHOLD 19
#define V_STATIC_KR_PLL_CCALCVHOLD(x) ((x) << S_STATIC_KR_PLL_CCALCVHOLD)
#define F_STATIC_KR_PLL_CCALCVHOLD V_STATIC_KR_PLL_CCALCVHOLD(1U)
#define S_STATIC_KR_PLL_CCALBANDSEL 15
#define M_STATIC_KR_PLL_CCALBANDSEL 0xfU
#define V_STATIC_KR_PLL_CCALBANDSEL(x) ((x) << S_STATIC_KR_PLL_CCALBANDSEL)
#define G_STATIC_KR_PLL_CCALBANDSEL(x) (((x) >> S_STATIC_KR_PLL_CCALBANDSEL) & M_STATIC_KR_PLL_CCALBANDSEL)
#define S_STATIC_KR_PLL_BGOFFSET 11
#define M_STATIC_KR_PLL_BGOFFSET 0xfU
#define V_STATIC_KR_PLL_BGOFFSET(x) ((x) << S_STATIC_KR_PLL_BGOFFSET)
#define G_STATIC_KR_PLL_BGOFFSET(x) (((x) >> S_STATIC_KR_PLL_BGOFFSET) & M_STATIC_KR_PLL_BGOFFSET)
#define S_T6_STATIC_KR_PLL_P 8
#define M_T6_STATIC_KR_PLL_P 0x7U
#define V_T6_STATIC_KR_PLL_P(x) ((x) << S_T6_STATIC_KR_PLL_P)
#define G_T6_STATIC_KR_PLL_P(x) (((x) >> S_T6_STATIC_KR_PLL_P) & M_T6_STATIC_KR_PLL_P)
#define S_T6_STATIC_KR_PLL_N2 4
#define M_T6_STATIC_KR_PLL_N2 0xfU
#define V_T6_STATIC_KR_PLL_N2(x) ((x) << S_T6_STATIC_KR_PLL_N2)
#define G_T6_STATIC_KR_PLL_N2(x) (((x) >> S_T6_STATIC_KR_PLL_N2) & M_T6_STATIC_KR_PLL_N2)
#define S_T6_STATIC_KR_PLL_N1 0
#define M_T6_STATIC_KR_PLL_N1 0xfU
#define V_T6_STATIC_KR_PLL_N1(x) ((x) << S_T6_STATIC_KR_PLL_N1)
#define G_T6_STATIC_KR_PLL_N1(x) (((x) >> S_T6_STATIC_KR_PLL_N1) & M_T6_STATIC_KR_PLL_N1)
#define A_DBG_T5_STATIC_KR_PLL_CONF2 0x60fc
#define S_T5_STATIC_KR_PLL_M 11
#define M_T5_STATIC_KR_PLL_M 0x1ffU
#define V_T5_STATIC_KR_PLL_M(x) ((x) << S_T5_STATIC_KR_PLL_M)
#define G_T5_STATIC_KR_PLL_M(x) (((x) >> S_T5_STATIC_KR_PLL_M) & M_T5_STATIC_KR_PLL_M)
#define S_T5_STATIC_KR_PLL_ANALOGTUNE 0
#define M_T5_STATIC_KR_PLL_ANALOGTUNE 0x7ffU
#define V_T5_STATIC_KR_PLL_ANALOGTUNE(x) ((x) << S_T5_STATIC_KR_PLL_ANALOGTUNE)
#define G_T5_STATIC_KR_PLL_ANALOGTUNE(x) (((x) >> S_T5_STATIC_KR_PLL_ANALOGTUNE) & M_T5_STATIC_KR_PLL_ANALOGTUNE)
#define A_DBG_STATIC_KR_PLL_CONF2 0x60fc
#define S_T6_STATIC_KR_PLL_M 11
#define M_T6_STATIC_KR_PLL_M 0x1ffU
#define V_T6_STATIC_KR_PLL_M(x) ((x) << S_T6_STATIC_KR_PLL_M)
#define G_T6_STATIC_KR_PLL_M(x) (((x) >> S_T6_STATIC_KR_PLL_M) & M_T6_STATIC_KR_PLL_M)
#define S_STATIC_KR_PLL_ANALOGTUNE 0
#define M_STATIC_KR_PLL_ANALOGTUNE 0x7ffU
#define V_STATIC_KR_PLL_ANALOGTUNE(x) ((x) << S_STATIC_KR_PLL_ANALOGTUNE)
#define G_STATIC_KR_PLL_ANALOGTUNE(x) (((x) >> S_STATIC_KR_PLL_ANALOGTUNE) & M_STATIC_KR_PLL_ANALOGTUNE)
#define A_DBG_PVT_REG_CALIBRATE_CTL 0x6100
#define S_HALT_CALIBRATE 1
#define V_HALT_CALIBRATE(x) ((x) << S_HALT_CALIBRATE)
#define F_HALT_CALIBRATE V_HALT_CALIBRATE(1U)
#define S_RESET_CALIBRATE 0
#define V_RESET_CALIBRATE(x) ((x) << S_RESET_CALIBRATE)
#define F_RESET_CALIBRATE V_RESET_CALIBRATE(1U)
#define A_DBG_GPIO_EN_NEW 0x6100
#define S_GPIO16_OEN 7
#define V_GPIO16_OEN(x) ((x) << S_GPIO16_OEN)
#define F_GPIO16_OEN V_GPIO16_OEN(1U)
#define S_GPIO17_OEN 6
#define V_GPIO17_OEN(x) ((x) << S_GPIO17_OEN)
#define F_GPIO17_OEN V_GPIO17_OEN(1U)
#define S_GPIO18_OEN 5
#define V_GPIO18_OEN(x) ((x) << S_GPIO18_OEN)
#define F_GPIO18_OEN V_GPIO18_OEN(1U)
#define S_GPIO19_OEN 4
#define V_GPIO19_OEN(x) ((x) << S_GPIO19_OEN)
#define F_GPIO19_OEN V_GPIO19_OEN(1U)
#define S_GPIO16_OUT_VAL 3
#define V_GPIO16_OUT_VAL(x) ((x) << S_GPIO16_OUT_VAL)
#define F_GPIO16_OUT_VAL V_GPIO16_OUT_VAL(1U)
#define S_GPIO17_OUT_VAL 2
#define V_GPIO17_OUT_VAL(x) ((x) << S_GPIO17_OUT_VAL)
#define F_GPIO17_OUT_VAL V_GPIO17_OUT_VAL(1U)
#define S_GPIO18_OUT_VAL 1
#define V_GPIO18_OUT_VAL(x) ((x) << S_GPIO18_OUT_VAL)
#define F_GPIO18_OUT_VAL V_GPIO18_OUT_VAL(1U)
#define S_GPIO19_OUT_VAL 0
#define V_GPIO19_OUT_VAL(x) ((x) << S_GPIO19_OUT_VAL)
#define F_GPIO19_OUT_VAL V_GPIO19_OUT_VAL(1U)
#define A_DBG_PVT_REG_UPDATE_CTL 0x6104
#define S_FAST_UPDATE 8
#define V_FAST_UPDATE(x) ((x) << S_FAST_UPDATE)
#define F_FAST_UPDATE V_FAST_UPDATE(1U)
#define S_FORCE_REG_IN_VALUE 2
#define V_FORCE_REG_IN_VALUE(x) ((x) << S_FORCE_REG_IN_VALUE)
#define F_FORCE_REG_IN_VALUE V_FORCE_REG_IN_VALUE(1U)
#define S_HALT_UPDATE 1
#define V_HALT_UPDATE(x) ((x) << S_HALT_UPDATE)
#define F_HALT_UPDATE V_HALT_UPDATE(1U)
#define A_DBG_GPIO_IN_NEW 0x6104
#define S_GPIO16_CHG_DET 7
#define V_GPIO16_CHG_DET(x) ((x) << S_GPIO16_CHG_DET)
#define F_GPIO16_CHG_DET V_GPIO16_CHG_DET(1U)
#define S_GPIO17_CHG_DET 6
#define V_GPIO17_CHG_DET(x) ((x) << S_GPIO17_CHG_DET)
#define F_GPIO17_CHG_DET V_GPIO17_CHG_DET(1U)
#define S_GPIO18_CHG_DET 5
#define V_GPIO18_CHG_DET(x) ((x) << S_GPIO18_CHG_DET)
#define F_GPIO18_CHG_DET V_GPIO18_CHG_DET(1U)
#define S_GPIO19_CHG_DET 4
#define V_GPIO19_CHG_DET(x) ((x) << S_GPIO19_CHG_DET)
#define F_GPIO19_CHG_DET V_GPIO19_CHG_DET(1U)
#define S_GPIO19_IN 3
#define V_GPIO19_IN(x) ((x) << S_GPIO19_IN)
#define F_GPIO19_IN V_GPIO19_IN(1U)
#define S_GPIO18_IN 2
#define V_GPIO18_IN(x) ((x) << S_GPIO18_IN)
#define F_GPIO18_IN V_GPIO18_IN(1U)
#define S_GPIO17_IN 1
#define V_GPIO17_IN(x) ((x) << S_GPIO17_IN)
#define F_GPIO17_IN V_GPIO17_IN(1U)
#define S_GPIO16_IN 0
#define V_GPIO16_IN(x) ((x) << S_GPIO16_IN)
#define F_GPIO16_IN V_GPIO16_IN(1U)
#define A_DBG_PVT_REG_LAST_MEASUREMENT 0x6108
#define S_LAST_MEASUREMENT_SELECT 8
#define M_LAST_MEASUREMENT_SELECT 0x3U
#define V_LAST_MEASUREMENT_SELECT(x) ((x) << S_LAST_MEASUREMENT_SELECT)
#define G_LAST_MEASUREMENT_SELECT(x) (((x) >> S_LAST_MEASUREMENT_SELECT) & M_LAST_MEASUREMENT_SELECT)
#define S_LAST_MEASUREMENT_RESULT_BANK_B 4
#define M_LAST_MEASUREMENT_RESULT_BANK_B 0xfU
#define V_LAST_MEASUREMENT_RESULT_BANK_B(x) ((x) << S_LAST_MEASUREMENT_RESULT_BANK_B)
#define G_LAST_MEASUREMENT_RESULT_BANK_B(x) (((x) >> S_LAST_MEASUREMENT_RESULT_BANK_B) & M_LAST_MEASUREMENT_RESULT_BANK_B)
#define S_LAST_MEASUREMENT_RESULT_BANK_A 0
#define M_LAST_MEASUREMENT_RESULT_BANK_A 0xfU
#define V_LAST_MEASUREMENT_RESULT_BANK_A(x) ((x) << S_LAST_MEASUREMENT_RESULT_BANK_A)
#define G_LAST_MEASUREMENT_RESULT_BANK_A(x) (((x) >> S_LAST_MEASUREMENT_RESULT_BANK_A) & M_LAST_MEASUREMENT_RESULT_BANK_A)
#define A_DBG_T5_STATIC_KX_PLL_CONF1 0x6108
#define S_T5_STATIC_KX_PLL_BYPASS 30
#define V_T5_STATIC_KX_PLL_BYPASS(x) ((x) << S_T5_STATIC_KX_PLL_BYPASS)
#define F_T5_STATIC_KX_PLL_BYPASS V_T5_STATIC_KX_PLL_BYPASS(1U)
#define S_T5_STATIC_KX_PLL_VBOOSTDIV 27
#define M_T5_STATIC_KX_PLL_VBOOSTDIV 0x7U
#define V_T5_STATIC_KX_PLL_VBOOSTDIV(x) ((x) << S_T5_STATIC_KX_PLL_VBOOSTDIV)
#define G_T5_STATIC_KX_PLL_VBOOSTDIV(x) (((x) >> S_T5_STATIC_KX_PLL_VBOOSTDIV) & M_T5_STATIC_KX_PLL_VBOOSTDIV)
#define S_T5_STATIC_KX_PLL_CPISEL 24
#define M_T5_STATIC_KX_PLL_CPISEL 0x7U
#define V_T5_STATIC_KX_PLL_CPISEL(x) ((x) << S_T5_STATIC_KX_PLL_CPISEL)
#define G_T5_STATIC_KX_PLL_CPISEL(x) (((x) >> S_T5_STATIC_KX_PLL_CPISEL) & M_T5_STATIC_KX_PLL_CPISEL)
#define S_T5_STATIC_KX_PLL_CCALMETHOD 23
#define V_T5_STATIC_KX_PLL_CCALMETHOD(x) ((x) << S_T5_STATIC_KX_PLL_CCALMETHOD)
#define F_T5_STATIC_KX_PLL_CCALMETHOD V_T5_STATIC_KX_PLL_CCALMETHOD(1U)
#define S_T5_STATIC_KX_PLL_CCALLOAD 22
#define V_T5_STATIC_KX_PLL_CCALLOAD(x) ((x) << S_T5_STATIC_KX_PLL_CCALLOAD)
#define F_T5_STATIC_KX_PLL_CCALLOAD V_T5_STATIC_KX_PLL_CCALLOAD(1U)
#define S_T5_STATIC_KX_PLL_CCALFMIN 21
#define V_T5_STATIC_KX_PLL_CCALFMIN(x) ((x) << S_T5_STATIC_KX_PLL_CCALFMIN)
#define F_T5_STATIC_KX_PLL_CCALFMIN V_T5_STATIC_KX_PLL_CCALFMIN(1U)
#define S_T5_STATIC_KX_PLL_CCALFMAX 20
#define V_T5_STATIC_KX_PLL_CCALFMAX(x) ((x) << S_T5_STATIC_KX_PLL_CCALFMAX)
#define F_T5_STATIC_KX_PLL_CCALFMAX V_T5_STATIC_KX_PLL_CCALFMAX(1U)
#define S_T5_STATIC_KX_PLL_CCALCVHOLD 19
#define V_T5_STATIC_KX_PLL_CCALCVHOLD(x) ((x) << S_T5_STATIC_KX_PLL_CCALCVHOLD)
#define F_T5_STATIC_KX_PLL_CCALCVHOLD V_T5_STATIC_KX_PLL_CCALCVHOLD(1U)
#define S_T5_STATIC_KX_PLL_CCALBANDSEL 15
#define M_T5_STATIC_KX_PLL_CCALBANDSEL 0xfU
#define V_T5_STATIC_KX_PLL_CCALBANDSEL(x) ((x) << S_T5_STATIC_KX_PLL_CCALBANDSEL)
#define G_T5_STATIC_KX_PLL_CCALBANDSEL(x) (((x) >> S_T5_STATIC_KX_PLL_CCALBANDSEL) & M_T5_STATIC_KX_PLL_CCALBANDSEL)
#define S_T5_STATIC_KX_PLL_BGOFFSET 11
#define M_T5_STATIC_KX_PLL_BGOFFSET 0xfU
#define V_T5_STATIC_KX_PLL_BGOFFSET(x) ((x) << S_T5_STATIC_KX_PLL_BGOFFSET)
#define G_T5_STATIC_KX_PLL_BGOFFSET(x) (((x) >> S_T5_STATIC_KX_PLL_BGOFFSET) & M_T5_STATIC_KX_PLL_BGOFFSET)
#define S_T5_STATIC_KX_PLL_P 8
#define M_T5_STATIC_KX_PLL_P 0x7U
#define V_T5_STATIC_KX_PLL_P(x) ((x) << S_T5_STATIC_KX_PLL_P)
#define G_T5_STATIC_KX_PLL_P(x) (((x) >> S_T5_STATIC_KX_PLL_P) & M_T5_STATIC_KX_PLL_P)
#define S_T5_STATIC_KX_PLL_N2 4
#define M_T5_STATIC_KX_PLL_N2 0xfU
#define V_T5_STATIC_KX_PLL_N2(x) ((x) << S_T5_STATIC_KX_PLL_N2)
#define G_T5_STATIC_KX_PLL_N2(x) (((x) >> S_T5_STATIC_KX_PLL_N2) & M_T5_STATIC_KX_PLL_N2)
#define S_T5_STATIC_KX_PLL_N1 0
#define M_T5_STATIC_KX_PLL_N1 0xfU
#define V_T5_STATIC_KX_PLL_N1(x) ((x) << S_T5_STATIC_KX_PLL_N1)
#define G_T5_STATIC_KX_PLL_N1(x) (((x) >> S_T5_STATIC_KX_PLL_N1) & M_T5_STATIC_KX_PLL_N1)
#define A_DBG_STATIC_KX_PLL_CONF1 0x6108
#define S_T6_STATIC_KX_PLL_BYPASS 30
#define V_T6_STATIC_KX_PLL_BYPASS(x) ((x) << S_T6_STATIC_KX_PLL_BYPASS)
#define F_T6_STATIC_KX_PLL_BYPASS V_T6_STATIC_KX_PLL_BYPASS(1U)
#define S_STATIC_KX_PLL_VBOOSTDIV 27
#define M_STATIC_KX_PLL_VBOOSTDIV 0x7U
#define V_STATIC_KX_PLL_VBOOSTDIV(x) ((x) << S_STATIC_KX_PLL_VBOOSTDIV)
#define G_STATIC_KX_PLL_VBOOSTDIV(x) (((x) >> S_STATIC_KX_PLL_VBOOSTDIV) & M_STATIC_KX_PLL_VBOOSTDIV)
#define S_STATIC_KX_PLL_CPISEL 24
#define M_STATIC_KX_PLL_CPISEL 0x7U
#define V_STATIC_KX_PLL_CPISEL(x) ((x) << S_STATIC_KX_PLL_CPISEL)
#define G_STATIC_KX_PLL_CPISEL(x) (((x) >> S_STATIC_KX_PLL_CPISEL) & M_STATIC_KX_PLL_CPISEL)
#define S_STATIC_KX_PLL_CCALMETHOD 23
#define V_STATIC_KX_PLL_CCALMETHOD(x) ((x) << S_STATIC_KX_PLL_CCALMETHOD)
#define F_STATIC_KX_PLL_CCALMETHOD V_STATIC_KX_PLL_CCALMETHOD(1U)
#define S_STATIC_KX_PLL_CCALLOAD 22
#define V_STATIC_KX_PLL_CCALLOAD(x) ((x) << S_STATIC_KX_PLL_CCALLOAD)
#define F_STATIC_KX_PLL_CCALLOAD V_STATIC_KX_PLL_CCALLOAD(1U)
#define S_STATIC_KX_PLL_CCALFMIN 21
#define V_STATIC_KX_PLL_CCALFMIN(x) ((x) << S_STATIC_KX_PLL_CCALFMIN)
#define F_STATIC_KX_PLL_CCALFMIN V_STATIC_KX_PLL_CCALFMIN(1U)
#define S_STATIC_KX_PLL_CCALFMAX 20
#define V_STATIC_KX_PLL_CCALFMAX(x) ((x) << S_STATIC_KX_PLL_CCALFMAX)
#define F_STATIC_KX_PLL_CCALFMAX V_STATIC_KX_PLL_CCALFMAX(1U)
#define S_STATIC_KX_PLL_CCALCVHOLD 19
#define V_STATIC_KX_PLL_CCALCVHOLD(x) ((x) << S_STATIC_KX_PLL_CCALCVHOLD)
#define F_STATIC_KX_PLL_CCALCVHOLD V_STATIC_KX_PLL_CCALCVHOLD(1U)
#define S_STATIC_KX_PLL_CCALBANDSEL 15
#define M_STATIC_KX_PLL_CCALBANDSEL 0xfU
#define V_STATIC_KX_PLL_CCALBANDSEL(x) ((x) << S_STATIC_KX_PLL_CCALBANDSEL)
#define G_STATIC_KX_PLL_CCALBANDSEL(x) (((x) >> S_STATIC_KX_PLL_CCALBANDSEL) & M_STATIC_KX_PLL_CCALBANDSEL)
#define S_STATIC_KX_PLL_BGOFFSET 11
#define M_STATIC_KX_PLL_BGOFFSET 0xfU
#define V_STATIC_KX_PLL_BGOFFSET(x) ((x) << S_STATIC_KX_PLL_BGOFFSET)
#define G_STATIC_KX_PLL_BGOFFSET(x) (((x) >> S_STATIC_KX_PLL_BGOFFSET) & M_STATIC_KX_PLL_BGOFFSET)
#define S_T6_STATIC_KX_PLL_P 8
#define M_T6_STATIC_KX_PLL_P 0x7U
#define V_T6_STATIC_KX_PLL_P(x) ((x) << S_T6_STATIC_KX_PLL_P)
#define G_T6_STATIC_KX_PLL_P(x) (((x) >> S_T6_STATIC_KX_PLL_P) & M_T6_STATIC_KX_PLL_P)
#define S_T6_STATIC_KX_PLL_N2 4
#define M_T6_STATIC_KX_PLL_N2 0xfU
#define V_T6_STATIC_KX_PLL_N2(x) ((x) << S_T6_STATIC_KX_PLL_N2)
#define G_T6_STATIC_KX_PLL_N2(x) (((x) >> S_T6_STATIC_KX_PLL_N2) & M_T6_STATIC_KX_PLL_N2)
#define S_T6_STATIC_KX_PLL_N1 0
#define M_T6_STATIC_KX_PLL_N1 0xfU
#define V_T6_STATIC_KX_PLL_N1(x) ((x) << S_T6_STATIC_KX_PLL_N1)
#define G_T6_STATIC_KX_PLL_N1(x) (((x) >> S_T6_STATIC_KX_PLL_N1) & M_T6_STATIC_KX_PLL_N1)
#define A_DBG_PVT_REG_DRVN 0x610c
#define S_PVT_REG_DRVN_EN 8
#define V_PVT_REG_DRVN_EN(x) ((x) << S_PVT_REG_DRVN_EN)
#define F_PVT_REG_DRVN_EN V_PVT_REG_DRVN_EN(1U)
#define S_PVT_REG_DRVN_B 4
#define M_PVT_REG_DRVN_B 0xfU
#define V_PVT_REG_DRVN_B(x) ((x) << S_PVT_REG_DRVN_B)
#define G_PVT_REG_DRVN_B(x) (((x) >> S_PVT_REG_DRVN_B) & M_PVT_REG_DRVN_B)
#define S_PVT_REG_DRVN_A 0
#define M_PVT_REG_DRVN_A 0xfU
#define V_PVT_REG_DRVN_A(x) ((x) << S_PVT_REG_DRVN_A)
#define G_PVT_REG_DRVN_A(x) (((x) >> S_PVT_REG_DRVN_A) & M_PVT_REG_DRVN_A)
#define A_DBG_T5_STATIC_KX_PLL_CONF2 0x610c
#define S_T5_STATIC_KX_PLL_M 11
#define M_T5_STATIC_KX_PLL_M 0x1ffU
#define V_T5_STATIC_KX_PLL_M(x) ((x) << S_T5_STATIC_KX_PLL_M)
#define G_T5_STATIC_KX_PLL_M(x) (((x) >> S_T5_STATIC_KX_PLL_M) & M_T5_STATIC_KX_PLL_M)
#define S_T5_STATIC_KX_PLL_ANALOGTUNE 0
#define M_T5_STATIC_KX_PLL_ANALOGTUNE 0x7ffU
#define V_T5_STATIC_KX_PLL_ANALOGTUNE(x) ((x) << S_T5_STATIC_KX_PLL_ANALOGTUNE)
#define G_T5_STATIC_KX_PLL_ANALOGTUNE(x) (((x) >> S_T5_STATIC_KX_PLL_ANALOGTUNE) & M_T5_STATIC_KX_PLL_ANALOGTUNE)
#define A_DBG_STATIC_KX_PLL_CONF2 0x610c
#define S_T6_STATIC_KX_PLL_M 11
#define M_T6_STATIC_KX_PLL_M 0x1ffU
#define V_T6_STATIC_KX_PLL_M(x) ((x) << S_T6_STATIC_KX_PLL_M)
#define G_T6_STATIC_KX_PLL_M(x) (((x) >> S_T6_STATIC_KX_PLL_M) & M_T6_STATIC_KX_PLL_M)
#define S_STATIC_KX_PLL_ANALOGTUNE 0
#define M_STATIC_KX_PLL_ANALOGTUNE 0x7ffU
#define V_STATIC_KX_PLL_ANALOGTUNE(x) ((x) << S_STATIC_KX_PLL_ANALOGTUNE)
#define G_STATIC_KX_PLL_ANALOGTUNE(x) (((x) >> S_STATIC_KX_PLL_ANALOGTUNE) & M_STATIC_KX_PLL_ANALOGTUNE)
#define A_DBG_PVT_REG_DRVP 0x6110
#define S_PVT_REG_DRVP_EN 8
#define V_PVT_REG_DRVP_EN(x) ((x) << S_PVT_REG_DRVP_EN)
#define F_PVT_REG_DRVP_EN V_PVT_REG_DRVP_EN(1U)
#define S_PVT_REG_DRVP_B 4
#define M_PVT_REG_DRVP_B 0xfU
#define V_PVT_REG_DRVP_B(x) ((x) << S_PVT_REG_DRVP_B)
#define G_PVT_REG_DRVP_B(x) (((x) >> S_PVT_REG_DRVP_B) & M_PVT_REG_DRVP_B)
#define S_PVT_REG_DRVP_A 0
#define M_PVT_REG_DRVP_A 0xfU
#define V_PVT_REG_DRVP_A(x) ((x) << S_PVT_REG_DRVP_A)
#define G_PVT_REG_DRVP_A(x) (((x) >> S_PVT_REG_DRVP_A) & M_PVT_REG_DRVP_A)
#define A_DBG_T5_STATIC_C_DFS_CONF 0x6110
#define S_STATIC_C_DFS_RANGEA 8
#define M_STATIC_C_DFS_RANGEA 0x1fU
#define V_STATIC_C_DFS_RANGEA(x) ((x) << S_STATIC_C_DFS_RANGEA)
#define G_STATIC_C_DFS_RANGEA(x) (((x) >> S_STATIC_C_DFS_RANGEA) & M_STATIC_C_DFS_RANGEA)
#define S_STATIC_C_DFS_RANGEB 3
#define M_STATIC_C_DFS_RANGEB 0x1fU
#define V_STATIC_C_DFS_RANGEB(x) ((x) << S_STATIC_C_DFS_RANGEB)
#define G_STATIC_C_DFS_RANGEB(x) (((x) >> S_STATIC_C_DFS_RANGEB) & M_STATIC_C_DFS_RANGEB)
#define S_STATIC_C_DFS_FFTUNE4 2
#define V_STATIC_C_DFS_FFTUNE4(x) ((x) << S_STATIC_C_DFS_FFTUNE4)
#define F_STATIC_C_DFS_FFTUNE4 V_STATIC_C_DFS_FFTUNE4(1U)
#define S_STATIC_C_DFS_FFTUNE5 1
#define V_STATIC_C_DFS_FFTUNE5(x) ((x) << S_STATIC_C_DFS_FFTUNE5)
#define F_STATIC_C_DFS_FFTUNE5 V_STATIC_C_DFS_FFTUNE5(1U)
#define S_STATIC_C_DFS_ENABLE 0
#define V_STATIC_C_DFS_ENABLE(x) ((x) << S_STATIC_C_DFS_ENABLE)
#define F_STATIC_C_DFS_ENABLE V_STATIC_C_DFS_ENABLE(1U)
#define A_DBG_STATIC_C_DFS_CONF 0x6110
#define A_DBG_PVT_REG_TERMN 0x6114
#define S_PVT_REG_TERMN_EN 8
#define V_PVT_REG_TERMN_EN(x) ((x) << S_PVT_REG_TERMN_EN)
#define F_PVT_REG_TERMN_EN V_PVT_REG_TERMN_EN(1U)
#define S_PVT_REG_TERMN_B 4
#define M_PVT_REG_TERMN_B 0xfU
#define V_PVT_REG_TERMN_B(x) ((x) << S_PVT_REG_TERMN_B)
#define G_PVT_REG_TERMN_B(x) (((x) >> S_PVT_REG_TERMN_B) & M_PVT_REG_TERMN_B)
#define S_PVT_REG_TERMN_A 0
#define M_PVT_REG_TERMN_A 0xfU
#define V_PVT_REG_TERMN_A(x) ((x) << S_PVT_REG_TERMN_A)
#define G_PVT_REG_TERMN_A(x) (((x) >> S_PVT_REG_TERMN_A) & M_PVT_REG_TERMN_A)
#define A_DBG_T5_STATIC_U_DFS_CONF 0x6114
#define S_STATIC_U_DFS_RANGEA 8
#define M_STATIC_U_DFS_RANGEA 0x1fU
#define V_STATIC_U_DFS_RANGEA(x) ((x) << S_STATIC_U_DFS_RANGEA)
#define G_STATIC_U_DFS_RANGEA(x) (((x) >> S_STATIC_U_DFS_RANGEA) & M_STATIC_U_DFS_RANGEA)
#define S_STATIC_U_DFS_RANGEB 3
#define M_STATIC_U_DFS_RANGEB 0x1fU
#define V_STATIC_U_DFS_RANGEB(x) ((x) << S_STATIC_U_DFS_RANGEB)
#define G_STATIC_U_DFS_RANGEB(x) (((x) >> S_STATIC_U_DFS_RANGEB) & M_STATIC_U_DFS_RANGEB)
#define S_STATIC_U_DFS_FFTUNE4 2
#define V_STATIC_U_DFS_FFTUNE4(x) ((x) << S_STATIC_U_DFS_FFTUNE4)
#define F_STATIC_U_DFS_FFTUNE4 V_STATIC_U_DFS_FFTUNE4(1U)
#define S_STATIC_U_DFS_FFTUNE5 1
#define V_STATIC_U_DFS_FFTUNE5(x) ((x) << S_STATIC_U_DFS_FFTUNE5)
#define F_STATIC_U_DFS_FFTUNE5 V_STATIC_U_DFS_FFTUNE5(1U)
#define S_STATIC_U_DFS_ENABLE 0
#define V_STATIC_U_DFS_ENABLE(x) ((x) << S_STATIC_U_DFS_ENABLE)
#define F_STATIC_U_DFS_ENABLE V_STATIC_U_DFS_ENABLE(1U)
#define A_DBG_STATIC_U_DFS_CONF 0x6114
#define A_DBG_PVT_REG_TERMP 0x6118
#define S_PVT_REG_TERMP_EN 8
#define V_PVT_REG_TERMP_EN(x) ((x) << S_PVT_REG_TERMP_EN)
#define F_PVT_REG_TERMP_EN V_PVT_REG_TERMP_EN(1U)
#define S_PVT_REG_TERMP_B 4
#define M_PVT_REG_TERMP_B 0xfU
#define V_PVT_REG_TERMP_B(x) ((x) << S_PVT_REG_TERMP_B)
#define G_PVT_REG_TERMP_B(x) (((x) >> S_PVT_REG_TERMP_B) & M_PVT_REG_TERMP_B)
#define S_PVT_REG_TERMP_A 0
#define M_PVT_REG_TERMP_A 0xfU
#define V_PVT_REG_TERMP_A(x) ((x) << S_PVT_REG_TERMP_A)
#define G_PVT_REG_TERMP_A(x) (((x) >> S_PVT_REG_TERMP_A) & M_PVT_REG_TERMP_A)
#define A_DBG_GPIO_PE_EN 0x6118
#define S_GPIO19_PE_EN 19
#define V_GPIO19_PE_EN(x) ((x) << S_GPIO19_PE_EN)
#define F_GPIO19_PE_EN V_GPIO19_PE_EN(1U)
#define S_GPIO18_PE_EN 18
#define V_GPIO18_PE_EN(x) ((x) << S_GPIO18_PE_EN)
#define F_GPIO18_PE_EN V_GPIO18_PE_EN(1U)
#define S_GPIO17_PE_EN 17
#define V_GPIO17_PE_EN(x) ((x) << S_GPIO17_PE_EN)
#define F_GPIO17_PE_EN V_GPIO17_PE_EN(1U)
#define S_GPIO16_PE_EN 16
#define V_GPIO16_PE_EN(x) ((x) << S_GPIO16_PE_EN)
#define F_GPIO16_PE_EN V_GPIO16_PE_EN(1U)
#define S_GPIO15_PE_EN 15
#define V_GPIO15_PE_EN(x) ((x) << S_GPIO15_PE_EN)
#define F_GPIO15_PE_EN V_GPIO15_PE_EN(1U)
#define S_GPIO14_PE_EN 14
#define V_GPIO14_PE_EN(x) ((x) << S_GPIO14_PE_EN)
#define F_GPIO14_PE_EN V_GPIO14_PE_EN(1U)
#define S_GPIO13_PE_EN 13
#define V_GPIO13_PE_EN(x) ((x) << S_GPIO13_PE_EN)
#define F_GPIO13_PE_EN V_GPIO13_PE_EN(1U)
#define S_GPIO12_PE_EN 12
#define V_GPIO12_PE_EN(x) ((x) << S_GPIO12_PE_EN)
#define F_GPIO12_PE_EN V_GPIO12_PE_EN(1U)
#define S_GPIO11_PE_EN 11
#define V_GPIO11_PE_EN(x) ((x) << S_GPIO11_PE_EN)
#define F_GPIO11_PE_EN V_GPIO11_PE_EN(1U)
#define S_GPIO10_PE_EN 10
#define V_GPIO10_PE_EN(x) ((x) << S_GPIO10_PE_EN)
#define F_GPIO10_PE_EN V_GPIO10_PE_EN(1U)
#define S_GPIO9_PE_EN 9
#define V_GPIO9_PE_EN(x) ((x) << S_GPIO9_PE_EN)
#define F_GPIO9_PE_EN V_GPIO9_PE_EN(1U)
#define S_GPIO8_PE_EN 8
#define V_GPIO8_PE_EN(x) ((x) << S_GPIO8_PE_EN)
#define F_GPIO8_PE_EN V_GPIO8_PE_EN(1U)
#define S_GPIO7_PE_EN 7
#define V_GPIO7_PE_EN(x) ((x) << S_GPIO7_PE_EN)
#define F_GPIO7_PE_EN V_GPIO7_PE_EN(1U)
#define S_GPIO6_PE_EN 6
#define V_GPIO6_PE_EN(x) ((x) << S_GPIO6_PE_EN)
#define F_GPIO6_PE_EN V_GPIO6_PE_EN(1U)
#define S_GPIO5_PE_EN 5
#define V_GPIO5_PE_EN(x) ((x) << S_GPIO5_PE_EN)
#define F_GPIO5_PE_EN V_GPIO5_PE_EN(1U)
#define S_GPIO4_PE_EN 4
#define V_GPIO4_PE_EN(x) ((x) << S_GPIO4_PE_EN)
#define F_GPIO4_PE_EN V_GPIO4_PE_EN(1U)
#define S_GPIO3_PE_EN 3
#define V_GPIO3_PE_EN(x) ((x) << S_GPIO3_PE_EN)
#define F_GPIO3_PE_EN V_GPIO3_PE_EN(1U)
#define S_GPIO2_PE_EN 2
#define V_GPIO2_PE_EN(x) ((x) << S_GPIO2_PE_EN)
#define F_GPIO2_PE_EN V_GPIO2_PE_EN(1U)
#define S_GPIO1_PE_EN 1
#define V_GPIO1_PE_EN(x) ((x) << S_GPIO1_PE_EN)
#define F_GPIO1_PE_EN V_GPIO1_PE_EN(1U)
#define S_GPIO0_PE_EN 0
#define V_GPIO0_PE_EN(x) ((x) << S_GPIO0_PE_EN)
#define F_GPIO0_PE_EN V_GPIO0_PE_EN(1U)
#define A_DBG_PVT_REG_THRESHOLD 0x611c
#define S_PVT_CALIBRATION_DONE 8
#define V_PVT_CALIBRATION_DONE(x) ((x) << S_PVT_CALIBRATION_DONE)
#define F_PVT_CALIBRATION_DONE V_PVT_CALIBRATION_DONE(1U)
#define S_THRESHOLD_TERMP_MAX_SYNC 7
#define V_THRESHOLD_TERMP_MAX_SYNC(x) ((x) << S_THRESHOLD_TERMP_MAX_SYNC)
#define F_THRESHOLD_TERMP_MAX_SYNC V_THRESHOLD_TERMP_MAX_SYNC(1U)
#define S_THRESHOLD_TERMP_MIN_SYNC 6
#define V_THRESHOLD_TERMP_MIN_SYNC(x) ((x) << S_THRESHOLD_TERMP_MIN_SYNC)
#define F_THRESHOLD_TERMP_MIN_SYNC V_THRESHOLD_TERMP_MIN_SYNC(1U)
#define S_THRESHOLD_TERMN_MAX_SYNC 5
#define V_THRESHOLD_TERMN_MAX_SYNC(x) ((x) << S_THRESHOLD_TERMN_MAX_SYNC)
#define F_THRESHOLD_TERMN_MAX_SYNC V_THRESHOLD_TERMN_MAX_SYNC(1U)
#define S_THRESHOLD_TERMN_MIN_SYNC 4
#define V_THRESHOLD_TERMN_MIN_SYNC(x) ((x) << S_THRESHOLD_TERMN_MIN_SYNC)
#define F_THRESHOLD_TERMN_MIN_SYNC V_THRESHOLD_TERMN_MIN_SYNC(1U)
#define S_THRESHOLD_DRVP_MAX_SYNC 3
#define V_THRESHOLD_DRVP_MAX_SYNC(x) ((x) << S_THRESHOLD_DRVP_MAX_SYNC)
#define F_THRESHOLD_DRVP_MAX_SYNC V_THRESHOLD_DRVP_MAX_SYNC(1U)
#define S_THRESHOLD_DRVP_MIN_SYNC 2
#define V_THRESHOLD_DRVP_MIN_SYNC(x) ((x) << S_THRESHOLD_DRVP_MIN_SYNC)
#define F_THRESHOLD_DRVP_MIN_SYNC V_THRESHOLD_DRVP_MIN_SYNC(1U)
#define S_THRESHOLD_DRVN_MAX_SYNC 1
#define V_THRESHOLD_DRVN_MAX_SYNC(x) ((x) << S_THRESHOLD_DRVN_MAX_SYNC)
#define F_THRESHOLD_DRVN_MAX_SYNC V_THRESHOLD_DRVN_MAX_SYNC(1U)
#define S_THRESHOLD_DRVN_MIN_SYNC 0
#define V_THRESHOLD_DRVN_MIN_SYNC(x) ((x) << S_THRESHOLD_DRVN_MIN_SYNC)
#define F_THRESHOLD_DRVN_MIN_SYNC V_THRESHOLD_DRVN_MIN_SYNC(1U)
#define A_DBG_GPIO_PS_EN 0x611c
#define S_GPIO19_PS_EN 19
#define V_GPIO19_PS_EN(x) ((x) << S_GPIO19_PS_EN)
#define F_GPIO19_PS_EN V_GPIO19_PS_EN(1U)
#define S_GPIO18_PS_EN 18
#define V_GPIO18_PS_EN(x) ((x) << S_GPIO18_PS_EN)
#define F_GPIO18_PS_EN V_GPIO18_PS_EN(1U)
#define S_GPIO17_PS_EN 17
#define V_GPIO17_PS_EN(x) ((x) << S_GPIO17_PS_EN)
#define F_GPIO17_PS_EN V_GPIO17_PS_EN(1U)
#define S_GPIO16_PS_EN 16
#define V_GPIO16_PS_EN(x) ((x) << S_GPIO16_PS_EN)
#define F_GPIO16_PS_EN V_GPIO16_PS_EN(1U)
#define S_GPIO15_PS_EN 15
#define V_GPIO15_PS_EN(x) ((x) << S_GPIO15_PS_EN)
#define F_GPIO15_PS_EN V_GPIO15_PS_EN(1U)
#define S_GPIO14_PS_EN 14
#define V_GPIO14_PS_EN(x) ((x) << S_GPIO14_PS_EN)
#define F_GPIO14_PS_EN V_GPIO14_PS_EN(1U)
#define S_GPIO13_PS_EN 13
#define V_GPIO13_PS_EN(x) ((x) << S_GPIO13_PS_EN)
#define F_GPIO13_PS_EN V_GPIO13_PS_EN(1U)
#define S_GPIO12_PS_EN 12
#define V_GPIO12_PS_EN(x) ((x) << S_GPIO12_PS_EN)
#define F_GPIO12_PS_EN V_GPIO12_PS_EN(1U)
#define S_GPIO11_PS_EN 11
#define V_GPIO11_PS_EN(x) ((x) << S_GPIO11_PS_EN)
#define F_GPIO11_PS_EN V_GPIO11_PS_EN(1U)
#define S_GPIO10_PS_EN 10
#define V_GPIO10_PS_EN(x) ((x) << S_GPIO10_PS_EN)
#define F_GPIO10_PS_EN V_GPIO10_PS_EN(1U)
#define S_GPIO9_PS_EN 9
#define V_GPIO9_PS_EN(x) ((x) << S_GPIO9_PS_EN)
#define F_GPIO9_PS_EN V_GPIO9_PS_EN(1U)
#define S_GPIO8_PS_EN 8
#define V_GPIO8_PS_EN(x) ((x) << S_GPIO8_PS_EN)
#define F_GPIO8_PS_EN V_GPIO8_PS_EN(1U)
#define S_GPIO7_PS_EN 7
#define V_GPIO7_PS_EN(x) ((x) << S_GPIO7_PS_EN)
#define F_GPIO7_PS_EN V_GPIO7_PS_EN(1U)
#define S_GPIO6_PS_EN 6
#define V_GPIO6_PS_EN(x) ((x) << S_GPIO6_PS_EN)
#define F_GPIO6_PS_EN V_GPIO6_PS_EN(1U)
#define S_GPIO5_PS_EN 5
#define V_GPIO5_PS_EN(x) ((x) << S_GPIO5_PS_EN)
#define F_GPIO5_PS_EN V_GPIO5_PS_EN(1U)
#define S_GPIO4_PS_EN 4
#define V_GPIO4_PS_EN(x) ((x) << S_GPIO4_PS_EN)
#define F_GPIO4_PS_EN V_GPIO4_PS_EN(1U)
#define S_GPIO3_PS_EN 3
#define V_GPIO3_PS_EN(x) ((x) << S_GPIO3_PS_EN)
#define F_GPIO3_PS_EN V_GPIO3_PS_EN(1U)
#define S_GPIO2_PS_EN 2
#define V_GPIO2_PS_EN(x) ((x) << S_GPIO2_PS_EN)
#define F_GPIO2_PS_EN V_GPIO2_PS_EN(1U)
#define S_GPIO1_PS_EN 1
#define V_GPIO1_PS_EN(x) ((x) << S_GPIO1_PS_EN)
#define F_GPIO1_PS_EN V_GPIO1_PS_EN(1U)
#define S_GPIO0_PS_EN 0
#define V_GPIO0_PS_EN(x) ((x) << S_GPIO0_PS_EN)
#define F_GPIO0_PS_EN V_GPIO0_PS_EN(1U)
#define A_DBG_PVT_REG_IN_TERMP 0x6120
#define S_REG_IN_TERMP_B 4
#define M_REG_IN_TERMP_B 0xfU
#define V_REG_IN_TERMP_B(x) ((x) << S_REG_IN_TERMP_B)
#define G_REG_IN_TERMP_B(x) (((x) >> S_REG_IN_TERMP_B) & M_REG_IN_TERMP_B)
#define S_REG_IN_TERMP_A 0
#define M_REG_IN_TERMP_A 0xfU
#define V_REG_IN_TERMP_A(x) ((x) << S_REG_IN_TERMP_A)
#define G_REG_IN_TERMP_A(x) (((x) >> S_REG_IN_TERMP_A) & M_REG_IN_TERMP_A)
#define A_DBG_EFUSE_BYTE16_19 0x6120
#define A_DBG_PVT_REG_IN_TERMN 0x6124
#define S_REG_IN_TERMN_B 4
#define M_REG_IN_TERMN_B 0xfU
#define V_REG_IN_TERMN_B(x) ((x) << S_REG_IN_TERMN_B)
#define G_REG_IN_TERMN_B(x) (((x) >> S_REG_IN_TERMN_B) & M_REG_IN_TERMN_B)
#define S_REG_IN_TERMN_A 0
#define M_REG_IN_TERMN_A 0xfU
#define V_REG_IN_TERMN_A(x) ((x) << S_REG_IN_TERMN_A)
#define G_REG_IN_TERMN_A(x) (((x) >> S_REG_IN_TERMN_A) & M_REG_IN_TERMN_A)
#define A_DBG_EFUSE_BYTE20_23 0x6124
#define A_DBG_PVT_REG_IN_DRVP 0x6128
#define S_REG_IN_DRVP_B 4
#define M_REG_IN_DRVP_B 0xfU
#define V_REG_IN_DRVP_B(x) ((x) << S_REG_IN_DRVP_B)
#define G_REG_IN_DRVP_B(x) (((x) >> S_REG_IN_DRVP_B) & M_REG_IN_DRVP_B)
#define S_REG_IN_DRVP_A 0
#define M_REG_IN_DRVP_A 0xfU
#define V_REG_IN_DRVP_A(x) ((x) << S_REG_IN_DRVP_A)
#define G_REG_IN_DRVP_A(x) (((x) >> S_REG_IN_DRVP_A) & M_REG_IN_DRVP_A)
#define A_DBG_EFUSE_BYTE24_27 0x6128
#define A_DBG_PVT_REG_IN_DRVN 0x612c
#define S_REG_IN_DRVN_B 4
#define M_REG_IN_DRVN_B 0xfU
#define V_REG_IN_DRVN_B(x) ((x) << S_REG_IN_DRVN_B)
#define G_REG_IN_DRVN_B(x) (((x) >> S_REG_IN_DRVN_B) & M_REG_IN_DRVN_B)
#define S_REG_IN_DRVN_A 0
#define M_REG_IN_DRVN_A 0xfU
#define V_REG_IN_DRVN_A(x) ((x) << S_REG_IN_DRVN_A)
#define G_REG_IN_DRVN_A(x) (((x) >> S_REG_IN_DRVN_A) & M_REG_IN_DRVN_A)
#define A_DBG_EFUSE_BYTE28_31 0x612c
#define A_DBG_PVT_REG_OUT_TERMP 0x6130
#define S_REG_OUT_TERMP_B 4
#define M_REG_OUT_TERMP_B 0xfU
#define V_REG_OUT_TERMP_B(x) ((x) << S_REG_OUT_TERMP_B)
#define G_REG_OUT_TERMP_B(x) (((x) >> S_REG_OUT_TERMP_B) & M_REG_OUT_TERMP_B)
#define S_REG_OUT_TERMP_A 0
#define M_REG_OUT_TERMP_A 0xfU
#define V_REG_OUT_TERMP_A(x) ((x) << S_REG_OUT_TERMP_A)
#define G_REG_OUT_TERMP_A(x) (((x) >> S_REG_OUT_TERMP_A) & M_REG_OUT_TERMP_A)
#define A_DBG_EFUSE_BYTE32_35 0x6130
#define A_DBG_PVT_REG_OUT_TERMN 0x6134
#define S_REG_OUT_TERMN_B 4
#define M_REG_OUT_TERMN_B 0xfU
#define V_REG_OUT_TERMN_B(x) ((x) << S_REG_OUT_TERMN_B)
#define G_REG_OUT_TERMN_B(x) (((x) >> S_REG_OUT_TERMN_B) & M_REG_OUT_TERMN_B)
#define S_REG_OUT_TERMN_A 0
#define M_REG_OUT_TERMN_A 0xfU
#define V_REG_OUT_TERMN_A(x) ((x) << S_REG_OUT_TERMN_A)
#define G_REG_OUT_TERMN_A(x) (((x) >> S_REG_OUT_TERMN_A) & M_REG_OUT_TERMN_A)
#define A_DBG_EFUSE_BYTE36_39 0x6134
#define A_DBG_PVT_REG_OUT_DRVP 0x6138
#define S_REG_OUT_DRVP_B 4
#define M_REG_OUT_DRVP_B 0xfU
#define V_REG_OUT_DRVP_B(x) ((x) << S_REG_OUT_DRVP_B)
#define G_REG_OUT_DRVP_B(x) (((x) >> S_REG_OUT_DRVP_B) & M_REG_OUT_DRVP_B)
#define S_REG_OUT_DRVP_A 0
#define M_REG_OUT_DRVP_A 0xfU
#define V_REG_OUT_DRVP_A(x) ((x) << S_REG_OUT_DRVP_A)
#define G_REG_OUT_DRVP_A(x) (((x) >> S_REG_OUT_DRVP_A) & M_REG_OUT_DRVP_A)
#define A_DBG_EFUSE_BYTE40_43 0x6138
#define A_DBG_PVT_REG_OUT_DRVN 0x613c
#define S_REG_OUT_DRVN_B 4
#define M_REG_OUT_DRVN_B 0xfU
#define V_REG_OUT_DRVN_B(x) ((x) << S_REG_OUT_DRVN_B)
#define G_REG_OUT_DRVN_B(x) (((x) >> S_REG_OUT_DRVN_B) & M_REG_OUT_DRVN_B)
#define S_REG_OUT_DRVN_A 0
#define M_REG_OUT_DRVN_A 0xfU
#define V_REG_OUT_DRVN_A(x) ((x) << S_REG_OUT_DRVN_A)
#define G_REG_OUT_DRVN_A(x) (((x) >> S_REG_OUT_DRVN_A) & M_REG_OUT_DRVN_A)
#define A_DBG_EFUSE_BYTE44_47 0x613c
#define A_DBG_PVT_REG_HISTORY_TERMP 0x6140
#define S_TERMP_B_HISTORY 4
#define M_TERMP_B_HISTORY 0xfU
#define V_TERMP_B_HISTORY(x) ((x) << S_TERMP_B_HISTORY)
#define G_TERMP_B_HISTORY(x) (((x) >> S_TERMP_B_HISTORY) & M_TERMP_B_HISTORY)
#define S_TERMP_A_HISTORY 0
#define M_TERMP_A_HISTORY 0xfU
#define V_TERMP_A_HISTORY(x) ((x) << S_TERMP_A_HISTORY)
#define G_TERMP_A_HISTORY(x) (((x) >> S_TERMP_A_HISTORY) & M_TERMP_A_HISTORY)
#define A_DBG_EFUSE_BYTE48_51 0x6140
#define A_DBG_PVT_REG_HISTORY_TERMN 0x6144
#define S_TERMN_B_HISTORY 4
#define M_TERMN_B_HISTORY 0xfU
#define V_TERMN_B_HISTORY(x) ((x) << S_TERMN_B_HISTORY)
#define G_TERMN_B_HISTORY(x) (((x) >> S_TERMN_B_HISTORY) & M_TERMN_B_HISTORY)
#define S_TERMN_A_HISTORY 0
#define M_TERMN_A_HISTORY 0xfU
#define V_TERMN_A_HISTORY(x) ((x) << S_TERMN_A_HISTORY)
#define G_TERMN_A_HISTORY(x) (((x) >> S_TERMN_A_HISTORY) & M_TERMN_A_HISTORY)
#define A_DBG_EFUSE_BYTE52_55 0x6144
#define A_DBG_PVT_REG_HISTORY_DRVP 0x6148
#define S_DRVP_B_HISTORY 4
#define M_DRVP_B_HISTORY 0xfU
#define V_DRVP_B_HISTORY(x) ((x) << S_DRVP_B_HISTORY)
#define G_DRVP_B_HISTORY(x) (((x) >> S_DRVP_B_HISTORY) & M_DRVP_B_HISTORY)
#define S_DRVP_A_HISTORY 0
#define M_DRVP_A_HISTORY 0xfU
#define V_DRVP_A_HISTORY(x) ((x) << S_DRVP_A_HISTORY)
#define G_DRVP_A_HISTORY(x) (((x) >> S_DRVP_A_HISTORY) & M_DRVP_A_HISTORY)
#define A_DBG_EFUSE_BYTE56_59 0x6148
#define A_DBG_PVT_REG_HISTORY_DRVN 0x614c
#define S_DRVN_B_HISTORY 4
#define M_DRVN_B_HISTORY 0xfU
#define V_DRVN_B_HISTORY(x) ((x) << S_DRVN_B_HISTORY)
#define G_DRVN_B_HISTORY(x) (((x) >> S_DRVN_B_HISTORY) & M_DRVN_B_HISTORY)
#define S_DRVN_A_HISTORY 0
#define M_DRVN_A_HISTORY 0xfU
#define V_DRVN_A_HISTORY(x) ((x) << S_DRVN_A_HISTORY)
#define G_DRVN_A_HISTORY(x) (((x) >> S_DRVN_A_HISTORY) & M_DRVN_A_HISTORY)
#define A_DBG_EFUSE_BYTE60_63 0x614c
#define A_DBG_PVT_REG_SAMPLE_WAIT_CLKS 0x6150
#define S_SAMPLE_WAIT_CLKS 0
#define M_SAMPLE_WAIT_CLKS 0x1fU
#define V_SAMPLE_WAIT_CLKS(x) ((x) << S_SAMPLE_WAIT_CLKS)
#define G_SAMPLE_WAIT_CLKS(x) (((x) >> S_SAMPLE_WAIT_CLKS) & M_SAMPLE_WAIT_CLKS)
#define A_DBG_STATIC_U_PLL_CONF6 0x6150
#define S_STATIC_U_PLL_VREGTUNE 0
#define M_STATIC_U_PLL_VREGTUNE 0x7ffffU
#define V_STATIC_U_PLL_VREGTUNE(x) ((x) << S_STATIC_U_PLL_VREGTUNE)
#define G_STATIC_U_PLL_VREGTUNE(x) (((x) >> S_STATIC_U_PLL_VREGTUNE) & M_STATIC_U_PLL_VREGTUNE)
#define A_DBG_STATIC_C_PLL_CONF6 0x6154
#define S_STATIC_C_PLL_VREGTUNE 0
#define M_STATIC_C_PLL_VREGTUNE 0x7ffffU
#define V_STATIC_C_PLL_VREGTUNE(x) ((x) << S_STATIC_C_PLL_VREGTUNE)
#define G_STATIC_C_PLL_VREGTUNE(x) (((x) >> S_STATIC_C_PLL_VREGTUNE) & M_STATIC_C_PLL_VREGTUNE)
#define A_DBG_CUST_EFUSE_PROGRAM 0x6158
#define S_EFUSE_PROG_PERIOD 16
#define M_EFUSE_PROG_PERIOD 0xffffU
#define V_EFUSE_PROG_PERIOD(x) ((x) << S_EFUSE_PROG_PERIOD)
#define G_EFUSE_PROG_PERIOD(x) (((x) >> S_EFUSE_PROG_PERIOD) & M_EFUSE_PROG_PERIOD)
#define S_EFUSE_OPER_TYP 14
#define M_EFUSE_OPER_TYP 0x3U
#define V_EFUSE_OPER_TYP(x) ((x) << S_EFUSE_OPER_TYP)
#define G_EFUSE_OPER_TYP(x) (((x) >> S_EFUSE_OPER_TYP) & M_EFUSE_OPER_TYP)
#define S_EFUSE_ADDR 8
#define M_EFUSE_ADDR 0x3fU
#define V_EFUSE_ADDR(x) ((x) << S_EFUSE_ADDR)
#define G_EFUSE_ADDR(x) (((x) >> S_EFUSE_ADDR) & M_EFUSE_ADDR)
#define S_EFUSE_DIN 0
#define M_EFUSE_DIN 0xffU
#define V_EFUSE_DIN(x) ((x) << S_EFUSE_DIN)
#define G_EFUSE_DIN(x) (((x) >> S_EFUSE_DIN) & M_EFUSE_DIN)
#define A_DBG_CUST_EFUSE_OUT 0x615c
#define S_EFUSE_OPER_DONE 8
#define V_EFUSE_OPER_DONE(x) ((x) << S_EFUSE_OPER_DONE)
#define F_EFUSE_OPER_DONE V_EFUSE_OPER_DONE(1U)
#define S_EFUSE_DOUT 0
#define M_EFUSE_DOUT 0xffU
#define V_EFUSE_DOUT(x) ((x) << S_EFUSE_DOUT)
#define G_EFUSE_DOUT(x) (((x) >> S_EFUSE_DOUT) & M_EFUSE_DOUT)
#define A_DBG_CUST_EFUSE_BYTE0_3 0x6160
#define A_DBG_CUST_EFUSE_BYTE4_7 0x6164
#define A_DBG_CUST_EFUSE_BYTE8_11 0x6168
#define A_DBG_CUST_EFUSE_BYTE12_15 0x616c
#define A_DBG_CUST_EFUSE_BYTE16_19 0x6170
#define A_DBG_CUST_EFUSE_BYTE20_23 0x6174
#define A_DBG_CUST_EFUSE_BYTE24_27 0x6178
#define A_DBG_CUST_EFUSE_BYTE28_31 0x617c
#define A_DBG_CUST_EFUSE_BYTE32_35 0x6180
#define A_DBG_CUST_EFUSE_BYTE36_39 0x6184
#define A_DBG_CUST_EFUSE_BYTE40_43 0x6188
#define A_DBG_CUST_EFUSE_BYTE44_47 0x618c
#define A_DBG_CUST_EFUSE_BYTE48_51 0x6190
#define A_DBG_CUST_EFUSE_BYTE52_55 0x6194
#define A_DBG_CUST_EFUSE_BYTE56_59 0x6198
#define A_DBG_CUST_EFUSE_BYTE60_63 0x619c
/* registers for module MC */
#define MC_BASE_ADDR 0x6200
#define A_MC_PCTL_SCFG 0x6200
#define S_RKINF_EN 5
#define V_RKINF_EN(x) ((x) << S_RKINF_EN)
#define F_RKINF_EN V_RKINF_EN(1U)
#define S_DUAL_PCTL_EN 4
#define V_DUAL_PCTL_EN(x) ((x) << S_DUAL_PCTL_EN)
#define F_DUAL_PCTL_EN V_DUAL_PCTL_EN(1U)
#define S_SLAVE_MODE 3
#define V_SLAVE_MODE(x) ((x) << S_SLAVE_MODE)
#define F_SLAVE_MODE V_SLAVE_MODE(1U)
#define S_LOOPBACK_EN 1
#define V_LOOPBACK_EN(x) ((x) << S_LOOPBACK_EN)
#define F_LOOPBACK_EN V_LOOPBACK_EN(1U)
#define S_HW_LOW_POWER_EN 0
#define V_HW_LOW_POWER_EN(x) ((x) << S_HW_LOW_POWER_EN)
#define F_HW_LOW_POWER_EN V_HW_LOW_POWER_EN(1U)
#define A_MC_PCTL_SCTL 0x6204
#define S_STATE_CMD 0
#define M_STATE_CMD 0x7U
#define V_STATE_CMD(x) ((x) << S_STATE_CMD)
#define G_STATE_CMD(x) (((x) >> S_STATE_CMD) & M_STATE_CMD)
#define A_MC_PCTL_STAT 0x6208
#define S_CTL_STAT 0
#define M_CTL_STAT 0x7U
#define V_CTL_STAT(x) ((x) << S_CTL_STAT)
#define G_CTL_STAT(x) (((x) >> S_CTL_STAT) & M_CTL_STAT)
#define A_MC_PCTL_MCMD 0x6240
#define S_START_CMD 31
#define V_START_CMD(x) ((x) << S_START_CMD)
#define F_START_CMD V_START_CMD(1U)
#define S_CMD_ADD_DEL 24
#define M_CMD_ADD_DEL 0xfU
#define V_CMD_ADD_DEL(x) ((x) << S_CMD_ADD_DEL)
#define G_CMD_ADD_DEL(x) (((x) >> S_CMD_ADD_DEL) & M_CMD_ADD_DEL)
#define S_RANK_SEL 20
#define M_RANK_SEL 0xfU
#define V_RANK_SEL(x) ((x) << S_RANK_SEL)
#define G_RANK_SEL(x) (((x) >> S_RANK_SEL) & M_RANK_SEL)
#define S_BANK_ADDR 17
#define M_BANK_ADDR 0x7U
#define V_BANK_ADDR(x) ((x) << S_BANK_ADDR)
#define G_BANK_ADDR(x) (((x) >> S_BANK_ADDR) & M_BANK_ADDR)
#define S_CMD_ADDR 4
#define M_CMD_ADDR 0x1fffU
#define V_CMD_ADDR(x) ((x) << S_CMD_ADDR)
#define G_CMD_ADDR(x) (((x) >> S_CMD_ADDR) & M_CMD_ADDR)
#define S_CMD_OPCODE 0
#define M_CMD_OPCODE 0x7U
#define V_CMD_OPCODE(x) ((x) << S_CMD_OPCODE)
#define G_CMD_OPCODE(x) (((x) >> S_CMD_OPCODE) & M_CMD_OPCODE)
#define A_MC_PCTL_POWCTL 0x6244
#define S_POWER_UP_START 0
#define V_POWER_UP_START(x) ((x) << S_POWER_UP_START)
#define F_POWER_UP_START V_POWER_UP_START(1U)
#define A_MC_PCTL_POWSTAT 0x6248
#define S_PHY_CALIBDONE 1
#define V_PHY_CALIBDONE(x) ((x) << S_PHY_CALIBDONE)
#define F_PHY_CALIBDONE V_PHY_CALIBDONE(1U)
#define S_POWER_UP_DONE 0
#define V_POWER_UP_DONE(x) ((x) << S_POWER_UP_DONE)
#define F_POWER_UP_DONE V_POWER_UP_DONE(1U)
#define A_MC_PCTL_MCFG 0x6280
#define S_TFAW_CFG 18
#define M_TFAW_CFG 0x3U
#define V_TFAW_CFG(x) ((x) << S_TFAW_CFG)
#define G_TFAW_CFG(x) (((x) >> S_TFAW_CFG) & M_TFAW_CFG)
#define S_PD_EXIT_MODE 17
#define V_PD_EXIT_MODE(x) ((x) << S_PD_EXIT_MODE)
#define F_PD_EXIT_MODE V_PD_EXIT_MODE(1U)
#define S_PD_TYPE 16
#define V_PD_TYPE(x) ((x) << S_PD_TYPE)
#define F_PD_TYPE V_PD_TYPE(1U)
#define S_PD_IDLE 8
#define M_PD_IDLE 0xffU
#define V_PD_IDLE(x) ((x) << S_PD_IDLE)
#define G_PD_IDLE(x) (((x) >> S_PD_IDLE) & M_PD_IDLE)
#define S_PAGE_POLICY 6
#define M_PAGE_POLICY 0x3U
#define V_PAGE_POLICY(x) ((x) << S_PAGE_POLICY)
#define G_PAGE_POLICY(x) (((x) >> S_PAGE_POLICY) & M_PAGE_POLICY)
#define S_DDR3_EN 5
#define V_DDR3_EN(x) ((x) << S_DDR3_EN)
#define F_DDR3_EN V_DDR3_EN(1U)
#define S_TWO_T_EN 3
#define V_TWO_T_EN(x) ((x) << S_TWO_T_EN)
#define F_TWO_T_EN V_TWO_T_EN(1U)
#define S_BL8INT_EN 2
#define V_BL8INT_EN(x) ((x) << S_BL8INT_EN)
#define F_BL8INT_EN V_BL8INT_EN(1U)
#define S_MEM_BL 0
#define V_MEM_BL(x) ((x) << S_MEM_BL)
#define F_MEM_BL V_MEM_BL(1U)
#define A_MC_PCTL_PPCFG 0x6284
#define S_RPMEM_DIS 1
#define M_RPMEM_DIS 0xffU
#define V_RPMEM_DIS(x) ((x) << S_RPMEM_DIS)
#define G_RPMEM_DIS(x) (((x) >> S_RPMEM_DIS) & M_RPMEM_DIS)
#define S_PPMEM_EN 0
#define V_PPMEM_EN(x) ((x) << S_PPMEM_EN)
#define F_PPMEM_EN V_PPMEM_EN(1U)
#define A_MC_PCTL_MSTAT 0x6288
#define S_POWER_DOWN 0
#define V_POWER_DOWN(x) ((x) << S_POWER_DOWN)
#define F_POWER_DOWN V_POWER_DOWN(1U)
#define A_MC_PCTL_ODTCFG 0x628c
#define S_RANK3_ODT_DEFAULT 28
#define V_RANK3_ODT_DEFAULT(x) ((x) << S_RANK3_ODT_DEFAULT)
#define F_RANK3_ODT_DEFAULT V_RANK3_ODT_DEFAULT(1U)
#define S_RANK3_ODT_WRITE_SEL 27
#define V_RANK3_ODT_WRITE_SEL(x) ((x) << S_RANK3_ODT_WRITE_SEL)
#define F_RANK3_ODT_WRITE_SEL V_RANK3_ODT_WRITE_SEL(1U)
#define S_RANK3_ODT_WRITE_NSE 26
#define V_RANK3_ODT_WRITE_NSE(x) ((x) << S_RANK3_ODT_WRITE_NSE)
#define F_RANK3_ODT_WRITE_NSE V_RANK3_ODT_WRITE_NSE(1U)
#define S_RANK3_ODT_READ_SEL 25
#define V_RANK3_ODT_READ_SEL(x) ((x) << S_RANK3_ODT_READ_SEL)
#define F_RANK3_ODT_READ_SEL V_RANK3_ODT_READ_SEL(1U)
#define S_RANK3_ODT_READ_NSEL 24
#define V_RANK3_ODT_READ_NSEL(x) ((x) << S_RANK3_ODT_READ_NSEL)
#define F_RANK3_ODT_READ_NSEL V_RANK3_ODT_READ_NSEL(1U)
#define S_RANK2_ODT_DEFAULT 20
#define V_RANK2_ODT_DEFAULT(x) ((x) << S_RANK2_ODT_DEFAULT)
#define F_RANK2_ODT_DEFAULT V_RANK2_ODT_DEFAULT(1U)
#define S_RANK2_ODT_WRITE_SEL 19
#define V_RANK2_ODT_WRITE_SEL(x) ((x) << S_RANK2_ODT_WRITE_SEL)
#define F_RANK2_ODT_WRITE_SEL V_RANK2_ODT_WRITE_SEL(1U)
#define S_RANK2_ODT_WRITE_NSEL 18
#define V_RANK2_ODT_WRITE_NSEL(x) ((x) << S_RANK2_ODT_WRITE_NSEL)
#define F_RANK2_ODT_WRITE_NSEL V_RANK2_ODT_WRITE_NSEL(1U)
#define S_RANK2_ODT_READ_SEL 17
#define V_RANK2_ODT_READ_SEL(x) ((x) << S_RANK2_ODT_READ_SEL)
#define F_RANK2_ODT_READ_SEL V_RANK2_ODT_READ_SEL(1U)
#define S_RANK2_ODT_READ_NSEL 16
#define V_RANK2_ODT_READ_NSEL(x) ((x) << S_RANK2_ODT_READ_NSEL)
#define F_RANK2_ODT_READ_NSEL V_RANK2_ODT_READ_NSEL(1U)
#define S_RANK1_ODT_DEFAULT 12
#define V_RANK1_ODT_DEFAULT(x) ((x) << S_RANK1_ODT_DEFAULT)
#define F_RANK1_ODT_DEFAULT V_RANK1_ODT_DEFAULT(1U)
#define S_RANK1_ODT_WRITE_SEL 11
#define V_RANK1_ODT_WRITE_SEL(x) ((x) << S_RANK1_ODT_WRITE_SEL)
#define F_RANK1_ODT_WRITE_SEL V_RANK1_ODT_WRITE_SEL(1U)
#define S_RANK1_ODT_WRITE_NSEL 10
#define V_RANK1_ODT_WRITE_NSEL(x) ((x) << S_RANK1_ODT_WRITE_NSEL)
#define F_RANK1_ODT_WRITE_NSEL V_RANK1_ODT_WRITE_NSEL(1U)
#define S_RANK1_ODT_READ_SEL 9
#define V_RANK1_ODT_READ_SEL(x) ((x) << S_RANK1_ODT_READ_SEL)
#define F_RANK1_ODT_READ_SEL V_RANK1_ODT_READ_SEL(1U)
#define S_RANK1_ODT_READ_NSEL 8
#define V_RANK1_ODT_READ_NSEL(x) ((x) << S_RANK1_ODT_READ_NSEL)
#define F_RANK1_ODT_READ_NSEL V_RANK1_ODT_READ_NSEL(1U)
#define S_RANK0_ODT_DEFAULT 4
#define V_RANK0_ODT_DEFAULT(x) ((x) << S_RANK0_ODT_DEFAULT)
#define F_RANK0_ODT_DEFAULT V_RANK0_ODT_DEFAULT(1U)
#define S_RANK0_ODT_WRITE_SEL 3
#define V_RANK0_ODT_WRITE_SEL(x) ((x) << S_RANK0_ODT_WRITE_SEL)
#define F_RANK0_ODT_WRITE_SEL V_RANK0_ODT_WRITE_SEL(1U)
#define S_RANK0_ODT_WRITE_NSEL 2
#define V_RANK0_ODT_WRITE_NSEL(x) ((x) << S_RANK0_ODT_WRITE_NSEL)
#define F_RANK0_ODT_WRITE_NSEL V_RANK0_ODT_WRITE_NSEL(1U)
#define S_RANK0_ODT_READ_SEL 1
#define V_RANK0_ODT_READ_SEL(x) ((x) << S_RANK0_ODT_READ_SEL)
#define F_RANK0_ODT_READ_SEL V_RANK0_ODT_READ_SEL(1U)
#define S_RANK0_ODT_READ_NSEL 0
#define V_RANK0_ODT_READ_NSEL(x) ((x) << S_RANK0_ODT_READ_NSEL)
#define F_RANK0_ODT_READ_NSEL V_RANK0_ODT_READ_NSEL(1U)
#define A_MC_PCTL_DQSECFG 0x6290
#define S_DV_ALAT 20
#define M_DV_ALAT 0xfU
#define V_DV_ALAT(x) ((x) << S_DV_ALAT)
#define G_DV_ALAT(x) (((x) >> S_DV_ALAT) & M_DV_ALAT)
#define S_DV_ALEN 16
#define M_DV_ALEN 0x3U
#define V_DV_ALEN(x) ((x) << S_DV_ALEN)
#define G_DV_ALEN(x) (((x) >> S_DV_ALEN) & M_DV_ALEN)
#define S_DSE_ALAT 12
#define M_DSE_ALAT 0xfU
#define V_DSE_ALAT(x) ((x) << S_DSE_ALAT)
#define G_DSE_ALAT(x) (((x) >> S_DSE_ALAT) & M_DSE_ALAT)
#define S_DSE_ALEN 8
#define M_DSE_ALEN 0x3U
#define V_DSE_ALEN(x) ((x) << S_DSE_ALEN)
#define G_DSE_ALEN(x) (((x) >> S_DSE_ALEN) & M_DSE_ALEN)
#define S_QSE_ALAT 4
#define M_QSE_ALAT 0xfU
#define V_QSE_ALAT(x) ((x) << S_QSE_ALAT)
#define G_QSE_ALAT(x) (((x) >> S_QSE_ALAT) & M_QSE_ALAT)
#define S_QSE_ALEN 0
#define M_QSE_ALEN 0x3U
#define V_QSE_ALEN(x) ((x) << S_QSE_ALEN)
#define G_QSE_ALEN(x) (((x) >> S_QSE_ALEN) & M_QSE_ALEN)
#define A_MC_PCTL_DTUPDES 0x6294
#define S_DTU_RD_MISSING 13
#define V_DTU_RD_MISSING(x) ((x) << S_DTU_RD_MISSING)
#define F_DTU_RD_MISSING V_DTU_RD_MISSING(1U)
#define S_DTU_EAFFL 9
#define M_DTU_EAFFL 0xfU
#define V_DTU_EAFFL(x) ((x) << S_DTU_EAFFL)
#define G_DTU_EAFFL(x) (((x) >> S_DTU_EAFFL) & M_DTU_EAFFL)
#define S_DTU_RANDOM_ERROR 8
#define V_DTU_RANDOM_ERROR(x) ((x) << S_DTU_RANDOM_ERROR)
#define F_DTU_RANDOM_ERROR V_DTU_RANDOM_ERROR(1U)
#define S_DTU_ERROR_B7 7
#define V_DTU_ERROR_B7(x) ((x) << S_DTU_ERROR_B7)
#define F_DTU_ERROR_B7 V_DTU_ERROR_B7(1U)
#define S_DTU_ERR_B6 6
#define V_DTU_ERR_B6(x) ((x) << S_DTU_ERR_B6)
#define F_DTU_ERR_B6 V_DTU_ERR_B6(1U)
#define S_DTU_ERR_B5 5
#define V_DTU_ERR_B5(x) ((x) << S_DTU_ERR_B5)
#define F_DTU_ERR_B5 V_DTU_ERR_B5(1U)
#define S_DTU_ERR_B4 4
#define V_DTU_ERR_B4(x) ((x) << S_DTU_ERR_B4)
#define F_DTU_ERR_B4 V_DTU_ERR_B4(1U)
#define S_DTU_ERR_B3 3
#define V_DTU_ERR_B3(x) ((x) << S_DTU_ERR_B3)
#define F_DTU_ERR_B3 V_DTU_ERR_B3(1U)
#define S_DTU_ERR_B2 2
#define V_DTU_ERR_B2(x) ((x) << S_DTU_ERR_B2)
#define F_DTU_ERR_B2 V_DTU_ERR_B2(1U)
#define S_DTU_ERR_B1 1
#define V_DTU_ERR_B1(x) ((x) << S_DTU_ERR_B1)
#define F_DTU_ERR_B1 V_DTU_ERR_B1(1U)
#define S_DTU_ERR_B0 0
#define V_DTU_ERR_B0(x) ((x) << S_DTU_ERR_B0)
#define F_DTU_ERR_B0 V_DTU_ERR_B0(1U)
#define A_MC_PCTL_DTUNA 0x6298
#define A_MC_PCTL_DTUNE 0x629c
#define A_MC_PCTL_DTUPRDO 0x62a0
#define S_DTU_ALLBITS_1 16
#define M_DTU_ALLBITS_1 0xffffU
#define V_DTU_ALLBITS_1(x) ((x) << S_DTU_ALLBITS_1)
#define G_DTU_ALLBITS_1(x) (((x) >> S_DTU_ALLBITS_1) & M_DTU_ALLBITS_1)
#define S_DTU_ALLBITS_0 0
#define M_DTU_ALLBITS_0 0xffffU
#define V_DTU_ALLBITS_0(x) ((x) << S_DTU_ALLBITS_0)
#define G_DTU_ALLBITS_0(x) (((x) >> S_DTU_ALLBITS_0) & M_DTU_ALLBITS_0)
#define A_MC_PCTL_DTUPRD1 0x62a4
#define S_DTU_ALLBITS_3 16
#define M_DTU_ALLBITS_3 0xffffU
#define V_DTU_ALLBITS_3(x) ((x) << S_DTU_ALLBITS_3)
#define G_DTU_ALLBITS_3(x) (((x) >> S_DTU_ALLBITS_3) & M_DTU_ALLBITS_3)
#define S_DTU_ALLBITS_2 0
#define M_DTU_ALLBITS_2 0xffffU
#define V_DTU_ALLBITS_2(x) ((x) << S_DTU_ALLBITS_2)
#define G_DTU_ALLBITS_2(x) (((x) >> S_DTU_ALLBITS_2) & M_DTU_ALLBITS_2)
#define A_MC_PCTL_DTUPRD2 0x62a8
#define S_DTU_ALLBITS_5 16
#define M_DTU_ALLBITS_5 0xffffU
#define V_DTU_ALLBITS_5(x) ((x) << S_DTU_ALLBITS_5)
#define G_DTU_ALLBITS_5(x) (((x) >> S_DTU_ALLBITS_5) & M_DTU_ALLBITS_5)
#define S_DTU_ALLBITS_4 0
#define M_DTU_ALLBITS_4 0xffffU
#define V_DTU_ALLBITS_4(x) ((x) << S_DTU_ALLBITS_4)
#define G_DTU_ALLBITS_4(x) (((x) >> S_DTU_ALLBITS_4) & M_DTU_ALLBITS_4)
#define A_MC_PCTL_DTUPRD3 0x62ac
#define S_DTU_ALLBITS_7 16
#define M_DTU_ALLBITS_7 0xffffU
#define V_DTU_ALLBITS_7(x) ((x) << S_DTU_ALLBITS_7)
#define G_DTU_ALLBITS_7(x) (((x) >> S_DTU_ALLBITS_7) & M_DTU_ALLBITS_7)
#define S_DTU_ALLBITS_6 0
#define M_DTU_ALLBITS_6 0xffffU
#define V_DTU_ALLBITS_6(x) ((x) << S_DTU_ALLBITS_6)
#define G_DTU_ALLBITS_6(x) (((x) >> S_DTU_ALLBITS_6) & M_DTU_ALLBITS_6)
#define A_MC_PCTL_DTUAWDT 0x62b0
#define S_NUMBER_RANKS 9
#define M_NUMBER_RANKS 0x3U
#define V_NUMBER_RANKS(x) ((x) << S_NUMBER_RANKS)
#define G_NUMBER_RANKS(x) (((x) >> S_NUMBER_RANKS) & M_NUMBER_RANKS)
#define S_ROW_ADDR_WIDTH 6
#define M_ROW_ADDR_WIDTH 0x3U
#define V_ROW_ADDR_WIDTH(x) ((x) << S_ROW_ADDR_WIDTH)
#define G_ROW_ADDR_WIDTH(x) (((x) >> S_ROW_ADDR_WIDTH) & M_ROW_ADDR_WIDTH)
#define S_BANK_ADDR_WIDTH 3
#define M_BANK_ADDR_WIDTH 0x3U
#define V_BANK_ADDR_WIDTH(x) ((x) << S_BANK_ADDR_WIDTH)
#define G_BANK_ADDR_WIDTH(x) (((x) >> S_BANK_ADDR_WIDTH) & M_BANK_ADDR_WIDTH)
#define S_COLUMN_ADDR_WIDTH 0
#define M_COLUMN_ADDR_WIDTH 0x3U
#define V_COLUMN_ADDR_WIDTH(x) ((x) << S_COLUMN_ADDR_WIDTH)
#define G_COLUMN_ADDR_WIDTH(x) (((x) >> S_COLUMN_ADDR_WIDTH) & M_COLUMN_ADDR_WIDTH)
#define A_MC_PCTL_TOGCNT1U 0x62c0
#define S_TOGGLE_COUNTER_1U 0
#define M_TOGGLE_COUNTER_1U 0x3ffU
#define V_TOGGLE_COUNTER_1U(x) ((x) << S_TOGGLE_COUNTER_1U)
#define G_TOGGLE_COUNTER_1U(x) (((x) >> S_TOGGLE_COUNTER_1U) & M_TOGGLE_COUNTER_1U)
#define A_MC_PCTL_TINIT 0x62c4
#define S_T_INIT 0
#define M_T_INIT 0x1ffU
#define V_T_INIT(x) ((x) << S_T_INIT)
#define G_T_INIT(x) (((x) >> S_T_INIT) & M_T_INIT)
#define A_MC_PCTL_TRSTH 0x62c8
#define S_T_RSTH 0
#define M_T_RSTH 0x3ffU
#define V_T_RSTH(x) ((x) << S_T_RSTH)
#define G_T_RSTH(x) (((x) >> S_T_RSTH) & M_T_RSTH)
#define A_MC_PCTL_TOGCNT100N 0x62cc
#define S_TOGGLE_COUNTER_100N 0
#define M_TOGGLE_COUNTER_100N 0x7fU
#define V_TOGGLE_COUNTER_100N(x) ((x) << S_TOGGLE_COUNTER_100N)
#define G_TOGGLE_COUNTER_100N(x) (((x) >> S_TOGGLE_COUNTER_100N) & M_TOGGLE_COUNTER_100N)
#define A_MC_PCTL_TREFI 0x62d0
#define S_T_REFI 0
#define M_T_REFI 0xffU
#define V_T_REFI(x) ((x) << S_T_REFI)
#define G_T_REFI(x) (((x) >> S_T_REFI) & M_T_REFI)
#define A_MC_PCTL_TMRD 0x62d4
#define S_T_MRD 0
#define M_T_MRD 0x7U
#define V_T_MRD(x) ((x) << S_T_MRD)
#define G_T_MRD(x) (((x) >> S_T_MRD) & M_T_MRD)
#define A_MC_PCTL_TRFC 0x62d8
#define S_T_RFC 0
#define M_T_RFC 0xffU
#define V_T_RFC(x) ((x) << S_T_RFC)
#define G_T_RFC(x) (((x) >> S_T_RFC) & M_T_RFC)
#define A_MC_PCTL_TRP 0x62dc
#define S_T_RP 0
#define M_T_RP 0xfU
#define V_T_RP(x) ((x) << S_T_RP)
#define G_T_RP(x) (((x) >> S_T_RP) & M_T_RP)
#define A_MC_PCTL_TRTW 0x62e0
#define S_T_RTW 0
#define M_T_RTW 0x7U
#define V_T_RTW(x) ((x) << S_T_RTW)
#define G_T_RTW(x) (((x) >> S_T_RTW) & M_T_RTW)
#define A_MC_PCTL_TAL 0x62e4
#define S_T_AL 0
#define M_T_AL 0xfU
#define V_T_AL(x) ((x) << S_T_AL)
#define G_T_AL(x) (((x) >> S_T_AL) & M_T_AL)
#define A_MC_PCTL_TCL 0x62e8
#define S_T_CL 0
#define M_T_CL 0xfU
#define V_T_CL(x) ((x) << S_T_CL)
#define G_T_CL(x) (((x) >> S_T_CL) & M_T_CL)
#define A_MC_PCTL_TCWL 0x62ec
#define S_T_CWL 0
#define M_T_CWL 0xfU
#define V_T_CWL(x) ((x) << S_T_CWL)
#define G_T_CWL(x) (((x) >> S_T_CWL) & M_T_CWL)
#define A_MC_PCTL_TRAS 0x62f0
#define S_T_RAS 0
#define M_T_RAS 0x3fU
#define V_T_RAS(x) ((x) << S_T_RAS)
#define G_T_RAS(x) (((x) >> S_T_RAS) & M_T_RAS)
#define A_MC_PCTL_TRC 0x62f4
#define S_T_RC 0
#define M_T_RC 0x3fU
#define V_T_RC(x) ((x) << S_T_RC)
#define G_T_RC(x) (((x) >> S_T_RC) & M_T_RC)
#define A_MC_PCTL_TRCD 0x62f8
#define S_T_RCD 0
#define M_T_RCD 0xfU
#define V_T_RCD(x) ((x) << S_T_RCD)
#define G_T_RCD(x) (((x) >> S_T_RCD) & M_T_RCD)
#define A_MC_PCTL_TRRD 0x62fc
#define S_T_RRD 0
#define M_T_RRD 0xfU
#define V_T_RRD(x) ((x) << S_T_RRD)
#define G_T_RRD(x) (((x) >> S_T_RRD) & M_T_RRD)
#define A_MC_PCTL_TRTP 0x6300
#define S_T_RTP 0
#define M_T_RTP 0x7U
#define V_T_RTP(x) ((x) << S_T_RTP)
#define G_T_RTP(x) (((x) >> S_T_RTP) & M_T_RTP)
#define A_MC_PCTL_TWR 0x6304
#define S_T_WR 0
#define M_T_WR 0x7U
#define V_T_WR(x) ((x) << S_T_WR)
#define G_T_WR(x) (((x) >> S_T_WR) & M_T_WR)
#define A_MC_PCTL_TWTR 0x6308
#define S_T_WTR 0
#define M_T_WTR 0x7U
#define V_T_WTR(x) ((x) << S_T_WTR)
#define G_T_WTR(x) (((x) >> S_T_WTR) & M_T_WTR)
#define A_MC_PCTL_TEXSR 0x630c
#define S_T_EXSR 0
#define M_T_EXSR 0x3ffU
#define V_T_EXSR(x) ((x) << S_T_EXSR)
#define G_T_EXSR(x) (((x) >> S_T_EXSR) & M_T_EXSR)
#define A_MC_PCTL_TXP 0x6310
#define S_T_XP 0
#define M_T_XP 0x7U
#define V_T_XP(x) ((x) << S_T_XP)
#define G_T_XP(x) (((x) >> S_T_XP) & M_T_XP)
#define A_MC_PCTL_TXPDLL 0x6314
#define S_T_XPDLL 0
#define M_T_XPDLL 0x3fU
#define V_T_XPDLL(x) ((x) << S_T_XPDLL)
#define G_T_XPDLL(x) (((x) >> S_T_XPDLL) & M_T_XPDLL)
#define A_MC_PCTL_TZQCS 0x6318
#define S_T_ZQCS 0
#define M_T_ZQCS 0x7fU
#define V_T_ZQCS(x) ((x) << S_T_ZQCS)
#define G_T_ZQCS(x) (((x) >> S_T_ZQCS) & M_T_ZQCS)
#define A_MC_PCTL_TZQCSI 0x631c
#define S_T_ZQCSI 0
#define M_T_ZQCSI 0xfffU
#define V_T_ZQCSI(x) ((x) << S_T_ZQCSI)
#define G_T_ZQCSI(x) (((x) >> S_T_ZQCSI) & M_T_ZQCSI)
#define A_MC_PCTL_TDQS 0x6320
#define S_T_DQS 0
#define M_T_DQS 0x7U
#define V_T_DQS(x) ((x) << S_T_DQS)
#define G_T_DQS(x) (((x) >> S_T_DQS) & M_T_DQS)
#define A_MC_PCTL_TCKSRE 0x6324
#define S_T_CKSRE 0
#define M_T_CKSRE 0xfU
#define V_T_CKSRE(x) ((x) << S_T_CKSRE)
#define G_T_CKSRE(x) (((x) >> S_T_CKSRE) & M_T_CKSRE)
#define A_MC_PCTL_TCKSRX 0x6328
#define S_T_CKSRX 0
#define M_T_CKSRX 0xfU
#define V_T_CKSRX(x) ((x) << S_T_CKSRX)
#define G_T_CKSRX(x) (((x) >> S_T_CKSRX) & M_T_CKSRX)
#define A_MC_PCTL_TCKE 0x632c
#define S_T_CKE 0
#define M_T_CKE 0x7U
#define V_T_CKE(x) ((x) << S_T_CKE)
#define G_T_CKE(x) (((x) >> S_T_CKE) & M_T_CKE)
#define A_MC_PCTL_TMOD 0x6330
#define S_T_MOD 0
#define M_T_MOD 0xfU
#define V_T_MOD(x) ((x) << S_T_MOD)
#define G_T_MOD(x) (((x) >> S_T_MOD) & M_T_MOD)
#define A_MC_PCTL_TRSTL 0x6334
#define S_RSTHOLD 0
#define M_RSTHOLD 0x7fU
#define V_RSTHOLD(x) ((x) << S_RSTHOLD)
#define G_RSTHOLD(x) (((x) >> S_RSTHOLD) & M_RSTHOLD)
#define A_MC_PCTL_TZQCL 0x6338
#define S_T_ZQCL 0
#define M_T_ZQCL 0x3ffU
#define V_T_ZQCL(x) ((x) << S_T_ZQCL)
#define G_T_ZQCL(x) (((x) >> S_T_ZQCL) & M_T_ZQCL)
#define A_MC_PCTL_DWLCFG0 0x6370
#define S_T_ADWL_VEC 0
#define M_T_ADWL_VEC 0x1ffU
#define V_T_ADWL_VEC(x) ((x) << S_T_ADWL_VEC)
#define G_T_ADWL_VEC(x) (((x) >> S_T_ADWL_VEC) & M_T_ADWL_VEC)
#define A_MC_PCTL_DWLCFG1 0x6374
#define A_MC_PCTL_DWLCFG2 0x6378
#define A_MC_PCTL_DWLCFG3 0x637c
#define A_MC_PCTL_ECCCFG 0x6380
#define S_INLINE_SYN_EN 4
#define V_INLINE_SYN_EN(x) ((x) << S_INLINE_SYN_EN)
#define F_INLINE_SYN_EN V_INLINE_SYN_EN(1U)
#define S_ECC_EN 3
#define V_ECC_EN(x) ((x) << S_ECC_EN)
#define F_ECC_EN V_ECC_EN(1U)
#define S_ECC_INTR_EN 2
#define V_ECC_INTR_EN(x) ((x) << S_ECC_INTR_EN)
#define F_ECC_INTR_EN V_ECC_INTR_EN(1U)
#define A_MC_PCTL_ECCTST 0x6384
#define S_ECC_TEST_MASK 0
#define M_ECC_TEST_MASK 0xffU
#define V_ECC_TEST_MASK(x) ((x) << S_ECC_TEST_MASK)
#define G_ECC_TEST_MASK(x) (((x) >> S_ECC_TEST_MASK) & M_ECC_TEST_MASK)
#define A_MC_PCTL_ECCCLR 0x6388
#define S_CLR_ECC_LOG 1
#define V_CLR_ECC_LOG(x) ((x) << S_CLR_ECC_LOG)
#define F_CLR_ECC_LOG V_CLR_ECC_LOG(1U)
#define S_CLR_ECC_INTR 0
#define V_CLR_ECC_INTR(x) ((x) << S_CLR_ECC_INTR)
#define F_CLR_ECC_INTR V_CLR_ECC_INTR(1U)
#define A_MC_PCTL_ECCLOG 0x638c
#define A_MC_PCTL_DTUWACTL 0x6400
#define S_DTU_WR_RANK 30
#define M_DTU_WR_RANK 0x3U
#define V_DTU_WR_RANK(x) ((x) << S_DTU_WR_RANK)
#define G_DTU_WR_RANK(x) (((x) >> S_DTU_WR_RANK) & M_DTU_WR_RANK)
#define S_DTU_WR_ROW 13
#define M_DTU_WR_ROW 0x1ffffU
#define V_DTU_WR_ROW(x) ((x) << S_DTU_WR_ROW)
#define G_DTU_WR_ROW(x) (((x) >> S_DTU_WR_ROW) & M_DTU_WR_ROW)
#define S_DTU_WR_BANK 10
#define M_DTU_WR_BANK 0x7U
#define V_DTU_WR_BANK(x) ((x) << S_DTU_WR_BANK)
#define G_DTU_WR_BANK(x) (((x) >> S_DTU_WR_BANK) & M_DTU_WR_BANK)
#define S_DTU_WR_COL 0
#define M_DTU_WR_COL 0x3ffU
#define V_DTU_WR_COL(x) ((x) << S_DTU_WR_COL)
#define G_DTU_WR_COL(x) (((x) >> S_DTU_WR_COL) & M_DTU_WR_COL)
#define A_MC_PCTL_DTURACTL 0x6404
#define S_DTU_RD_RANK 30
#define M_DTU_RD_RANK 0x3U
#define V_DTU_RD_RANK(x) ((x) << S_DTU_RD_RANK)
#define G_DTU_RD_RANK(x) (((x) >> S_DTU_RD_RANK) & M_DTU_RD_RANK)
#define S_DTU_RD_ROW 13
#define M_DTU_RD_ROW 0x1ffffU
#define V_DTU_RD_ROW(x) ((x) << S_DTU_RD_ROW)
#define G_DTU_RD_ROW(x) (((x) >> S_DTU_RD_ROW) & M_DTU_RD_ROW)
#define S_DTU_RD_BANK 10
#define M_DTU_RD_BANK 0x7U
#define V_DTU_RD_BANK(x) ((x) << S_DTU_RD_BANK)
#define G_DTU_RD_BANK(x) (((x) >> S_DTU_RD_BANK) & M_DTU_RD_BANK)
#define S_DTU_RD_COL 0
#define M_DTU_RD_COL 0x3ffU
#define V_DTU_RD_COL(x) ((x) << S_DTU_RD_COL)
#define G_DTU_RD_COL(x) (((x) >> S_DTU_RD_COL) & M_DTU_RD_COL)
#define A_MC_PCTL_DTUCFG 0x6408
#define S_DTU_ROW_INCREMENTS 16
#define M_DTU_ROW_INCREMENTS 0x7fU
#define V_DTU_ROW_INCREMENTS(x) ((x) << S_DTU_ROW_INCREMENTS)
#define G_DTU_ROW_INCREMENTS(x) (((x) >> S_DTU_ROW_INCREMENTS) & M_DTU_ROW_INCREMENTS)
#define S_DTU_WR_MULTI_RD 15
#define V_DTU_WR_MULTI_RD(x) ((x) << S_DTU_WR_MULTI_RD)
#define F_DTU_WR_MULTI_RD V_DTU_WR_MULTI_RD(1U)
#define S_DTU_DATA_MASK_EN 14
#define V_DTU_DATA_MASK_EN(x) ((x) << S_DTU_DATA_MASK_EN)
#define F_DTU_DATA_MASK_EN V_DTU_DATA_MASK_EN(1U)
#define S_DTU_TARGET_LANE 10
#define M_DTU_TARGET_LANE 0xfU
#define V_DTU_TARGET_LANE(x) ((x) << S_DTU_TARGET_LANE)
#define G_DTU_TARGET_LANE(x) (((x) >> S_DTU_TARGET_LANE) & M_DTU_TARGET_LANE)
#define S_DTU_GENERATE_RANDOM 9
#define V_DTU_GENERATE_RANDOM(x) ((x) << S_DTU_GENERATE_RANDOM)
#define F_DTU_GENERATE_RANDOM V_DTU_GENERATE_RANDOM(1U)
#define S_DTU_INCR_BANKS 8
#define V_DTU_INCR_BANKS(x) ((x) << S_DTU_INCR_BANKS)
#define F_DTU_INCR_BANKS V_DTU_INCR_BANKS(1U)
#define S_DTU_INCR_COLS 7
#define V_DTU_INCR_COLS(x) ((x) << S_DTU_INCR_COLS)
#define F_DTU_INCR_COLS V_DTU_INCR_COLS(1U)
#define S_DTU_NALEN 1
#define M_DTU_NALEN 0x3fU
#define V_DTU_NALEN(x) ((x) << S_DTU_NALEN)
#define G_DTU_NALEN(x) (((x) >> S_DTU_NALEN) & M_DTU_NALEN)
#define S_DTU_ENABLE 0
#define V_DTU_ENABLE(x) ((x) << S_DTU_ENABLE)
#define F_DTU_ENABLE V_DTU_ENABLE(1U)
#define A_MC_PCTL_DTUECTL 0x640c
#define S_WR_MULTI_RD_RST 2
#define V_WR_MULTI_RD_RST(x) ((x) << S_WR_MULTI_RD_RST)
#define F_WR_MULTI_RD_RST V_WR_MULTI_RD_RST(1U)
#define S_RUN_ERROR_REPORTS 1
#define V_RUN_ERROR_REPORTS(x) ((x) << S_RUN_ERROR_REPORTS)
#define F_RUN_ERROR_REPORTS V_RUN_ERROR_REPORTS(1U)
#define S_RUN_DTU 0
#define V_RUN_DTU(x) ((x) << S_RUN_DTU)
#define F_RUN_DTU V_RUN_DTU(1U)
#define A_MC_PCTL_DTUWD0 0x6410
#define S_DTU_WR_BYTE3 24
#define M_DTU_WR_BYTE3 0xffU
#define V_DTU_WR_BYTE3(x) ((x) << S_DTU_WR_BYTE3)
#define G_DTU_WR_BYTE3(x) (((x) >> S_DTU_WR_BYTE3) & M_DTU_WR_BYTE3)
#define S_DTU_WR_BYTE2 16
#define M_DTU_WR_BYTE2 0xffU
#define V_DTU_WR_BYTE2(x) ((x) << S_DTU_WR_BYTE2)
#define G_DTU_WR_BYTE2(x) (((x) >> S_DTU_WR_BYTE2) & M_DTU_WR_BYTE2)
#define S_DTU_WR_BYTE1 8
#define M_DTU_WR_BYTE1 0xffU
#define V_DTU_WR_BYTE1(x) ((x) << S_DTU_WR_BYTE1)
#define G_DTU_WR_BYTE1(x) (((x) >> S_DTU_WR_BYTE1) & M_DTU_WR_BYTE1)
#define S_DTU_WR_BYTE0 0
#define M_DTU_WR_BYTE0 0xffU
#define V_DTU_WR_BYTE0(x) ((x) << S_DTU_WR_BYTE0)
#define G_DTU_WR_BYTE0(x) (((x) >> S_DTU_WR_BYTE0) & M_DTU_WR_BYTE0)
#define A_MC_PCTL_DTUWD1 0x6414
#define S_DTU_WR_BYTE7 24
#define M_DTU_WR_BYTE7 0xffU
#define V_DTU_WR_BYTE7(x) ((x) << S_DTU_WR_BYTE7)
#define G_DTU_WR_BYTE7(x) (((x) >> S_DTU_WR_BYTE7) & M_DTU_WR_BYTE7)
#define S_DTU_WR_BYTE6 16
#define M_DTU_WR_BYTE6 0xffU
#define V_DTU_WR_BYTE6(x) ((x) << S_DTU_WR_BYTE6)
#define G_DTU_WR_BYTE6(x) (((x) >> S_DTU_WR_BYTE6) & M_DTU_WR_BYTE6)
#define S_DTU_WR_BYTE5 8
#define M_DTU_WR_BYTE5 0xffU
#define V_DTU_WR_BYTE5(x) ((x) << S_DTU_WR_BYTE5)
#define G_DTU_WR_BYTE5(x) (((x) >> S_DTU_WR_BYTE5) & M_DTU_WR_BYTE5)
#define S_DTU_WR_BYTE4 0
#define M_DTU_WR_BYTE4 0xffU
#define V_DTU_WR_BYTE4(x) ((x) << S_DTU_WR_BYTE4)
#define G_DTU_WR_BYTE4(x) (((x) >> S_DTU_WR_BYTE4) & M_DTU_WR_BYTE4)
#define A_MC_PCTL_DTUWD2 0x6418
#define S_DTU_WR_BYTE11 24
#define M_DTU_WR_BYTE11 0xffU
#define V_DTU_WR_BYTE11(x) ((x) << S_DTU_WR_BYTE11)
#define G_DTU_WR_BYTE11(x) (((x) >> S_DTU_WR_BYTE11) & M_DTU_WR_BYTE11)
#define S_DTU_WR_BYTE10 16
#define M_DTU_WR_BYTE10 0xffU
#define V_DTU_WR_BYTE10(x) ((x) << S_DTU_WR_BYTE10)
#define G_DTU_WR_BYTE10(x) (((x) >> S_DTU_WR_BYTE10) & M_DTU_WR_BYTE10)
#define S_DTU_WR_BYTE9 8
#define M_DTU_WR_BYTE9 0xffU
#define V_DTU_WR_BYTE9(x) ((x) << S_DTU_WR_BYTE9)
#define G_DTU_WR_BYTE9(x) (((x) >> S_DTU_WR_BYTE9) & M_DTU_WR_BYTE9)
#define S_DTU_WR_BYTE8 0
#define M_DTU_WR_BYTE8 0xffU
#define V_DTU_WR_BYTE8(x) ((x) << S_DTU_WR_BYTE8)
#define G_DTU_WR_BYTE8(x) (((x) >> S_DTU_WR_BYTE8) & M_DTU_WR_BYTE8)
#define A_MC_PCTL_DTUWD3 0x641c
#define S_DTU_WR_BYTE15 24
#define M_DTU_WR_BYTE15 0xffU
#define V_DTU_WR_BYTE15(x) ((x) << S_DTU_WR_BYTE15)
#define G_DTU_WR_BYTE15(x) (((x) >> S_DTU_WR_BYTE15) & M_DTU_WR_BYTE15)
#define S_DTU_WR_BYTE14 16
#define M_DTU_WR_BYTE14 0xffU
#define V_DTU_WR_BYTE14(x) ((x) << S_DTU_WR_BYTE14)
#define G_DTU_WR_BYTE14(x) (((x) >> S_DTU_WR_BYTE14) & M_DTU_WR_BYTE14)
#define S_DTU_WR_BYTE13 8
#define M_DTU_WR_BYTE13 0xffU
#define V_DTU_WR_BYTE13(x) ((x) << S_DTU_WR_BYTE13)
#define G_DTU_WR_BYTE13(x) (((x) >> S_DTU_WR_BYTE13) & M_DTU_WR_BYTE13)
#define S_DTU_WR_BYTE12 0
#define M_DTU_WR_BYTE12 0xffU
#define V_DTU_WR_BYTE12(x) ((x) << S_DTU_WR_BYTE12)
#define G_DTU_WR_BYTE12(x) (((x) >> S_DTU_WR_BYTE12) & M_DTU_WR_BYTE12)
#define A_MC_PCTL_DTUWDM 0x6420
#define S_DM_WR_BYTE0 0
#define M_DM_WR_BYTE0 0xffffU
#define V_DM_WR_BYTE0(x) ((x) << S_DM_WR_BYTE0)
#define G_DM_WR_BYTE0(x) (((x) >> S_DM_WR_BYTE0) & M_DM_WR_BYTE0)
#define A_MC_PCTL_DTURD0 0x6424
#define S_DTU_RD_BYTE3 24
#define M_DTU_RD_BYTE3 0xffU
#define V_DTU_RD_BYTE3(x) ((x) << S_DTU_RD_BYTE3)
#define G_DTU_RD_BYTE3(x) (((x) >> S_DTU_RD_BYTE3) & M_DTU_RD_BYTE3)
#define S_DTU_RD_BYTE2 16
#define M_DTU_RD_BYTE2 0xffU
#define V_DTU_RD_BYTE2(x) ((x) << S_DTU_RD_BYTE2)
#define G_DTU_RD_BYTE2(x) (((x) >> S_DTU_RD_BYTE2) & M_DTU_RD_BYTE2)
#define S_DTU_RD_BYTE1 8
#define M_DTU_RD_BYTE1 0xffU
#define V_DTU_RD_BYTE1(x) ((x) << S_DTU_RD_BYTE1)
#define G_DTU_RD_BYTE1(x) (((x) >> S_DTU_RD_BYTE1) & M_DTU_RD_BYTE1)
#define S_DTU_RD_BYTE0 0
#define M_DTU_RD_BYTE0 0xffU
#define V_DTU_RD_BYTE0(x) ((x) << S_DTU_RD_BYTE0)
#define G_DTU_RD_BYTE0(x) (((x) >> S_DTU_RD_BYTE0) & M_DTU_RD_BYTE0)
#define A_MC_PCTL_DTURD1 0x6428
#define S_DTU_RD_BYTE7 24
#define M_DTU_RD_BYTE7 0xffU
#define V_DTU_RD_BYTE7(x) ((x) << S_DTU_RD_BYTE7)
#define G_DTU_RD_BYTE7(x) (((x) >> S_DTU_RD_BYTE7) & M_DTU_RD_BYTE7)
#define S_DTU_RD_BYTE6 16
#define M_DTU_RD_BYTE6 0xffU
#define V_DTU_RD_BYTE6(x) ((x) << S_DTU_RD_BYTE6)
#define G_DTU_RD_BYTE6(x) (((x) >> S_DTU_RD_BYTE6) & M_DTU_RD_BYTE6)
#define S_DTU_RD_BYTE5 8
#define M_DTU_RD_BYTE5 0xffU
#define V_DTU_RD_BYTE5(x) ((x) << S_DTU_RD_BYTE5)
#define G_DTU_RD_BYTE5(x) (((x) >> S_DTU_RD_BYTE5) & M_DTU_RD_BYTE5)
#define S_DTU_RD_BYTE4 0
#define M_DTU_RD_BYTE4 0xffU
#define V_DTU_RD_BYTE4(x) ((x) << S_DTU_RD_BYTE4)
#define G_DTU_RD_BYTE4(x) (((x) >> S_DTU_RD_BYTE4) & M_DTU_RD_BYTE4)
#define A_MC_PCTL_DTURD2 0x642c
#define S_DTU_RD_BYTE11 24
#define M_DTU_RD_BYTE11 0xffU
#define V_DTU_RD_BYTE11(x) ((x) << S_DTU_RD_BYTE11)
#define G_DTU_RD_BYTE11(x) (((x) >> S_DTU_RD_BYTE11) & M_DTU_RD_BYTE11)
#define S_DTU_RD_BYTE10 16
#define M_DTU_RD_BYTE10 0xffU
#define V_DTU_RD_BYTE10(x) ((x) << S_DTU_RD_BYTE10)
#define G_DTU_RD_BYTE10(x) (((x) >> S_DTU_RD_BYTE10) & M_DTU_RD_BYTE10)
#define S_DTU_RD_BYTE9 8
#define M_DTU_RD_BYTE9 0xffU
#define V_DTU_RD_BYTE9(x) ((x) << S_DTU_RD_BYTE9)
#define G_DTU_RD_BYTE9(x) (((x) >> S_DTU_RD_BYTE9) & M_DTU_RD_BYTE9)
#define S_DTU_RD_BYTE8 0
#define M_DTU_RD_BYTE8 0xffU
#define V_DTU_RD_BYTE8(x) ((x) << S_DTU_RD_BYTE8)
#define G_DTU_RD_BYTE8(x) (((x) >> S_DTU_RD_BYTE8) & M_DTU_RD_BYTE8)
#define A_MC_PCTL_DTURD3 0x6430
#define S_DTU_RD_BYTE15 24
#define M_DTU_RD_BYTE15 0xffU
#define V_DTU_RD_BYTE15(x) ((x) << S_DTU_RD_BYTE15)
#define G_DTU_RD_BYTE15(x) (((x) >> S_DTU_RD_BYTE15) & M_DTU_RD_BYTE15)
#define S_DTU_RD_BYTE14 16
#define M_DTU_RD_BYTE14 0xffU
#define V_DTU_RD_BYTE14(x) ((x) << S_DTU_RD_BYTE14)
#define G_DTU_RD_BYTE14(x) (((x) >> S_DTU_RD_BYTE14) & M_DTU_RD_BYTE14)
#define S_DTU_RD_BYTE13 8
#define M_DTU_RD_BYTE13 0xffU
#define V_DTU_RD_BYTE13(x) ((x) << S_DTU_RD_BYTE13)
#define G_DTU_RD_BYTE13(x) (((x) >> S_DTU_RD_BYTE13) & M_DTU_RD_BYTE13)
#define S_DTU_RD_BYTE12 0
#define M_DTU_RD_BYTE12 0xffU
#define V_DTU_RD_BYTE12(x) ((x) << S_DTU_RD_BYTE12)
#define G_DTU_RD_BYTE12(x) (((x) >> S_DTU_RD_BYTE12) & M_DTU_RD_BYTE12)
#define A_MC_DTULFSRWD 0x6434
#define A_MC_PCTL_DTULFSRRD 0x6438
#define A_MC_PCTL_DTUEAF 0x643c
#define S_EA_RANK 30
#define M_EA_RANK 0x3U
#define V_EA_RANK(x) ((x) << S_EA_RANK)
#define G_EA_RANK(x) (((x) >> S_EA_RANK) & M_EA_RANK)
#define S_EA_ROW 13
#define M_EA_ROW 0x1ffffU
#define V_EA_ROW(x) ((x) << S_EA_ROW)
#define G_EA_ROW(x) (((x) >> S_EA_ROW) & M_EA_ROW)
#define S_EA_BANK 10
#define M_EA_BANK 0x7U
#define V_EA_BANK(x) ((x) << S_EA_BANK)
#define G_EA_BANK(x) (((x) >> S_EA_BANK) & M_EA_BANK)
#define S_EA_COLUMN 0
#define M_EA_COLUMN 0x3ffU
#define V_EA_COLUMN(x) ((x) << S_EA_COLUMN)
#define G_EA_COLUMN(x) (((x) >> S_EA_COLUMN) & M_EA_COLUMN)
#define A_MC_PCTL_PHYPVTCFG 0x6500
#define S_PVT_UPD_REQ_EN 15
#define V_PVT_UPD_REQ_EN(x) ((x) << S_PVT_UPD_REQ_EN)
#define F_PVT_UPD_REQ_EN V_PVT_UPD_REQ_EN(1U)
#define S_PVT_UPD_TRIG_POL 14
#define V_PVT_UPD_TRIG_POL(x) ((x) << S_PVT_UPD_TRIG_POL)
#define F_PVT_UPD_TRIG_POL V_PVT_UPD_TRIG_POL(1U)
#define S_PVT_UPD_TRIG_TYPE 12
#define V_PVT_UPD_TRIG_TYPE(x) ((x) << S_PVT_UPD_TRIG_TYPE)
#define F_PVT_UPD_TRIG_TYPE V_PVT_UPD_TRIG_TYPE(1U)
#define S_PVT_UPD_DONE_POL 10
#define V_PVT_UPD_DONE_POL(x) ((x) << S_PVT_UPD_DONE_POL)
#define F_PVT_UPD_DONE_POL V_PVT_UPD_DONE_POL(1U)
#define S_PVT_UPD_DONE_TYPE 8
#define M_PVT_UPD_DONE_TYPE 0x3U
#define V_PVT_UPD_DONE_TYPE(x) ((x) << S_PVT_UPD_DONE_TYPE)
#define G_PVT_UPD_DONE_TYPE(x) (((x) >> S_PVT_UPD_DONE_TYPE) & M_PVT_UPD_DONE_TYPE)
#define S_PHY_UPD_REQ_EN 7
#define V_PHY_UPD_REQ_EN(x) ((x) << S_PHY_UPD_REQ_EN)
#define F_PHY_UPD_REQ_EN V_PHY_UPD_REQ_EN(1U)
#define S_PHY_UPD_TRIG_POL 6
#define V_PHY_UPD_TRIG_POL(x) ((x) << S_PHY_UPD_TRIG_POL)
#define F_PHY_UPD_TRIG_POL V_PHY_UPD_TRIG_POL(1U)
#define S_PHY_UPD_TRIG_TYPE 4
#define V_PHY_UPD_TRIG_TYPE(x) ((x) << S_PHY_UPD_TRIG_TYPE)
#define F_PHY_UPD_TRIG_TYPE V_PHY_UPD_TRIG_TYPE(1U)
#define S_PHY_UPD_DONE_POL 2
#define V_PHY_UPD_DONE_POL(x) ((x) << S_PHY_UPD_DONE_POL)
#define F_PHY_UPD_DONE_POL V_PHY_UPD_DONE_POL(1U)
#define S_PHY_UPD_DONE_TYPE 0
#define M_PHY_UPD_DONE_TYPE 0x3U
#define V_PHY_UPD_DONE_TYPE(x) ((x) << S_PHY_UPD_DONE_TYPE)
#define G_PHY_UPD_DONE_TYPE(x) (((x) >> S_PHY_UPD_DONE_TYPE) & M_PHY_UPD_DONE_TYPE)
#define A_MC_PCTL_PHYPVTSTAT 0x6504
#define S_I_PVT_UPD_TRIG 5
#define V_I_PVT_UPD_TRIG(x) ((x) << S_I_PVT_UPD_TRIG)
#define F_I_PVT_UPD_TRIG V_I_PVT_UPD_TRIG(1U)
#define S_I_PVT_UPD_DONE 4
#define V_I_PVT_UPD_DONE(x) ((x) << S_I_PVT_UPD_DONE)
#define F_I_PVT_UPD_DONE V_I_PVT_UPD_DONE(1U)
#define S_I_PHY_UPD_TRIG 1
#define V_I_PHY_UPD_TRIG(x) ((x) << S_I_PHY_UPD_TRIG)
#define F_I_PHY_UPD_TRIG V_I_PHY_UPD_TRIG(1U)
#define S_I_PHY_UPD_DONE 0
#define V_I_PHY_UPD_DONE(x) ((x) << S_I_PHY_UPD_DONE)
#define F_I_PHY_UPD_DONE V_I_PHY_UPD_DONE(1U)
#define A_MC_PCTL_PHYTUPDON 0x6508
#define S_PHY_T_UPDON 0
#define M_PHY_T_UPDON 0xffU
#define V_PHY_T_UPDON(x) ((x) << S_PHY_T_UPDON)
#define G_PHY_T_UPDON(x) (((x) >> S_PHY_T_UPDON) & M_PHY_T_UPDON)
#define A_MC_PCTL_PHYTUPDDLY 0x650c
#define S_PHY_T_UPDDLY 0
#define M_PHY_T_UPDDLY 0xfU
#define V_PHY_T_UPDDLY(x) ((x) << S_PHY_T_UPDDLY)
#define G_PHY_T_UPDDLY(x) (((x) >> S_PHY_T_UPDDLY) & M_PHY_T_UPDDLY)
#define A_MC_PCTL_PVTTUPON 0x6510
#define S_PVT_T_UPDON 0
#define M_PVT_T_UPDON 0xffU
#define V_PVT_T_UPDON(x) ((x) << S_PVT_T_UPDON)
#define G_PVT_T_UPDON(x) (((x) >> S_PVT_T_UPDON) & M_PVT_T_UPDON)
#define A_MC_PCTL_PVTTUPDDLY 0x6514
#define S_PVT_T_UPDDLY 0
#define M_PVT_T_UPDDLY 0xfU
#define V_PVT_T_UPDDLY(x) ((x) << S_PVT_T_UPDDLY)
#define G_PVT_T_UPDDLY(x) (((x) >> S_PVT_T_UPDDLY) & M_PVT_T_UPDDLY)
#define A_MC_PCTL_PHYPVTUPDI 0x6518
#define S_PHYPVT_T_UPDI 0
#define M_PHYPVT_T_UPDI 0xffU
#define V_PHYPVT_T_UPDI(x) ((x) << S_PHYPVT_T_UPDI)
#define G_PHYPVT_T_UPDI(x) (((x) >> S_PHYPVT_T_UPDI) & M_PHYPVT_T_UPDI)
#define A_MC_PCTL_PHYIOCRV1 0x651c
#define S_BYTE_OE_CTL 16
#define M_BYTE_OE_CTL 0x3U
#define V_BYTE_OE_CTL(x) ((x) << S_BYTE_OE_CTL)
#define G_BYTE_OE_CTL(x) (((x) >> S_BYTE_OE_CTL) & M_BYTE_OE_CTL)
#define S_DYN_SOC_ODT_ALAT 12
#define M_DYN_SOC_ODT_ALAT 0xfU
#define V_DYN_SOC_ODT_ALAT(x) ((x) << S_DYN_SOC_ODT_ALAT)
#define G_DYN_SOC_ODT_ALAT(x) (((x) >> S_DYN_SOC_ODT_ALAT) & M_DYN_SOC_ODT_ALAT)
#define S_DYN_SOC_ODT_ATEN 8
#define M_DYN_SOC_ODT_ATEN 0x3U
#define V_DYN_SOC_ODT_ATEN(x) ((x) << S_DYN_SOC_ODT_ATEN)
#define G_DYN_SOC_ODT_ATEN(x) (((x) >> S_DYN_SOC_ODT_ATEN) & M_DYN_SOC_ODT_ATEN)
#define S_DYN_SOC_ODT 2
#define V_DYN_SOC_ODT(x) ((x) << S_DYN_SOC_ODT)
#define F_DYN_SOC_ODT V_DYN_SOC_ODT(1U)
#define S_SOC_ODT_EN 0
#define V_SOC_ODT_EN(x) ((x) << S_SOC_ODT_EN)
#define F_SOC_ODT_EN V_SOC_ODT_EN(1U)
#define A_MC_PCTL_PHYTUPDWAIT 0x6520
#define S_PHY_T_UPDWAIT 0
#define M_PHY_T_UPDWAIT 0x3fU
#define V_PHY_T_UPDWAIT(x) ((x) << S_PHY_T_UPDWAIT)
#define G_PHY_T_UPDWAIT(x) (((x) >> S_PHY_T_UPDWAIT) & M_PHY_T_UPDWAIT)
#define A_MC_PCTL_PVTTUPDWAIT 0x6524
#define S_PVT_T_UPDWAIT 0
#define M_PVT_T_UPDWAIT 0x3fU
#define V_PVT_T_UPDWAIT(x) ((x) << S_PVT_T_UPDWAIT)
#define G_PVT_T_UPDWAIT(x) (((x) >> S_PVT_T_UPDWAIT) & M_PVT_T_UPDWAIT)
#define A_MC_DDR3PHYAC_GCR 0x6a00
#define S_WLRANK 8
#define M_WLRANK 0x3U
#define V_WLRANK(x) ((x) << S_WLRANK)
#define G_WLRANK(x) (((x) >> S_WLRANK) & M_WLRANK)
#define S_FDEPTH 6
#define M_FDEPTH 0x3U
#define V_FDEPTH(x) ((x) << S_FDEPTH)
#define G_FDEPTH(x) (((x) >> S_FDEPTH) & M_FDEPTH)
#define S_LPFDEPTH 4
#define M_LPFDEPTH 0x3U
#define V_LPFDEPTH(x) ((x) << S_LPFDEPTH)
#define G_LPFDEPTH(x) (((x) >> S_LPFDEPTH) & M_LPFDEPTH)
#define S_LPFEN 3
#define V_LPFEN(x) ((x) << S_LPFEN)
#define F_LPFEN V_LPFEN(1U)
#define S_WL 2
#define V_WL(x) ((x) << S_WL)
#define F_WL V_WL(1U)
#define S_CAL 1
#define V_CAL(x) ((x) << S_CAL)
#define F_CAL V_CAL(1U)
#define S_MDLEN 0
#define V_MDLEN(x) ((x) << S_MDLEN)
#define F_MDLEN V_MDLEN(1U)
#define A_MC_DDR3PHYAC_RCR0 0x6a04
#define S_OCPONR 8
#define V_OCPONR(x) ((x) << S_OCPONR)
#define F_OCPONR V_OCPONR(1U)
#define S_OCPOND 7
#define V_OCPOND(x) ((x) << S_OCPOND)
#define F_OCPOND V_OCPOND(1U)
#define S_OCOEN 6
#define V_OCOEN(x) ((x) << S_OCOEN)
#define F_OCOEN V_OCOEN(1U)
#define S_CKEPONR 5
#define V_CKEPONR(x) ((x) << S_CKEPONR)
#define F_CKEPONR V_CKEPONR(1U)
#define S_CKEPOND 4
#define V_CKEPOND(x) ((x) << S_CKEPOND)
#define F_CKEPOND V_CKEPOND(1U)
#define S_CKEOEN 3
#define V_CKEOEN(x) ((x) << S_CKEOEN)
#define F_CKEOEN V_CKEOEN(1U)
#define S_CKPONR 2
#define V_CKPONR(x) ((x) << S_CKPONR)
#define F_CKPONR V_CKPONR(1U)
#define S_CKPOND 1
#define V_CKPOND(x) ((x) << S_CKPOND)
#define F_CKPOND V_CKPOND(1U)
#define S_CKOEN 0
#define V_CKOEN(x) ((x) << S_CKOEN)
#define F_CKOEN V_CKOEN(1U)
#define A_MC_DDR3PHYAC_ACCR 0x6a14
#define S_ACPONR 8
#define V_ACPONR(x) ((x) << S_ACPONR)
#define F_ACPONR V_ACPONR(1U)
#define S_ACPOND 7
#define V_ACPOND(x) ((x) << S_ACPOND)
#define F_ACPOND V_ACPOND(1U)
#define S_ACOEN 6
#define V_ACOEN(x) ((x) << S_ACOEN)
#define F_ACOEN V_ACOEN(1U)
#define S_CK5PONR 5
#define V_CK5PONR(x) ((x) << S_CK5PONR)
#define F_CK5PONR V_CK5PONR(1U)
#define S_CK5POND 4
#define V_CK5POND(x) ((x) << S_CK5POND)
#define F_CK5POND V_CK5POND(1U)
#define S_CK5OEN 3
#define V_CK5OEN(x) ((x) << S_CK5OEN)
#define F_CK5OEN V_CK5OEN(1U)
#define S_CK4PONR 2
#define V_CK4PONR(x) ((x) << S_CK4PONR)
#define F_CK4PONR V_CK4PONR(1U)
#define S_CK4POND 1
#define V_CK4POND(x) ((x) << S_CK4POND)
#define F_CK4POND V_CK4POND(1U)
#define S_CK4OEN 0
#define V_CK4OEN(x) ((x) << S_CK4OEN)
#define F_CK4OEN V_CK4OEN(1U)
#define A_MC_DDR3PHYAC_GSR 0x6a18
#define S_WLERR 4
#define V_WLERR(x) ((x) << S_WLERR)
#define F_WLERR V_WLERR(1U)
#define S_INIT 3
#define V_INIT(x) ((x) << S_INIT)
#define F_INIT V_INIT(1U)
#define S_ACCAL 0
#define V_ACCAL(x) ((x) << S_ACCAL)
#define F_ACCAL V_ACCAL(1U)
#define A_MC_DDR3PHYAC_ECSR 0x6a1c
#define S_WLDEC 1
#define V_WLDEC(x) ((x) << S_WLDEC)
#define F_WLDEC V_WLDEC(1U)
#define S_WLINC 0
#define V_WLINC(x) ((x) << S_WLINC)
#define F_WLINC V_WLINC(1U)
#define A_MC_DDR3PHYAC_OCSR 0x6a20
#define A_MC_DDR3PHYAC_MDIPR 0x6a24
#define S_PRD 0
#define M_PRD 0x3ffU
#define V_PRD(x) ((x) << S_PRD)
#define G_PRD(x) (((x) >> S_PRD) & M_PRD)
#define A_MC_DDR3PHYAC_MDTPR 0x6a28
#define A_MC_DDR3PHYAC_MDPPR0 0x6a2c
#define A_MC_DDR3PHYAC_MDPPR1 0x6a30
#define A_MC_DDR3PHYAC_PMBDR0 0x6a34
#define S_DFLTDLY 0
#define M_DFLTDLY 0x7fU
#define V_DFLTDLY(x) ((x) << S_DFLTDLY)
#define G_DFLTDLY(x) (((x) >> S_DFLTDLY) & M_DFLTDLY)
#define A_MC_DDR3PHYAC_PMBDR1 0x6a38
#define A_MC_DDR3PHYAC_ACR 0x6a60
#define S_TSEL 9
#define V_TSEL(x) ((x) << S_TSEL)
#define F_TSEL V_TSEL(1U)
#define S_ISEL 7
#define M_ISEL 0x3U
#define V_ISEL(x) ((x) << S_ISEL)
#define G_ISEL(x) (((x) >> S_ISEL) & M_ISEL)
#define S_CALBYP 2
#define V_CALBYP(x) ((x) << S_CALBYP)
#define F_CALBYP V_CALBYP(1U)
#define S_SDRSELINV 1
#define V_SDRSELINV(x) ((x) << S_SDRSELINV)
#define F_SDRSELINV V_SDRSELINV(1U)
#define S_CKINV 0
#define V_CKINV(x) ((x) << S_CKINV)
#define F_CKINV V_CKINV(1U)
#define A_MC_DDR3PHYAC_PSCR 0x6a64
#define S_PSCALE 0
#define M_PSCALE 0x3ffU
#define V_PSCALE(x) ((x) << S_PSCALE)
#define G_PSCALE(x) (((x) >> S_PSCALE) & M_PSCALE)
#define A_MC_DDR3PHYAC_PRCR 0x6a68
#define S_PHYINIT 9
#define V_PHYINIT(x) ((x) << S_PHYINIT)
#define F_PHYINIT V_PHYINIT(1U)
#define S_PHYHRST 7
#define V_PHYHRST(x) ((x) << S_PHYHRST)
#define F_PHYHRST V_PHYHRST(1U)
#define S_RSTCLKS 3
#define M_RSTCLKS 0xfU
#define V_RSTCLKS(x) ((x) << S_RSTCLKS)
#define G_RSTCLKS(x) (((x) >> S_RSTCLKS) & M_RSTCLKS)
#define S_PLLPD 2
#define V_PLLPD(x) ((x) << S_PLLPD)
#define F_PLLPD V_PLLPD(1U)
#define S_PLLRST 1
#define V_PLLRST(x) ((x) << S_PLLRST)
#define F_PLLRST V_PLLRST(1U)
#define S_PHYRST 0
#define V_PHYRST(x) ((x) << S_PHYRST)
#define F_PHYRST V_PHYRST(1U)
#define A_MC_DDR3PHYAC_PLLCR0 0x6a6c
#define S_RSTCXKS 4
#define M_RSTCXKS 0x1fU
#define V_RSTCXKS(x) ((x) << S_RSTCXKS)
#define G_RSTCXKS(x) (((x) >> S_RSTCXKS) & M_RSTCXKS)
#define S_ICPSEL 3
#define V_ICPSEL(x) ((x) << S_ICPSEL)
#define F_ICPSEL V_ICPSEL(1U)
#define S_TESTA 0
#define M_TESTA 0x7U
#define V_TESTA(x) ((x) << S_TESTA)
#define G_TESTA(x) (((x) >> S_TESTA) & M_TESTA)
#define A_MC_DDR3PHYAC_PLLCR1 0x6a70
#define S_BYPASS 9
#define V_BYPASS(x) ((x) << S_BYPASS)
#define F_BYPASS V_BYPASS(1U)
#define S_BDIV 3
#define M_BDIV 0x3U
#define V_BDIV(x) ((x) << S_BDIV)
#define G_BDIV(x) (((x) >> S_BDIV) & M_BDIV)
#define S_TESTD 0
#define M_TESTD 0x7U
#define V_TESTD(x) ((x) << S_TESTD)
#define G_TESTD(x) (((x) >> S_TESTD) & M_TESTD)
#define A_MC_DDR3PHYAC_CLKENR 0x6a78
#define S_CKCLKEN 3
#define M_CKCLKEN 0x3fU
#define V_CKCLKEN(x) ((x) << S_CKCLKEN)
#define G_CKCLKEN(x) (((x) >> S_CKCLKEN) & M_CKCLKEN)
#define S_HDRCLKEN 2
#define V_HDRCLKEN(x) ((x) << S_HDRCLKEN)
#define F_HDRCLKEN V_HDRCLKEN(1U)
#define S_SDRCLKEN 1
#define V_SDRCLKEN(x) ((x) << S_SDRCLKEN)
#define F_SDRCLKEN V_SDRCLKEN(1U)
#define S_DDRCLKEN 0
#define V_DDRCLKEN(x) ((x) << S_DDRCLKEN)
#define F_DDRCLKEN V_DDRCLKEN(1U)
#define A_MC_DDR3PHYDATX8_GCR 0x6b00
#define S_PONR 6
#define V_PONR(x) ((x) << S_PONR)
#define F_PONR V_PONR(1U)
#define S_POND 5
#define V_POND(x) ((x) << S_POND)
#define F_POND V_POND(1U)
#define S_RDBDVT 4
#define V_RDBDVT(x) ((x) << S_RDBDVT)
#define F_RDBDVT V_RDBDVT(1U)
#define S_WDBDVT 3
#define V_WDBDVT(x) ((x) << S_WDBDVT)
#define F_WDBDVT V_WDBDVT(1U)
#define S_RDSDVT 2
#define V_RDSDVT(x) ((x) << S_RDSDVT)
#define F_RDSDVT V_RDSDVT(1U)
#define S_WDSDVT 1
#define V_WDSDVT(x) ((x) << S_WDSDVT)
#define F_WDSDVT V_WDSDVT(1U)
#define S_WLSDVT 0
#define V_WLSDVT(x) ((x) << S_WLSDVT)
#define F_WLSDVT V_WLSDVT(1U)
#define A_MC_DDR3PHYDATX8_WDSDR 0x6b04
#define S_WDSDR_DLY 0
#define M_WDSDR_DLY 0x3ffU
#define V_WDSDR_DLY(x) ((x) << S_WDSDR_DLY)
#define G_WDSDR_DLY(x) (((x) >> S_WDSDR_DLY) & M_WDSDR_DLY)
#define A_MC_DDR3PHYDATX8_WLDPR 0x6b08
#define A_MC_DDR3PHYDATX8_WLDR 0x6b0c
#define S_WL_DLY 0
#define M_WL_DLY 0x3ffU
#define V_WL_DLY(x) ((x) << S_WL_DLY)
#define G_WL_DLY(x) (((x) >> S_WL_DLY) & M_WL_DLY)
#define A_MC_DDR3PHYDATX8_WDBDR0 0x6b1c
#define S_DLY 0
#define M_DLY 0x7fU
#define V_DLY(x) ((x) << S_DLY)
#define G_DLY(x) (((x) >> S_DLY) & M_DLY)
#define A_MC_DDR3PHYDATX8_WDBDR1 0x6b20
#define A_MC_DDR3PHYDATX8_WDBDR2 0x6b24
#define A_MC_DDR3PHYDATX8_WDBDR3 0x6b28
#define A_MC_DDR3PHYDATX8_WDBDR4 0x6b2c
#define A_MC_DDR3PHYDATX8_WDBDR5 0x6b30
#define A_MC_DDR3PHYDATX8_WDBDR6 0x6b34
#define A_MC_DDR3PHYDATX8_WDBDR7 0x6b38
#define A_MC_DDR3PHYDATX8_WDBDR8 0x6b3c
#define A_MC_DDR3PHYDATX8_WDBDMR 0x6b40
#define S_MAXDLY 0
#define M_MAXDLY 0x7fU
#define V_MAXDLY(x) ((x) << S_MAXDLY)
#define G_MAXDLY(x) (((x) >> S_MAXDLY) & M_MAXDLY)
#define A_MC_DDR3PHYDATX8_RDSDR 0x6b44
#define S_RDSDR_DLY 0
#define M_RDSDR_DLY 0x3ffU
#define V_RDSDR_DLY(x) ((x) << S_RDSDR_DLY)
#define G_RDSDR_DLY(x) (((x) >> S_RDSDR_DLY) & M_RDSDR_DLY)
#define A_MC_DDR3PHYDATX8_RDBDR0 0x6b48
#define A_MC_DDR3PHYDATX8_RDBDR1 0x6b4c
#define A_MC_DDR3PHYDATX8_RDBDR2 0x6b50
#define A_MC_DDR3PHYDATX8_RDBDR3 0x6b54
#define A_MC_DDR3PHYDATX8_RDBDR4 0x6b58
#define A_MC_DDR3PHYDATX8_RDBDR5 0x6b5c
#define A_MC_DDR3PHYDATX8_RDBDR6 0x6b60
#define A_MC_DDR3PHYDATX8_RDBDR7 0x6b64
#define A_MC_DDR3PHYDATX8_RDBDMR 0x6b68
#define A_MC_DDR3PHYDATX8_PMBDR0 0x6b6c
#define A_MC_DDR3PHYDATX8_PMBDR1 0x6b70
#define A_MC_DDR3PHYDATX8_PMBDR2 0x6b74
#define A_MC_DDR3PHYDATX8_PMBDR3 0x6b78
#define A_MC_DDR3PHYDATX8_WDBDPR 0x6b7c
#define S_DP_DLY 0
#define M_DP_DLY 0x1ffU
#define V_DP_DLY(x) ((x) << S_DP_DLY)
#define G_DP_DLY(x) (((x) >> S_DP_DLY) & M_DP_DLY)
#define A_MC_DDR3PHYDATX8_RDBDPR 0x6b80
#define A_MC_DDR3PHYDATX8_GSR 0x6b84
#define S_WLDONE 3
#define V_WLDONE(x) ((x) << S_WLDONE)
#define F_WLDONE V_WLDONE(1U)
#define S_WLCAL 2
#define V_WLCAL(x) ((x) << S_WLCAL)
#define F_WLCAL V_WLCAL(1U)
#define S_READ 1
#define V_READ(x) ((x) << S_READ)
#define F_READ V_READ(1U)
#define S_RDQSCAL 0
#define V_RDQSCAL(x) ((x) << S_RDQSCAL)
#define F_RDQSCAL V_RDQSCAL(1U)
#define A_MC_DDR3PHYDATX8_ACR 0x6bf0
#define S_PHYHSRST 9
#define V_PHYHSRST(x) ((x) << S_PHYHSRST)
#define F_PHYHSRST V_PHYHSRST(1U)
#define S_WLSTEP 8
#define V_WLSTEP(x) ((x) << S_WLSTEP)
#define F_WLSTEP V_WLSTEP(1U)
#define S_SDR_SEL_INV 2
#define V_SDR_SEL_INV(x) ((x) << S_SDR_SEL_INV)
#define F_SDR_SEL_INV V_SDR_SEL_INV(1U)
#define S_DDRSELINV 1
#define V_DDRSELINV(x) ((x) << S_DDRSELINV)
#define F_DDRSELINV V_DDRSELINV(1U)
#define S_DSINV 0
#define V_DSINV(x) ((x) << S_DSINV)
#define F_DSINV V_DSINV(1U)
#define A_MC_DDR3PHYDATX8_RSR 0x6bf4
#define S_WLRANKSEL 9
#define V_WLRANKSEL(x) ((x) << S_WLRANKSEL)
#define F_WLRANKSEL V_WLRANKSEL(1U)
#define S_RANK 0
#define M_RANK 0x3U
#define V_RANK(x) ((x) << S_RANK)
#define G_RANK(x) (((x) >> S_RANK) & M_RANK)
#define A_MC_DDR3PHYDATX8_CLKENR 0x6bf8
#define S_DTOSEL 8
#define M_DTOSEL 0x3U
#define V_DTOSEL(x) ((x) << S_DTOSEL)
#define G_DTOSEL(x) (((x) >> S_DTOSEL) & M_DTOSEL)
#define A_MC_PVT_REG_CALIBRATE_CTL 0x7400
#define A_MC_PVT_REG_UPDATE_CTL 0x7404
#define A_MC_PVT_REG_LAST_MEASUREMENT 0x7408
#define A_MC_PVT_REG_DRVN 0x740c
#define A_MC_PVT_REG_DRVP 0x7410
#define A_MC_PVT_REG_TERMN 0x7414
#define A_MC_PVT_REG_TERMP 0x7418
#define A_MC_PVT_REG_THRESHOLD 0x741c
#define A_MC_PVT_REG_IN_TERMP 0x7420
#define A_MC_PVT_REG_IN_TERMN 0x7424
#define A_MC_PVT_REG_IN_DRVP 0x7428
#define A_MC_PVT_REG_IN_DRVN 0x742c
#define A_MC_PVT_REG_OUT_TERMP 0x7430
#define A_MC_PVT_REG_OUT_TERMN 0x7434
#define A_MC_PVT_REG_OUT_DRVP 0x7438
#define A_MC_PVT_REG_OUT_DRVN 0x743c
#define A_MC_PVT_REG_HISTORY_TERMP 0x7440
#define A_MC_PVT_REG_HISTORY_TERMN 0x7444
#define A_MC_PVT_REG_HISTORY_DRVP 0x7448
#define A_MC_PVT_REG_HISTORY_DRVN 0x744c
#define A_MC_PVT_REG_SAMPLE_WAIT_CLKS 0x7450
#define A_MC_DDRPHY_RST_CTRL 0x7500
#define S_DDRIO_ENABLE 1
#define V_DDRIO_ENABLE(x) ((x) << S_DDRIO_ENABLE)
#define F_DDRIO_ENABLE V_DDRIO_ENABLE(1U)
#define S_PHY_RST_N 0
#define V_PHY_RST_N(x) ((x) << S_PHY_RST_N)
#define F_PHY_RST_N V_PHY_RST_N(1U)
#define A_MC_PERFORMANCE_CTRL 0x7504
#define S_STALL_CHK_BIT 2
#define V_STALL_CHK_BIT(x) ((x) << S_STALL_CHK_BIT)
#define F_STALL_CHK_BIT V_STALL_CHK_BIT(1U)
#define S_DDR3_BRC_MODE 1
#define V_DDR3_BRC_MODE(x) ((x) << S_DDR3_BRC_MODE)
#define F_DDR3_BRC_MODE V_DDR3_BRC_MODE(1U)
#define S_RMW_PERF_CTRL 0
#define V_RMW_PERF_CTRL(x) ((x) << S_RMW_PERF_CTRL)
#define F_RMW_PERF_CTRL V_RMW_PERF_CTRL(1U)
#define A_MC_ECC_CTRL 0x7508
#define S_ECC_BYPASS_BIST 1
#define V_ECC_BYPASS_BIST(x) ((x) << S_ECC_BYPASS_BIST)
#define F_ECC_BYPASS_BIST V_ECC_BYPASS_BIST(1U)
#define S_ECC_DISABLE 0
#define V_ECC_DISABLE(x) ((x) << S_ECC_DISABLE)
#define F_ECC_DISABLE V_ECC_DISABLE(1U)
#define A_MC_PAR_ENABLE 0x750c
#define S_ECC_UE_PAR_ENABLE 3
#define V_ECC_UE_PAR_ENABLE(x) ((x) << S_ECC_UE_PAR_ENABLE)
#define F_ECC_UE_PAR_ENABLE V_ECC_UE_PAR_ENABLE(1U)
#define S_ECC_CE_PAR_ENABLE 2
#define V_ECC_CE_PAR_ENABLE(x) ((x) << S_ECC_CE_PAR_ENABLE)
#define F_ECC_CE_PAR_ENABLE V_ECC_CE_PAR_ENABLE(1U)
#define S_PERR_REG_INT_ENABLE 1
#define V_PERR_REG_INT_ENABLE(x) ((x) << S_PERR_REG_INT_ENABLE)
#define F_PERR_REG_INT_ENABLE V_PERR_REG_INT_ENABLE(1U)
#define S_PERR_BLK_INT_ENABLE 0
#define V_PERR_BLK_INT_ENABLE(x) ((x) << S_PERR_BLK_INT_ENABLE)
#define F_PERR_BLK_INT_ENABLE V_PERR_BLK_INT_ENABLE(1U)
#define A_MC_PAR_CAUSE 0x7510
#define S_ECC_UE_PAR_CAUSE 3
#define V_ECC_UE_PAR_CAUSE(x) ((x) << S_ECC_UE_PAR_CAUSE)
#define F_ECC_UE_PAR_CAUSE V_ECC_UE_PAR_CAUSE(1U)
#define S_ECC_CE_PAR_CAUSE 2
#define V_ECC_CE_PAR_CAUSE(x) ((x) << S_ECC_CE_PAR_CAUSE)
#define F_ECC_CE_PAR_CAUSE V_ECC_CE_PAR_CAUSE(1U)
#define S_FIFOR_PAR_CAUSE 1
#define V_FIFOR_PAR_CAUSE(x) ((x) << S_FIFOR_PAR_CAUSE)
#define F_FIFOR_PAR_CAUSE V_FIFOR_PAR_CAUSE(1U)
#define S_RDATA_FIFOR_PAR_CAUSE 0
#define V_RDATA_FIFOR_PAR_CAUSE(x) ((x) << S_RDATA_FIFOR_PAR_CAUSE)
#define F_RDATA_FIFOR_PAR_CAUSE V_RDATA_FIFOR_PAR_CAUSE(1U)
#define A_MC_INT_ENABLE 0x7514
#define S_ECC_UE_INT_ENABLE 2
#define V_ECC_UE_INT_ENABLE(x) ((x) << S_ECC_UE_INT_ENABLE)
#define F_ECC_UE_INT_ENABLE V_ECC_UE_INT_ENABLE(1U)
#define S_ECC_CE_INT_ENABLE 1
#define V_ECC_CE_INT_ENABLE(x) ((x) << S_ECC_CE_INT_ENABLE)
#define F_ECC_CE_INT_ENABLE V_ECC_CE_INT_ENABLE(1U)
#define S_PERR_INT_ENABLE 0
#define V_PERR_INT_ENABLE(x) ((x) << S_PERR_INT_ENABLE)
#define F_PERR_INT_ENABLE V_PERR_INT_ENABLE(1U)
#define A_MC_INT_CAUSE 0x7518
#define S_ECC_UE_INT_CAUSE 2
#define V_ECC_UE_INT_CAUSE(x) ((x) << S_ECC_UE_INT_CAUSE)
#define F_ECC_UE_INT_CAUSE V_ECC_UE_INT_CAUSE(1U)
#define S_ECC_CE_INT_CAUSE 1
#define V_ECC_CE_INT_CAUSE(x) ((x) << S_ECC_CE_INT_CAUSE)
#define F_ECC_CE_INT_CAUSE V_ECC_CE_INT_CAUSE(1U)
#define S_PERR_INT_CAUSE 0
#define V_PERR_INT_CAUSE(x) ((x) << S_PERR_INT_CAUSE)
#define F_PERR_INT_CAUSE V_PERR_INT_CAUSE(1U)
#define A_MC_ECC_STATUS 0x751c
#define S_ECC_CECNT 16
#define M_ECC_CECNT 0xffffU
#define V_ECC_CECNT(x) ((x) << S_ECC_CECNT)
#define G_ECC_CECNT(x) (((x) >> S_ECC_CECNT) & M_ECC_CECNT)
#define S_ECC_UECNT 0
#define M_ECC_UECNT 0xffffU
#define V_ECC_UECNT(x) ((x) << S_ECC_UECNT)
#define G_ECC_UECNT(x) (((x) >> S_ECC_UECNT) & M_ECC_UECNT)
#define A_MC_PHY_CTRL 0x7520
#define S_CTLPHYRR 0
#define V_CTLPHYRR(x) ((x) << S_CTLPHYRR)
#define F_CTLPHYRR V_CTLPHYRR(1U)
#define A_MC_STATIC_CFG_STATUS 0x7524
#define S_STATIC_MODE 9
#define V_STATIC_MODE(x) ((x) << S_STATIC_MODE)
#define F_STATIC_MODE V_STATIC_MODE(1U)
#define S_STATIC_DEN 6
#define M_STATIC_DEN 0x7U
#define V_STATIC_DEN(x) ((x) << S_STATIC_DEN)
#define G_STATIC_DEN(x) (((x) >> S_STATIC_DEN) & M_STATIC_DEN)
#define S_STATIC_ORG 5
#define V_STATIC_ORG(x) ((x) << S_STATIC_ORG)
#define F_STATIC_ORG V_STATIC_ORG(1U)
#define S_STATIC_RKS 4
#define V_STATIC_RKS(x) ((x) << S_STATIC_RKS)
#define F_STATIC_RKS V_STATIC_RKS(1U)
#define S_STATIC_WIDTH 1
#define M_STATIC_WIDTH 0x7U
#define V_STATIC_WIDTH(x) ((x) << S_STATIC_WIDTH)
#define G_STATIC_WIDTH(x) (((x) >> S_STATIC_WIDTH) & M_STATIC_WIDTH)
#define S_STATIC_SLOW 0
#define V_STATIC_SLOW(x) ((x) << S_STATIC_SLOW)
#define F_STATIC_SLOW V_STATIC_SLOW(1U)
#define A_MC_CORE_PCTL_STAT 0x7528
#define S_PCTL_ACCESS_STAT 0
#define M_PCTL_ACCESS_STAT 0x7U
#define V_PCTL_ACCESS_STAT(x) ((x) << S_PCTL_ACCESS_STAT)
#define G_PCTL_ACCESS_STAT(x) (((x) >> S_PCTL_ACCESS_STAT) & M_PCTL_ACCESS_STAT)
#define A_MC_DEBUG_CNT 0x752c
#define S_WDATA_OCNT 8
#define M_WDATA_OCNT 0x1fU
#define V_WDATA_OCNT(x) ((x) << S_WDATA_OCNT)
#define G_WDATA_OCNT(x) (((x) >> S_WDATA_OCNT) & M_WDATA_OCNT)
#define S_RDATA_OCNT 0
#define M_RDATA_OCNT 0x1fU
#define V_RDATA_OCNT(x) ((x) << S_RDATA_OCNT)
#define G_RDATA_OCNT(x) (((x) >> S_RDATA_OCNT) & M_RDATA_OCNT)
#define A_MC_BONUS 0x7530
#define A_MC_BIST_CMD 0x7600
#define S_START_BIST 31
#define V_START_BIST(x) ((x) << S_START_BIST)
#define F_START_BIST V_START_BIST(1U)
#define S_BIST_CMD_GAP 8
#define M_BIST_CMD_GAP 0xffU
#define V_BIST_CMD_GAP(x) ((x) << S_BIST_CMD_GAP)
#define G_BIST_CMD_GAP(x) (((x) >> S_BIST_CMD_GAP) & M_BIST_CMD_GAP)
#define S_BIST_OPCODE 0
#define M_BIST_OPCODE 0x3U
#define V_BIST_OPCODE(x) ((x) << S_BIST_OPCODE)
#define G_BIST_OPCODE(x) (((x) >> S_BIST_OPCODE) & M_BIST_OPCODE)
#define A_MC_BIST_CMD_ADDR 0x7604
#define A_MC_BIST_CMD_LEN 0x7608
#define A_MC_BIST_DATA_PATTERN 0x760c
#define S_BIST_DATA_TYPE 0
#define M_BIST_DATA_TYPE 0xfU
#define V_BIST_DATA_TYPE(x) ((x) << S_BIST_DATA_TYPE)
#define G_BIST_DATA_TYPE(x) (((x) >> S_BIST_DATA_TYPE) & M_BIST_DATA_TYPE)
#define A_MC_BIST_USER_WDATA0 0x7614
#define A_MC_BIST_USER_WDATA1 0x7618
#define A_MC_BIST_USER_WDATA2 0x761c
#define S_USER_DATA2 0
#define M_USER_DATA2 0xffU
#define V_USER_DATA2(x) ((x) << S_USER_DATA2)
#define G_USER_DATA2(x) (((x) >> S_USER_DATA2) & M_USER_DATA2)
#define A_MC_BIST_NUM_ERR 0x7680
#define A_MC_BIST_ERR_FIRST_ADDR 0x7684
#define A_MC_BIST_STATUS_RDATA 0x7688
/* registers for module MA */
#define MA_BASE_ADDR 0x7700
#define A_MA_CLIENT0_RD_LATENCY_THRESHOLD 0x7700
#define S_THRESHOLD1 17
#define M_THRESHOLD1 0x7fffU
#define V_THRESHOLD1(x) ((x) << S_THRESHOLD1)
#define G_THRESHOLD1(x) (((x) >> S_THRESHOLD1) & M_THRESHOLD1)
#define S_THRESHOLD1_EN 16
#define V_THRESHOLD1_EN(x) ((x) << S_THRESHOLD1_EN)
#define F_THRESHOLD1_EN V_THRESHOLD1_EN(1U)
#define S_THRESHOLD0 1
#define M_THRESHOLD0 0x7fffU
#define V_THRESHOLD0(x) ((x) << S_THRESHOLD0)
#define G_THRESHOLD0(x) (((x) >> S_THRESHOLD0) & M_THRESHOLD0)
#define S_THRESHOLD0_EN 0
#define V_THRESHOLD0_EN(x) ((x) << S_THRESHOLD0_EN)
#define F_THRESHOLD0_EN V_THRESHOLD0_EN(1U)
#define A_MA_CLIENT0_WR_LATENCY_THRESHOLD 0x7704
#define A_MA_CLIENT1_RD_LATENCY_THRESHOLD 0x7708
#define A_MA_CLIENT1_WR_LATENCY_THRESHOLD 0x770c
#define A_MA_CLIENT2_RD_LATENCY_THRESHOLD 0x7710
#define A_MA_CLIENT2_WR_LATENCY_THRESHOLD 0x7714
#define A_MA_CLIENT3_RD_LATENCY_THRESHOLD 0x7718
#define A_MA_CLIENT3_WR_LATENCY_THRESHOLD 0x771c
#define A_MA_CLIENT4_RD_LATENCY_THRESHOLD 0x7720
#define A_MA_CLIENT4_WR_LATENCY_THRESHOLD 0x7724
#define A_MA_CLIENT5_RD_LATENCY_THRESHOLD 0x7728
#define A_MA_CLIENT5_WR_LATENCY_THRESHOLD 0x772c
#define A_MA_CLIENT6_RD_LATENCY_THRESHOLD 0x7730
#define A_MA_CLIENT6_WR_LATENCY_THRESHOLD 0x7734
#define A_MA_CLIENT7_RD_LATENCY_THRESHOLD 0x7738
#define A_MA_CLIENT7_WR_LATENCY_THRESHOLD 0x773c
#define A_MA_CLIENT8_RD_LATENCY_THRESHOLD 0x7740
#define A_MA_CLIENT8_WR_LATENCY_THRESHOLD 0x7744
#define A_MA_CLIENT9_RD_LATENCY_THRESHOLD 0x7748
#define A_MA_CLIENT9_WR_LATENCY_THRESHOLD 0x774c
#define A_MA_CLIENT10_RD_LATENCY_THRESHOLD 0x7750
#define A_MA_CLIENT10_WR_LATENCY_THRESHOLD 0x7754
#define A_MA_CLIENT11_RD_LATENCY_THRESHOLD 0x7758
#define A_MA_CLIENT11_WR_LATENCY_THRESHOLD 0x775c
#define A_MA_CLIENT12_RD_LATENCY_THRESHOLD 0x7760
#define A_MA_CLIENT12_WR_LATENCY_THRESHOLD 0x7764
#define A_MA_SGE_TH0_DEBUG_CNT 0x7768
#define S_DBG_READ_DATA_CNT 24
#define M_DBG_READ_DATA_CNT 0xffU
#define V_DBG_READ_DATA_CNT(x) ((x) << S_DBG_READ_DATA_CNT)
#define G_DBG_READ_DATA_CNT(x) (((x) >> S_DBG_READ_DATA_CNT) & M_DBG_READ_DATA_CNT)
#define S_DBG_READ_REQ_CNT 16
#define M_DBG_READ_REQ_CNT 0xffU
#define V_DBG_READ_REQ_CNT(x) ((x) << S_DBG_READ_REQ_CNT)
#define G_DBG_READ_REQ_CNT(x) (((x) >> S_DBG_READ_REQ_CNT) & M_DBG_READ_REQ_CNT)
#define S_DBG_WRITE_DATA_CNT 8
#define M_DBG_WRITE_DATA_CNT 0xffU
#define V_DBG_WRITE_DATA_CNT(x) ((x) << S_DBG_WRITE_DATA_CNT)
#define G_DBG_WRITE_DATA_CNT(x) (((x) >> S_DBG_WRITE_DATA_CNT) & M_DBG_WRITE_DATA_CNT)
#define S_DBG_WRITE_REQ_CNT 0
#define M_DBG_WRITE_REQ_CNT 0xffU
#define V_DBG_WRITE_REQ_CNT(x) ((x) << S_DBG_WRITE_REQ_CNT)
#define G_DBG_WRITE_REQ_CNT(x) (((x) >> S_DBG_WRITE_REQ_CNT) & M_DBG_WRITE_REQ_CNT)
#define A_MA_SGE_TH1_DEBUG_CNT 0x776c
#define A_MA_ULPTX_DEBUG_CNT 0x7770
#define A_MA_ULPRX_DEBUG_CNT 0x7774
#define A_MA_ULPTXRX_DEBUG_CNT 0x7778
#define A_MA_TP_TH0_DEBUG_CNT 0x777c
#define A_MA_TP_TH1_DEBUG_CNT 0x7780
#define A_MA_LE_DEBUG_CNT 0x7784
#define A_MA_CIM_DEBUG_CNT 0x7788
#define A_MA_PCIE_DEBUG_CNT 0x778c
#define A_MA_PMTX_DEBUG_CNT 0x7790
#define A_MA_PMRX_DEBUG_CNT 0x7794
#define A_MA_HMA_DEBUG_CNT 0x7798
#define A_MA_EDRAM0_BAR 0x77c0
#define S_EDRAM0_BASE 16
#define M_EDRAM0_BASE 0xfffU
#define V_EDRAM0_BASE(x) ((x) << S_EDRAM0_BASE)
#define G_EDRAM0_BASE(x) (((x) >> S_EDRAM0_BASE) & M_EDRAM0_BASE)
#define S_EDRAM0_SIZE 0
#define M_EDRAM0_SIZE 0xfffU
#define V_EDRAM0_SIZE(x) ((x) << S_EDRAM0_SIZE)
#define G_EDRAM0_SIZE(x) (((x) >> S_EDRAM0_SIZE) & M_EDRAM0_SIZE)
#define A_MA_EDRAM1_BAR 0x77c4
#define S_EDRAM1_BASE 16
#define M_EDRAM1_BASE 0xfffU
#define V_EDRAM1_BASE(x) ((x) << S_EDRAM1_BASE)
#define G_EDRAM1_BASE(x) (((x) >> S_EDRAM1_BASE) & M_EDRAM1_BASE)
#define S_EDRAM1_SIZE 0
#define M_EDRAM1_SIZE 0xfffU
#define V_EDRAM1_SIZE(x) ((x) << S_EDRAM1_SIZE)
#define G_EDRAM1_SIZE(x) (((x) >> S_EDRAM1_SIZE) & M_EDRAM1_SIZE)
#define A_MA_EXT_MEMORY_BAR 0x77c8
#define S_EXT_MEM_BASE 16
#define M_EXT_MEM_BASE 0xfffU
#define V_EXT_MEM_BASE(x) ((x) << S_EXT_MEM_BASE)
#define G_EXT_MEM_BASE(x) (((x) >> S_EXT_MEM_BASE) & M_EXT_MEM_BASE)
#define S_EXT_MEM_SIZE 0
#define M_EXT_MEM_SIZE 0xfffU
#define V_EXT_MEM_SIZE(x) ((x) << S_EXT_MEM_SIZE)
#define G_EXT_MEM_SIZE(x) (((x) >> S_EXT_MEM_SIZE) & M_EXT_MEM_SIZE)
#define A_MA_EXT_MEMORY0_BAR 0x77c8
#define S_EXT_MEM0_BASE 16
#define M_EXT_MEM0_BASE 0xfffU
#define V_EXT_MEM0_BASE(x) ((x) << S_EXT_MEM0_BASE)
#define G_EXT_MEM0_BASE(x) (((x) >> S_EXT_MEM0_BASE) & M_EXT_MEM0_BASE)
#define S_EXT_MEM0_SIZE 0
#define M_EXT_MEM0_SIZE 0xfffU
#define V_EXT_MEM0_SIZE(x) ((x) << S_EXT_MEM0_SIZE)
#define G_EXT_MEM0_SIZE(x) (((x) >> S_EXT_MEM0_SIZE) & M_EXT_MEM0_SIZE)
#define A_MA_HOST_MEMORY_BAR 0x77cc
#define S_HMA_BASE 16
#define M_HMA_BASE 0xfffU
#define V_HMA_BASE(x) ((x) << S_HMA_BASE)
#define G_HMA_BASE(x) (((x) >> S_HMA_BASE) & M_HMA_BASE)
#define S_HMA_SIZE 0
#define M_HMA_SIZE 0xfffU
#define V_HMA_SIZE(x) ((x) << S_HMA_SIZE)
#define G_HMA_SIZE(x) (((x) >> S_HMA_SIZE) & M_HMA_SIZE)
#define A_MA_EXT_MEM_PAGE_SIZE 0x77d0
#define S_BRC_MODE 2
#define V_BRC_MODE(x) ((x) << S_BRC_MODE)
#define F_BRC_MODE V_BRC_MODE(1U)
#define S_EXT_MEM_PAGE_SIZE 0
#define M_EXT_MEM_PAGE_SIZE 0x3U
#define V_EXT_MEM_PAGE_SIZE(x) ((x) << S_EXT_MEM_PAGE_SIZE)
#define G_EXT_MEM_PAGE_SIZE(x) (((x) >> S_EXT_MEM_PAGE_SIZE) & M_EXT_MEM_PAGE_SIZE)
#define S_BRC_MODE1 6
#define V_BRC_MODE1(x) ((x) << S_BRC_MODE1)
#define F_BRC_MODE1 V_BRC_MODE1(1U)
#define S_EXT_MEM_PAGE_SIZE1 4
#define M_EXT_MEM_PAGE_SIZE1 0x3U
#define V_EXT_MEM_PAGE_SIZE1(x) ((x) << S_EXT_MEM_PAGE_SIZE1)
#define G_EXT_MEM_PAGE_SIZE1(x) (((x) >> S_EXT_MEM_PAGE_SIZE1) & M_EXT_MEM_PAGE_SIZE1)
#define S_BRBC_MODE 4
#define V_BRBC_MODE(x) ((x) << S_BRBC_MODE)
#define F_BRBC_MODE V_BRBC_MODE(1U)
#define S_T6_BRC_MODE 3
#define V_T6_BRC_MODE(x) ((x) << S_T6_BRC_MODE)
#define F_T6_BRC_MODE V_T6_BRC_MODE(1U)
#define S_T6_EXT_MEM_PAGE_SIZE 0
#define M_T6_EXT_MEM_PAGE_SIZE 0x7U
#define V_T6_EXT_MEM_PAGE_SIZE(x) ((x) << S_T6_EXT_MEM_PAGE_SIZE)
#define G_T6_EXT_MEM_PAGE_SIZE(x) (((x) >> S_T6_EXT_MEM_PAGE_SIZE) & M_T6_EXT_MEM_PAGE_SIZE)
#define A_MA_ARB_CTRL 0x77d4
#define S_DIS_PAGE_HINT 1
#define V_DIS_PAGE_HINT(x) ((x) << S_DIS_PAGE_HINT)
#define F_DIS_PAGE_HINT V_DIS_PAGE_HINT(1U)
#define S_DIS_ADV_ARB 0
#define V_DIS_ADV_ARB(x) ((x) << S_DIS_ADV_ARB)
#define F_DIS_ADV_ARB V_DIS_ADV_ARB(1U)
#define S_DIS_BANK_FAIR 2
#define V_DIS_BANK_FAIR(x) ((x) << S_DIS_BANK_FAIR)
#define F_DIS_BANK_FAIR V_DIS_BANK_FAIR(1U)
#define S_HMA_WRT_EN 26
#define V_HMA_WRT_EN(x) ((x) << S_HMA_WRT_EN)
#define F_HMA_WRT_EN V_HMA_WRT_EN(1U)
#define S_HMA_NUM_PG_128B_FDBK 21
#define M_HMA_NUM_PG_128B_FDBK 0x1fU
#define V_HMA_NUM_PG_128B_FDBK(x) ((x) << S_HMA_NUM_PG_128B_FDBK)
#define G_HMA_NUM_PG_128B_FDBK(x) (((x) >> S_HMA_NUM_PG_128B_FDBK) & M_HMA_NUM_PG_128B_FDBK)
#define S_HMA_DIS_128B_PG_CNT_FDBK 20
#define V_HMA_DIS_128B_PG_CNT_FDBK(x) ((x) << S_HMA_DIS_128B_PG_CNT_FDBK)
#define F_HMA_DIS_128B_PG_CNT_FDBK V_HMA_DIS_128B_PG_CNT_FDBK(1U)
#define S_HMA_DIS_BG_ARB 19
#define V_HMA_DIS_BG_ARB(x) ((x) << S_HMA_DIS_BG_ARB)
#define F_HMA_DIS_BG_ARB V_HMA_DIS_BG_ARB(1U)
#define S_HMA_DIS_BANK_FAIR 18
#define V_HMA_DIS_BANK_FAIR(x) ((x) << S_HMA_DIS_BANK_FAIR)
#define F_HMA_DIS_BANK_FAIR V_HMA_DIS_BANK_FAIR(1U)
#define S_HMA_DIS_PAGE_HINT 17
#define V_HMA_DIS_PAGE_HINT(x) ((x) << S_HMA_DIS_PAGE_HINT)
#define F_HMA_DIS_PAGE_HINT V_HMA_DIS_PAGE_HINT(1U)
#define S_HMA_DIS_ADV_ARB 16
#define V_HMA_DIS_ADV_ARB(x) ((x) << S_HMA_DIS_ADV_ARB)
#define F_HMA_DIS_ADV_ARB V_HMA_DIS_ADV_ARB(1U)
#define S_NUM_PG_128B_FDBK 5
#define M_NUM_PG_128B_FDBK 0x1fU
#define V_NUM_PG_128B_FDBK(x) ((x) << S_NUM_PG_128B_FDBK)
#define G_NUM_PG_128B_FDBK(x) (((x) >> S_NUM_PG_128B_FDBK) & M_NUM_PG_128B_FDBK)
#define S_DIS_128B_PG_CNT_FDBK 4
#define V_DIS_128B_PG_CNT_FDBK(x) ((x) << S_DIS_128B_PG_CNT_FDBK)
#define F_DIS_128B_PG_CNT_FDBK V_DIS_128B_PG_CNT_FDBK(1U)
#define S_DIS_BG_ARB 3
#define V_DIS_BG_ARB(x) ((x) << S_DIS_BG_ARB)
#define F_DIS_BG_ARB V_DIS_BG_ARB(1U)
#define A_MA_TARGET_MEM_ENABLE 0x77d8
#define S_HMA_ENABLE 3
#define V_HMA_ENABLE(x) ((x) << S_HMA_ENABLE)
#define F_HMA_ENABLE V_HMA_ENABLE(1U)
#define S_EXT_MEM_ENABLE 2
#define V_EXT_MEM_ENABLE(x) ((x) << S_EXT_MEM_ENABLE)
#define F_EXT_MEM_ENABLE V_EXT_MEM_ENABLE(1U)
#define S_EDRAM1_ENABLE 1
#define V_EDRAM1_ENABLE(x) ((x) << S_EDRAM1_ENABLE)
#define F_EDRAM1_ENABLE V_EDRAM1_ENABLE(1U)
#define S_EDRAM0_ENABLE 0
#define V_EDRAM0_ENABLE(x) ((x) << S_EDRAM0_ENABLE)
#define F_EDRAM0_ENABLE V_EDRAM0_ENABLE(1U)
#define S_HMA_MUX 5
#define V_HMA_MUX(x) ((x) << S_HMA_MUX)
#define F_HMA_MUX V_HMA_MUX(1U)
#define S_EXT_MEM1_ENABLE 4
#define V_EXT_MEM1_ENABLE(x) ((x) << S_EXT_MEM1_ENABLE)
#define F_EXT_MEM1_ENABLE V_EXT_MEM1_ENABLE(1U)
#define S_EXT_MEM0_ENABLE 2
#define V_EXT_MEM0_ENABLE(x) ((x) << S_EXT_MEM0_ENABLE)
#define F_EXT_MEM0_ENABLE V_EXT_MEM0_ENABLE(1U)
#define S_MC_SPLIT 6
#define V_MC_SPLIT(x) ((x) << S_MC_SPLIT)
#define F_MC_SPLIT V_MC_SPLIT(1U)
#define A_MA_INT_ENABLE 0x77dc
#define S_MEM_PERR_INT_ENABLE 1
#define V_MEM_PERR_INT_ENABLE(x) ((x) << S_MEM_PERR_INT_ENABLE)
#define F_MEM_PERR_INT_ENABLE V_MEM_PERR_INT_ENABLE(1U)
#define S_MEM_WRAP_INT_ENABLE 0
#define V_MEM_WRAP_INT_ENABLE(x) ((x) << S_MEM_WRAP_INT_ENABLE)
#define F_MEM_WRAP_INT_ENABLE V_MEM_WRAP_INT_ENABLE(1U)
#define S_MEM_TO_INT_ENABLE 2
#define V_MEM_TO_INT_ENABLE(x) ((x) << S_MEM_TO_INT_ENABLE)
#define F_MEM_TO_INT_ENABLE V_MEM_TO_INT_ENABLE(1U)
#define A_MA_INT_CAUSE 0x77e0
#define S_MEM_PERR_INT_CAUSE 1
#define V_MEM_PERR_INT_CAUSE(x) ((x) << S_MEM_PERR_INT_CAUSE)
#define F_MEM_PERR_INT_CAUSE V_MEM_PERR_INT_CAUSE(1U)
#define S_MEM_WRAP_INT_CAUSE 0
#define V_MEM_WRAP_INT_CAUSE(x) ((x) << S_MEM_WRAP_INT_CAUSE)
#define F_MEM_WRAP_INT_CAUSE V_MEM_WRAP_INT_CAUSE(1U)
#define S_MEM_TO_INT_CAUSE 2
#define V_MEM_TO_INT_CAUSE(x) ((x) << S_MEM_TO_INT_CAUSE)
#define F_MEM_TO_INT_CAUSE V_MEM_TO_INT_CAUSE(1U)
#define A_MA_INT_WRAP_STATUS 0x77e4
#define S_MEM_WRAP_ADDRESS 4
#define M_MEM_WRAP_ADDRESS 0xfffffffU
#define V_MEM_WRAP_ADDRESS(x) ((x) << S_MEM_WRAP_ADDRESS)
#define G_MEM_WRAP_ADDRESS(x) (((x) >> S_MEM_WRAP_ADDRESS) & M_MEM_WRAP_ADDRESS)
#define S_MEM_WRAP_CLIENT_NUM 0
#define M_MEM_WRAP_CLIENT_NUM 0xfU
#define V_MEM_WRAP_CLIENT_NUM(x) ((x) << S_MEM_WRAP_CLIENT_NUM)
#define G_MEM_WRAP_CLIENT_NUM(x) (((x) >> S_MEM_WRAP_CLIENT_NUM) & M_MEM_WRAP_CLIENT_NUM)
#define A_MA_TP_THREAD1_MAPPER 0x77e8
#define S_TP_THREAD1_EN 0
#define M_TP_THREAD1_EN 0xffU
#define V_TP_THREAD1_EN(x) ((x) << S_TP_THREAD1_EN)
#define G_TP_THREAD1_EN(x) (((x) >> S_TP_THREAD1_EN) & M_TP_THREAD1_EN)
#define A_MA_SGE_THREAD1_MAPPER 0x77ec
#define S_SGE_THREAD1_EN 0
#define M_SGE_THREAD1_EN 0xffU
#define V_SGE_THREAD1_EN(x) ((x) << S_SGE_THREAD1_EN)
#define G_SGE_THREAD1_EN(x) (((x) >> S_SGE_THREAD1_EN) & M_SGE_THREAD1_EN)
#define A_MA_PARITY_ERROR_ENABLE 0x77f0
#define S_TP_DMARBT_PAR_ERROR_EN 31
#define V_TP_DMARBT_PAR_ERROR_EN(x) ((x) << S_TP_DMARBT_PAR_ERROR_EN)
#define F_TP_DMARBT_PAR_ERROR_EN V_TP_DMARBT_PAR_ERROR_EN(1U)
#define S_LOGIC_FIFO_PAR_ERROR_EN 30
#define V_LOGIC_FIFO_PAR_ERROR_EN(x) ((x) << S_LOGIC_FIFO_PAR_ERROR_EN)
#define F_LOGIC_FIFO_PAR_ERROR_EN V_LOGIC_FIFO_PAR_ERROR_EN(1U)
#define S_ARB3_PAR_WRQUEUE_ERROR_EN 29
#define V_ARB3_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_ARB3_PAR_WRQUEUE_ERROR_EN)
#define F_ARB3_PAR_WRQUEUE_ERROR_EN V_ARB3_PAR_WRQUEUE_ERROR_EN(1U)
#define S_ARB2_PAR_WRQUEUE_ERROR_EN 28
#define V_ARB2_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_ARB2_PAR_WRQUEUE_ERROR_EN)
#define F_ARB2_PAR_WRQUEUE_ERROR_EN V_ARB2_PAR_WRQUEUE_ERROR_EN(1U)
#define S_ARB1_PAR_WRQUEUE_ERROR_EN 27
#define V_ARB1_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_ARB1_PAR_WRQUEUE_ERROR_EN)
#define F_ARB1_PAR_WRQUEUE_ERROR_EN V_ARB1_PAR_WRQUEUE_ERROR_EN(1U)
#define S_ARB0_PAR_WRQUEUE_ERROR_EN 26
#define V_ARB0_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_ARB0_PAR_WRQUEUE_ERROR_EN)
#define F_ARB0_PAR_WRQUEUE_ERROR_EN V_ARB0_PAR_WRQUEUE_ERROR_EN(1U)
#define S_ARB3_PAR_RDQUEUE_ERROR_EN 25
#define V_ARB3_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_ARB3_PAR_RDQUEUE_ERROR_EN)
#define F_ARB3_PAR_RDQUEUE_ERROR_EN V_ARB3_PAR_RDQUEUE_ERROR_EN(1U)
#define S_ARB2_PAR_RDQUEUE_ERROR_EN 24
#define V_ARB2_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_ARB2_PAR_RDQUEUE_ERROR_EN)
#define F_ARB2_PAR_RDQUEUE_ERROR_EN V_ARB2_PAR_RDQUEUE_ERROR_EN(1U)
#define S_ARB1_PAR_RDQUEUE_ERROR_EN 23
#define V_ARB1_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_ARB1_PAR_RDQUEUE_ERROR_EN)
#define F_ARB1_PAR_RDQUEUE_ERROR_EN V_ARB1_PAR_RDQUEUE_ERROR_EN(1U)
#define S_ARB0_PAR_RDQUEUE_ERROR_EN 22
#define V_ARB0_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_ARB0_PAR_RDQUEUE_ERROR_EN)
#define F_ARB0_PAR_RDQUEUE_ERROR_EN V_ARB0_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL10_PAR_WRQUEUE_ERROR_EN 21
#define V_CL10_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL10_PAR_WRQUEUE_ERROR_EN)
#define F_CL10_PAR_WRQUEUE_ERROR_EN V_CL10_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL9_PAR_WRQUEUE_ERROR_EN 20
#define V_CL9_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL9_PAR_WRQUEUE_ERROR_EN)
#define F_CL9_PAR_WRQUEUE_ERROR_EN V_CL9_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL8_PAR_WRQUEUE_ERROR_EN 19
#define V_CL8_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL8_PAR_WRQUEUE_ERROR_EN)
#define F_CL8_PAR_WRQUEUE_ERROR_EN V_CL8_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL7_PAR_WRQUEUE_ERROR_EN 18
#define V_CL7_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL7_PAR_WRQUEUE_ERROR_EN)
#define F_CL7_PAR_WRQUEUE_ERROR_EN V_CL7_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL6_PAR_WRQUEUE_ERROR_EN 17
#define V_CL6_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL6_PAR_WRQUEUE_ERROR_EN)
#define F_CL6_PAR_WRQUEUE_ERROR_EN V_CL6_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL5_PAR_WRQUEUE_ERROR_EN 16
#define V_CL5_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL5_PAR_WRQUEUE_ERROR_EN)
#define F_CL5_PAR_WRQUEUE_ERROR_EN V_CL5_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL4_PAR_WRQUEUE_ERROR_EN 15
#define V_CL4_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL4_PAR_WRQUEUE_ERROR_EN)
#define F_CL4_PAR_WRQUEUE_ERROR_EN V_CL4_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL3_PAR_WRQUEUE_ERROR_EN 14
#define V_CL3_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL3_PAR_WRQUEUE_ERROR_EN)
#define F_CL3_PAR_WRQUEUE_ERROR_EN V_CL3_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL2_PAR_WRQUEUE_ERROR_EN 13
#define V_CL2_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL2_PAR_WRQUEUE_ERROR_EN)
#define F_CL2_PAR_WRQUEUE_ERROR_EN V_CL2_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL1_PAR_WRQUEUE_ERROR_EN 12
#define V_CL1_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL1_PAR_WRQUEUE_ERROR_EN)
#define F_CL1_PAR_WRQUEUE_ERROR_EN V_CL1_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL0_PAR_WRQUEUE_ERROR_EN 11
#define V_CL0_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_CL0_PAR_WRQUEUE_ERROR_EN)
#define F_CL0_PAR_WRQUEUE_ERROR_EN V_CL0_PAR_WRQUEUE_ERROR_EN(1U)
#define S_CL10_PAR_RDQUEUE_ERROR_EN 10
#define V_CL10_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL10_PAR_RDQUEUE_ERROR_EN)
#define F_CL10_PAR_RDQUEUE_ERROR_EN V_CL10_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL9_PAR_RDQUEUE_ERROR_EN 9
#define V_CL9_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL9_PAR_RDQUEUE_ERROR_EN)
#define F_CL9_PAR_RDQUEUE_ERROR_EN V_CL9_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL8_PAR_RDQUEUE_ERROR_EN 8
#define V_CL8_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL8_PAR_RDQUEUE_ERROR_EN)
#define F_CL8_PAR_RDQUEUE_ERROR_EN V_CL8_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL7_PAR_RDQUEUE_ERROR_EN 7
#define V_CL7_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL7_PAR_RDQUEUE_ERROR_EN)
#define F_CL7_PAR_RDQUEUE_ERROR_EN V_CL7_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL6_PAR_RDQUEUE_ERROR_EN 6
#define V_CL6_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL6_PAR_RDQUEUE_ERROR_EN)
#define F_CL6_PAR_RDQUEUE_ERROR_EN V_CL6_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL5_PAR_RDQUEUE_ERROR_EN 5
#define V_CL5_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL5_PAR_RDQUEUE_ERROR_EN)
#define F_CL5_PAR_RDQUEUE_ERROR_EN V_CL5_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL4_PAR_RDQUEUE_ERROR_EN 4
#define V_CL4_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL4_PAR_RDQUEUE_ERROR_EN)
#define F_CL4_PAR_RDQUEUE_ERROR_EN V_CL4_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL3_PAR_RDQUEUE_ERROR_EN 3
#define V_CL3_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL3_PAR_RDQUEUE_ERROR_EN)
#define F_CL3_PAR_RDQUEUE_ERROR_EN V_CL3_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL2_PAR_RDQUEUE_ERROR_EN 2
#define V_CL2_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL2_PAR_RDQUEUE_ERROR_EN)
#define F_CL2_PAR_RDQUEUE_ERROR_EN V_CL2_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL1_PAR_RDQUEUE_ERROR_EN 1
#define V_CL1_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL1_PAR_RDQUEUE_ERROR_EN)
#define F_CL1_PAR_RDQUEUE_ERROR_EN V_CL1_PAR_RDQUEUE_ERROR_EN(1U)
#define S_CL0_PAR_RDQUEUE_ERROR_EN 0
#define V_CL0_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_CL0_PAR_RDQUEUE_ERROR_EN)
#define F_CL0_PAR_RDQUEUE_ERROR_EN V_CL0_PAR_RDQUEUE_ERROR_EN(1U)
#define A_MA_PARITY_ERROR_ENABLE1 0x77f0
#define A_MA_PARITY_ERROR_STATUS 0x77f4
#define S_TP_DMARBT_PAR_ERROR 31
#define V_TP_DMARBT_PAR_ERROR(x) ((x) << S_TP_DMARBT_PAR_ERROR)
#define F_TP_DMARBT_PAR_ERROR V_TP_DMARBT_PAR_ERROR(1U)
#define S_LOGIC_FIFO_PAR_ERROR 30
#define V_LOGIC_FIFO_PAR_ERROR(x) ((x) << S_LOGIC_FIFO_PAR_ERROR)
#define F_LOGIC_FIFO_PAR_ERROR V_LOGIC_FIFO_PAR_ERROR(1U)
#define S_ARB3_PAR_WRQUEUE_ERROR 29
#define V_ARB3_PAR_WRQUEUE_ERROR(x) ((x) << S_ARB3_PAR_WRQUEUE_ERROR)
#define F_ARB3_PAR_WRQUEUE_ERROR V_ARB3_PAR_WRQUEUE_ERROR(1U)
#define S_ARB2_PAR_WRQUEUE_ERROR 28
#define V_ARB2_PAR_WRQUEUE_ERROR(x) ((x) << S_ARB2_PAR_WRQUEUE_ERROR)
#define F_ARB2_PAR_WRQUEUE_ERROR V_ARB2_PAR_WRQUEUE_ERROR(1U)
#define S_ARB1_PAR_WRQUEUE_ERROR 27
#define V_ARB1_PAR_WRQUEUE_ERROR(x) ((x) << S_ARB1_PAR_WRQUEUE_ERROR)
#define F_ARB1_PAR_WRQUEUE_ERROR V_ARB1_PAR_WRQUEUE_ERROR(1U)
#define S_ARB0_PAR_WRQUEUE_ERROR 26
#define V_ARB0_PAR_WRQUEUE_ERROR(x) ((x) << S_ARB0_PAR_WRQUEUE_ERROR)
#define F_ARB0_PAR_WRQUEUE_ERROR V_ARB0_PAR_WRQUEUE_ERROR(1U)
#define S_ARB3_PAR_RDQUEUE_ERROR 25
#define V_ARB3_PAR_RDQUEUE_ERROR(x) ((x) << S_ARB3_PAR_RDQUEUE_ERROR)
#define F_ARB3_PAR_RDQUEUE_ERROR V_ARB3_PAR_RDQUEUE_ERROR(1U)
#define S_ARB2_PAR_RDQUEUE_ERROR 24
#define V_ARB2_PAR_RDQUEUE_ERROR(x) ((x) << S_ARB2_PAR_RDQUEUE_ERROR)
#define F_ARB2_PAR_RDQUEUE_ERROR V_ARB2_PAR_RDQUEUE_ERROR(1U)
#define S_ARB1_PAR_RDQUEUE_ERROR 23
#define V_ARB1_PAR_RDQUEUE_ERROR(x) ((x) << S_ARB1_PAR_RDQUEUE_ERROR)
#define F_ARB1_PAR_RDQUEUE_ERROR V_ARB1_PAR_RDQUEUE_ERROR(1U)
#define S_ARB0_PAR_RDQUEUE_ERROR 22
#define V_ARB0_PAR_RDQUEUE_ERROR(x) ((x) << S_ARB0_PAR_RDQUEUE_ERROR)
#define F_ARB0_PAR_RDQUEUE_ERROR V_ARB0_PAR_RDQUEUE_ERROR(1U)
#define S_CL10_PAR_WRQUEUE_ERROR 21
#define V_CL10_PAR_WRQUEUE_ERROR(x) ((x) << S_CL10_PAR_WRQUEUE_ERROR)
#define F_CL10_PAR_WRQUEUE_ERROR V_CL10_PAR_WRQUEUE_ERROR(1U)
#define S_CL9_PAR_WRQUEUE_ERROR 20
#define V_CL9_PAR_WRQUEUE_ERROR(x) ((x) << S_CL9_PAR_WRQUEUE_ERROR)
#define F_CL9_PAR_WRQUEUE_ERROR V_CL9_PAR_WRQUEUE_ERROR(1U)
#define S_CL8_PAR_WRQUEUE_ERROR 19
#define V_CL8_PAR_WRQUEUE_ERROR(x) ((x) << S_CL8_PAR_WRQUEUE_ERROR)
#define F_CL8_PAR_WRQUEUE_ERROR V_CL8_PAR_WRQUEUE_ERROR(1U)
#define S_CL7_PAR_WRQUEUE_ERROR 18
#define V_CL7_PAR_WRQUEUE_ERROR(x) ((x) << S_CL7_PAR_WRQUEUE_ERROR)
#define F_CL7_PAR_WRQUEUE_ERROR V_CL7_PAR_WRQUEUE_ERROR(1U)
#define S_CL6_PAR_WRQUEUE_ERROR 17
#define V_CL6_PAR_WRQUEUE_ERROR(x) ((x) << S_CL6_PAR_WRQUEUE_ERROR)
#define F_CL6_PAR_WRQUEUE_ERROR V_CL6_PAR_WRQUEUE_ERROR(1U)
#define S_CL5_PAR_WRQUEUE_ERROR 16
#define V_CL5_PAR_WRQUEUE_ERROR(x) ((x) << S_CL5_PAR_WRQUEUE_ERROR)
#define F_CL5_PAR_WRQUEUE_ERROR V_CL5_PAR_WRQUEUE_ERROR(1U)
#define S_CL4_PAR_WRQUEUE_ERROR 15
#define V_CL4_PAR_WRQUEUE_ERROR(x) ((x) << S_CL4_PAR_WRQUEUE_ERROR)
#define F_CL4_PAR_WRQUEUE_ERROR V_CL4_PAR_WRQUEUE_ERROR(1U)
#define S_CL3_PAR_WRQUEUE_ERROR 14
#define V_CL3_PAR_WRQUEUE_ERROR(x) ((x) << S_CL3_PAR_WRQUEUE_ERROR)
#define F_CL3_PAR_WRQUEUE_ERROR V_CL3_PAR_WRQUEUE_ERROR(1U)
#define S_CL2_PAR_WRQUEUE_ERROR 13
#define V_CL2_PAR_WRQUEUE_ERROR(x) ((x) << S_CL2_PAR_WRQUEUE_ERROR)
#define F_CL2_PAR_WRQUEUE_ERROR V_CL2_PAR_WRQUEUE_ERROR(1U)
#define S_CL1_PAR_WRQUEUE_ERROR 12
#define V_CL1_PAR_WRQUEUE_ERROR(x) ((x) << S_CL1_PAR_WRQUEUE_ERROR)
#define F_CL1_PAR_WRQUEUE_ERROR V_CL1_PAR_WRQUEUE_ERROR(1U)
#define S_CL0_PAR_WRQUEUE_ERROR 11
#define V_CL0_PAR_WRQUEUE_ERROR(x) ((x) << S_CL0_PAR_WRQUEUE_ERROR)
#define F_CL0_PAR_WRQUEUE_ERROR V_CL0_PAR_WRQUEUE_ERROR(1U)
#define S_CL10_PAR_RDQUEUE_ERROR 10
#define V_CL10_PAR_RDQUEUE_ERROR(x) ((x) << S_CL10_PAR_RDQUEUE_ERROR)
#define F_CL10_PAR_RDQUEUE_ERROR V_CL10_PAR_RDQUEUE_ERROR(1U)
#define S_CL9_PAR_RDQUEUE_ERROR 9
#define V_CL9_PAR_RDQUEUE_ERROR(x) ((x) << S_CL9_PAR_RDQUEUE_ERROR)
#define F_CL9_PAR_RDQUEUE_ERROR V_CL9_PAR_RDQUEUE_ERROR(1U)
#define S_CL8_PAR_RDQUEUE_ERROR 8
#define V_CL8_PAR_RDQUEUE_ERROR(x) ((x) << S_CL8_PAR_RDQUEUE_ERROR)
#define F_CL8_PAR_RDQUEUE_ERROR V_CL8_PAR_RDQUEUE_ERROR(1U)
#define S_CL7_PAR_RDQUEUE_ERROR 7
#define V_CL7_PAR_RDQUEUE_ERROR(x) ((x) << S_CL7_PAR_RDQUEUE_ERROR)
#define F_CL7_PAR_RDQUEUE_ERROR V_CL7_PAR_RDQUEUE_ERROR(1U)
#define S_CL6_PAR_RDQUEUE_ERROR 6
#define V_CL6_PAR_RDQUEUE_ERROR(x) ((x) << S_CL6_PAR_RDQUEUE_ERROR)
#define F_CL6_PAR_RDQUEUE_ERROR V_CL6_PAR_RDQUEUE_ERROR(1U)
#define S_CL5_PAR_RDQUEUE_ERROR 5
#define V_CL5_PAR_RDQUEUE_ERROR(x) ((x) << S_CL5_PAR_RDQUEUE_ERROR)
#define F_CL5_PAR_RDQUEUE_ERROR V_CL5_PAR_RDQUEUE_ERROR(1U)
#define S_CL4_PAR_RDQUEUE_ERROR 4
#define V_CL4_PAR_RDQUEUE_ERROR(x) ((x) << S_CL4_PAR_RDQUEUE_ERROR)
#define F_CL4_PAR_RDQUEUE_ERROR V_CL4_PAR_RDQUEUE_ERROR(1U)
#define S_CL3_PAR_RDQUEUE_ERROR 3
#define V_CL3_PAR_RDQUEUE_ERROR(x) ((x) << S_CL3_PAR_RDQUEUE_ERROR)
#define F_CL3_PAR_RDQUEUE_ERROR V_CL3_PAR_RDQUEUE_ERROR(1U)
#define S_CL2_PAR_RDQUEUE_ERROR 2
#define V_CL2_PAR_RDQUEUE_ERROR(x) ((x) << S_CL2_PAR_RDQUEUE_ERROR)
#define F_CL2_PAR_RDQUEUE_ERROR V_CL2_PAR_RDQUEUE_ERROR(1U)
#define S_CL1_PAR_RDQUEUE_ERROR 1
#define V_CL1_PAR_RDQUEUE_ERROR(x) ((x) << S_CL1_PAR_RDQUEUE_ERROR)
#define F_CL1_PAR_RDQUEUE_ERROR V_CL1_PAR_RDQUEUE_ERROR(1U)
#define S_CL0_PAR_RDQUEUE_ERROR 0
#define V_CL0_PAR_RDQUEUE_ERROR(x) ((x) << S_CL0_PAR_RDQUEUE_ERROR)
#define F_CL0_PAR_RDQUEUE_ERROR V_CL0_PAR_RDQUEUE_ERROR(1U)
#define A_MA_PARITY_ERROR_STATUS1 0x77f4
#define A_MA_SGE_PCIE_COHERANCY_CTRL 0x77f8
#define S_BONUS_REG 6
#define M_BONUS_REG 0x3ffffffU
#define V_BONUS_REG(x) ((x) << S_BONUS_REG)
#define G_BONUS_REG(x) (((x) >> S_BONUS_REG) & M_BONUS_REG)
#define S_COHERANCY_CMD_TYPE 4
#define M_COHERANCY_CMD_TYPE 0x3U
#define V_COHERANCY_CMD_TYPE(x) ((x) << S_COHERANCY_CMD_TYPE)
#define G_COHERANCY_CMD_TYPE(x) (((x) >> S_COHERANCY_CMD_TYPE) & M_COHERANCY_CMD_TYPE)
#define S_COHERANCY_THREAD_NUM 1
#define M_COHERANCY_THREAD_NUM 0x7U
#define V_COHERANCY_THREAD_NUM(x) ((x) << S_COHERANCY_THREAD_NUM)
#define G_COHERANCY_THREAD_NUM(x) (((x) >> S_COHERANCY_THREAD_NUM) & M_COHERANCY_THREAD_NUM)
#define S_COHERANCY_ENABLE 0
#define V_COHERANCY_ENABLE(x) ((x) << S_COHERANCY_ENABLE)
#define F_COHERANCY_ENABLE V_COHERANCY_ENABLE(1U)
#define A_MA_ERROR_ENABLE 0x77fc
#define S_UE_ENABLE 0
#define V_UE_ENABLE(x) ((x) << S_UE_ENABLE)
#define F_UE_ENABLE V_UE_ENABLE(1U)
#define S_FUTURE_EXPANSION 1
#define M_FUTURE_EXPANSION 0x7fffffffU
#define V_FUTURE_EXPANSION(x) ((x) << S_FUTURE_EXPANSION)
#define G_FUTURE_EXPANSION(x) (((x) >> S_FUTURE_EXPANSION) & M_FUTURE_EXPANSION)
#define S_FUTURE_EXPANSION_EE 1
#define M_FUTURE_EXPANSION_EE 0x7fffffffU
#define V_FUTURE_EXPANSION_EE(x) ((x) << S_FUTURE_EXPANSION_EE)
#define G_FUTURE_EXPANSION_EE(x) (((x) >> S_FUTURE_EXPANSION_EE) & M_FUTURE_EXPANSION_EE)
#define A_MA_PARITY_ERROR_ENABLE2 0x7800
#define S_ARB4_PAR_WRQUEUE_ERROR_EN 1
#define V_ARB4_PAR_WRQUEUE_ERROR_EN(x) ((x) << S_ARB4_PAR_WRQUEUE_ERROR_EN)
#define F_ARB4_PAR_WRQUEUE_ERROR_EN V_ARB4_PAR_WRQUEUE_ERROR_EN(1U)
#define S_ARB4_PAR_RDQUEUE_ERROR_EN 0
#define V_ARB4_PAR_RDQUEUE_ERROR_EN(x) ((x) << S_ARB4_PAR_RDQUEUE_ERROR_EN)
#define F_ARB4_PAR_RDQUEUE_ERROR_EN V_ARB4_PAR_RDQUEUE_ERROR_EN(1U)
#define A_MA_PARITY_ERROR_STATUS2 0x7804
#define S_ARB4_PAR_WRQUEUE_ERROR 1
#define V_ARB4_PAR_WRQUEUE_ERROR(x) ((x) << S_ARB4_PAR_WRQUEUE_ERROR)
#define F_ARB4_PAR_WRQUEUE_ERROR V_ARB4_PAR_WRQUEUE_ERROR(1U)
#define S_ARB4_PAR_RDQUEUE_ERROR 0
#define V_ARB4_PAR_RDQUEUE_ERROR(x) ((x) << S_ARB4_PAR_RDQUEUE_ERROR)
#define F_ARB4_PAR_RDQUEUE_ERROR V_ARB4_PAR_RDQUEUE_ERROR(1U)
#define A_MA_EXT_MEMORY1_BAR 0x7808
#define S_EXT_MEM1_BASE 16
#define M_EXT_MEM1_BASE 0xfffU
#define V_EXT_MEM1_BASE(x) ((x) << S_EXT_MEM1_BASE)
#define G_EXT_MEM1_BASE(x) (((x) >> S_EXT_MEM1_BASE) & M_EXT_MEM1_BASE)
#define S_EXT_MEM1_SIZE 0
#define M_EXT_MEM1_SIZE 0xfffU
#define V_EXT_MEM1_SIZE(x) ((x) << S_EXT_MEM1_SIZE)
#define G_EXT_MEM1_SIZE(x) (((x) >> S_EXT_MEM1_SIZE) & M_EXT_MEM1_SIZE)
#define A_MA_PMTX_THROTTLE 0x780c
#define S_FL_ENABLE 31
#define V_FL_ENABLE(x) ((x) << S_FL_ENABLE)
#define F_FL_ENABLE V_FL_ENABLE(1U)
#define S_FL_LIMIT 0
#define M_FL_LIMIT 0xffU
#define V_FL_LIMIT(x) ((x) << S_FL_LIMIT)
#define G_FL_LIMIT(x) (((x) >> S_FL_LIMIT) & M_FL_LIMIT)
#define A_MA_PMRX_THROTTLE 0x7810
#define A_MA_SGE_TH0_WRDATA_CNT 0x7814
#define A_MA_SGE_TH1_WRDATA_CNT 0x7818
#define A_MA_ULPTX_WRDATA_CNT 0x781c
#define A_MA_ULPRX_WRDATA_CNT 0x7820
#define A_MA_ULPTXRX_WRDATA_CNT 0x7824
#define A_MA_TP_TH0_WRDATA_CNT 0x7828
#define A_MA_TP_TH1_WRDATA_CNT 0x782c
#define A_MA_LE_WRDATA_CNT 0x7830
#define A_MA_CIM_WRDATA_CNT 0x7834
#define A_MA_PCIE_WRDATA_CNT 0x7838
#define A_MA_PMTX_WRDATA_CNT 0x783c
#define A_MA_PMRX_WRDATA_CNT 0x7840
#define A_MA_HMA_WRDATA_CNT 0x7844
#define A_MA_SGE_TH0_RDDATA_CNT 0x7848
#define A_MA_SGE_TH1_RDDATA_CNT 0x784c
#define A_MA_ULPTX_RDDATA_CNT 0x7850
#define A_MA_ULPRX_RDDATA_CNT 0x7854
#define A_MA_ULPTXRX_RDDATA_CNT 0x7858
#define A_MA_TP_TH0_RDDATA_CNT 0x785c
#define A_MA_TP_TH1_RDDATA_CNT 0x7860
#define A_MA_LE_RDDATA_CNT 0x7864
#define A_MA_CIM_RDDATA_CNT 0x7868
#define A_MA_PCIE_RDDATA_CNT 0x786c
#define A_MA_PMTX_RDDATA_CNT 0x7870
#define A_MA_PMRX_RDDATA_CNT 0x7874
#define A_MA_HMA_RDDATA_CNT 0x7878
#define A_MA_EDRAM0_WRDATA_CNT1 0x787c
#define A_MA_EXIT_ADDR_FAULT 0x787c
#define S_EXIT_ADDR_FAULT 0
#define V_EXIT_ADDR_FAULT(x) ((x) << S_EXIT_ADDR_FAULT)
#define F_EXIT_ADDR_FAULT V_EXIT_ADDR_FAULT(1U)
#define A_MA_EDRAM0_WRDATA_CNT0 0x7880
#define A_MA_DDR_DEVICE_CFG 0x7880
#define S_MEM_WIDTH 1
#define M_MEM_WIDTH 0x7U
#define V_MEM_WIDTH(x) ((x) << S_MEM_WIDTH)
#define G_MEM_WIDTH(x) (((x) >> S_MEM_WIDTH) & M_MEM_WIDTH)
#define S_DDR_MODE 0
#define V_DDR_MODE(x) ((x) << S_DDR_MODE)
#define F_DDR_MODE V_DDR_MODE(1U)
#define A_MA_EDRAM1_WRDATA_CNT1 0x7884
#define A_MA_EDRAM1_WRDATA_CNT0 0x7888
#define A_MA_EXT_MEMORY0_WRDATA_CNT1 0x788c
#define A_MA_EXT_MEMORY0_WRDATA_CNT0 0x7890
#define A_MA_HOST_MEMORY_WRDATA_CNT1 0x7894
#define A_MA_HOST_MEMORY_WRDATA_CNT0 0x7898
#define A_MA_EXT_MEMORY1_WRDATA_CNT1 0x789c
#define A_MA_EXT_MEMORY1_WRDATA_CNT0 0x78a0
#define A_MA_EDRAM0_RDDATA_CNT1 0x78a4
#define A_MA_EDRAM0_RDDATA_CNT0 0x78a8
#define A_MA_EDRAM1_RDDATA_CNT1 0x78ac
#define A_MA_EDRAM1_RDDATA_CNT0 0x78b0
#define A_MA_EXT_MEMORY0_RDDATA_CNT1 0x78b4
#define A_MA_EXT_MEMORY0_RDDATA_CNT0 0x78b8
#define A_MA_HOST_MEMORY_RDDATA_CNT1 0x78bc
#define A_MA_HOST_MEMORY_RDDATA_CNT0 0x78c0
#define A_MA_EXT_MEMORY1_RDDATA_CNT1 0x78c4
#define A_MA_EXT_MEMORY1_RDDATA_CNT0 0x78c8
#define A_MA_TIMEOUT_CFG 0x78cc
#define S_CLR 31
#define V_CLR(x) ((x) << S_CLR)
#define F_CLR V_CLR(1U)
#define S_CNT_LOCK 30
#define V_CNT_LOCK(x) ((x) << S_CNT_LOCK)
#define F_CNT_LOCK V_CNT_LOCK(1U)
#define S_WRN 24
#define V_WRN(x) ((x) << S_WRN)
#define F_WRN V_WRN(1U)
#define S_DIR 23
#define V_DIR(x) ((x) << S_DIR)
#define F_DIR V_DIR(1U)
#define S_TO_BUS 22
#define V_TO_BUS(x) ((x) << S_TO_BUS)
#define F_TO_BUS V_TO_BUS(1U)
#define S_CLIENT 16
#define M_CLIENT 0xfU
#define V_CLIENT(x) ((x) << S_CLIENT)
#define G_CLIENT(x) (((x) >> S_CLIENT) & M_CLIENT)
#define S_DELAY 0
#define M_DELAY 0xffffU
#define V_DELAY(x) ((x) << S_DELAY)
#define G_DELAY(x) (((x) >> S_DELAY) & M_DELAY)
#define A_MA_TIMEOUT_CNT 0x78d0
#define S_CNT_VAL 0
#define M_CNT_VAL 0xffffU
#define V_CNT_VAL(x) ((x) << S_CNT_VAL)
#define G_CNT_VAL(x) (((x) >> S_CNT_VAL) & M_CNT_VAL)
#define A_MA_WRITE_TIMEOUT_ERROR_ENABLE 0x78d4
#define S_FUTURE_CEXPANSION 29
#define M_FUTURE_CEXPANSION 0x7U
#define V_FUTURE_CEXPANSION(x) ((x) << S_FUTURE_CEXPANSION)
#define G_FUTURE_CEXPANSION(x) (((x) >> S_FUTURE_CEXPANSION) & M_FUTURE_CEXPANSION)
#define S_CL12_WR_CMD_TO_EN 28
#define V_CL12_WR_CMD_TO_EN(x) ((x) << S_CL12_WR_CMD_TO_EN)
#define F_CL12_WR_CMD_TO_EN V_CL12_WR_CMD_TO_EN(1U)
#define S_CL11_WR_CMD_TO_EN 27
#define V_CL11_WR_CMD_TO_EN(x) ((x) << S_CL11_WR_CMD_TO_EN)
#define F_CL11_WR_CMD_TO_EN V_CL11_WR_CMD_TO_EN(1U)
#define S_CL10_WR_CMD_TO_EN 26
#define V_CL10_WR_CMD_TO_EN(x) ((x) << S_CL10_WR_CMD_TO_EN)
#define F_CL10_WR_CMD_TO_EN V_CL10_WR_CMD_TO_EN(1U)
#define S_CL9_WR_CMD_TO_EN 25
#define V_CL9_WR_CMD_TO_EN(x) ((x) << S_CL9_WR_CMD_TO_EN)
#define F_CL9_WR_CMD_TO_EN V_CL9_WR_CMD_TO_EN(1U)
#define S_CL8_WR_CMD_TO_EN 24
#define V_CL8_WR_CMD_TO_EN(x) ((x) << S_CL8_WR_CMD_TO_EN)
#define F_CL8_WR_CMD_TO_EN V_CL8_WR_CMD_TO_EN(1U)
#define S_CL7_WR_CMD_TO_EN 23
#define V_CL7_WR_CMD_TO_EN(x) ((x) << S_CL7_WR_CMD_TO_EN)
#define F_CL7_WR_CMD_TO_EN V_CL7_WR_CMD_TO_EN(1U)
#define S_CL6_WR_CMD_TO_EN 22
#define V_CL6_WR_CMD_TO_EN(x) ((x) << S_CL6_WR_CMD_TO_EN)
#define F_CL6_WR_CMD_TO_EN V_CL6_WR_CMD_TO_EN(1U)
#define S_CL5_WR_CMD_TO_EN 21
#define V_CL5_WR_CMD_TO_EN(x) ((x) << S_CL5_WR_CMD_TO_EN)
#define F_CL5_WR_CMD_TO_EN V_CL5_WR_CMD_TO_EN(1U)
#define S_CL4_WR_CMD_TO_EN 20
#define V_CL4_WR_CMD_TO_EN(x) ((x) << S_CL4_WR_CMD_TO_EN)
#define F_CL4_WR_CMD_TO_EN V_CL4_WR_CMD_TO_EN(1U)
#define S_CL3_WR_CMD_TO_EN 19
#define V_CL3_WR_CMD_TO_EN(x) ((x) << S_CL3_WR_CMD_TO_EN)
#define F_CL3_WR_CMD_TO_EN V_CL3_WR_CMD_TO_EN(1U)
#define S_CL2_WR_CMD_TO_EN 18
#define V_CL2_WR_CMD_TO_EN(x) ((x) << S_CL2_WR_CMD_TO_EN)
#define F_CL2_WR_CMD_TO_EN V_CL2_WR_CMD_TO_EN(1U)
#define S_CL1_WR_CMD_TO_EN 17
#define V_CL1_WR_CMD_TO_EN(x) ((x) << S_CL1_WR_CMD_TO_EN)
#define F_CL1_WR_CMD_TO_EN V_CL1_WR_CMD_TO_EN(1U)
#define S_CL0_WR_CMD_TO_EN 16
#define V_CL0_WR_CMD_TO_EN(x) ((x) << S_CL0_WR_CMD_TO_EN)
#define F_CL0_WR_CMD_TO_EN V_CL0_WR_CMD_TO_EN(1U)
#define S_FUTURE_DEXPANSION 13
#define M_FUTURE_DEXPANSION 0x7U
#define V_FUTURE_DEXPANSION(x) ((x) << S_FUTURE_DEXPANSION)
#define G_FUTURE_DEXPANSION(x) (((x) >> S_FUTURE_DEXPANSION) & M_FUTURE_DEXPANSION)
#define S_CL12_WR_DATA_TO_EN 12
#define V_CL12_WR_DATA_TO_EN(x) ((x) << S_CL12_WR_DATA_TO_EN)
#define F_CL12_WR_DATA_TO_EN V_CL12_WR_DATA_TO_EN(1U)
#define S_CL11_WR_DATA_TO_EN 11
#define V_CL11_WR_DATA_TO_EN(x) ((x) << S_CL11_WR_DATA_TO_EN)
#define F_CL11_WR_DATA_TO_EN V_CL11_WR_DATA_TO_EN(1U)
#define S_CL10_WR_DATA_TO_EN 10
#define V_CL10_WR_DATA_TO_EN(x) ((x) << S_CL10_WR_DATA_TO_EN)
#define F_CL10_WR_DATA_TO_EN V_CL10_WR_DATA_TO_EN(1U)
#define S_CL9_WR_DATA_TO_EN 9
#define V_CL9_WR_DATA_TO_EN(x) ((x) << S_CL9_WR_DATA_TO_EN)
#define F_CL9_WR_DATA_TO_EN V_CL9_WR_DATA_TO_EN(1U)
#define S_CL8_WR_DATA_TO_EN 8
#define V_CL8_WR_DATA_TO_EN(x) ((x) << S_CL8_WR_DATA_TO_EN)
#define F_CL8_WR_DATA_TO_EN V_CL8_WR_DATA_TO_EN(1U)
#define S_CL7_WR_DATA_TO_EN 7
#define V_CL7_WR_DATA_TO_EN(x) ((x) << S_CL7_WR_DATA_TO_EN)
#define F_CL7_WR_DATA_TO_EN V_CL7_WR_DATA_TO_EN(1U)
#define S_CL6_WR_DATA_TO_EN 6
#define V_CL6_WR_DATA_TO_EN(x) ((x) << S_CL6_WR_DATA_TO_EN)
#define F_CL6_WR_DATA_TO_EN V_CL6_WR_DATA_TO_EN(1U)
#define S_CL5_WR_DATA_TO_EN 5
#define V_CL5_WR_DATA_TO_EN(x) ((x) << S_CL5_WR_DATA_TO_EN)
#define F_CL5_WR_DATA_TO_EN V_CL5_WR_DATA_TO_EN(1U)
#define S_CL4_WR_DATA_TO_EN 4
#define V_CL4_WR_DATA_TO_EN(x) ((x) << S_CL4_WR_DATA_TO_EN)
#define F_CL4_WR_DATA_TO_EN V_CL4_WR_DATA_TO_EN(1U)
#define S_CL3_WR_DATA_TO_EN 3
#define V_CL3_WR_DATA_TO_EN(x) ((x) << S_CL3_WR_DATA_TO_EN)
#define F_CL3_WR_DATA_TO_EN V_CL3_WR_DATA_TO_EN(1U)
#define S_CL2_WR_DATA_TO_EN 2
#define V_CL2_WR_DATA_TO_EN(x) ((x) << S_CL2_WR_DATA_TO_EN)
#define F_CL2_WR_DATA_TO_EN V_CL2_WR_DATA_TO_EN(1U)
#define S_CL1_WR_DATA_TO_EN 1
#define V_CL1_WR_DATA_TO_EN(x) ((x) << S_CL1_WR_DATA_TO_EN)
#define F_CL1_WR_DATA_TO_EN V_CL1_WR_DATA_TO_EN(1U)
#define S_CL0_WR_DATA_TO_EN 0
#define V_CL0_WR_DATA_TO_EN(x) ((x) << S_CL0_WR_DATA_TO_EN)
#define F_CL0_WR_DATA_TO_EN V_CL0_WR_DATA_TO_EN(1U)
#define S_FUTURE_CEXPANSION_WTE 29
#define M_FUTURE_CEXPANSION_WTE 0x7U
#define V_FUTURE_CEXPANSION_WTE(x) ((x) << S_FUTURE_CEXPANSION_WTE)
#define G_FUTURE_CEXPANSION_WTE(x) (((x) >> S_FUTURE_CEXPANSION_WTE) & M_FUTURE_CEXPANSION_WTE)
#define S_FUTURE_DEXPANSION_WTE 13
#define M_FUTURE_DEXPANSION_WTE 0x7U
#define V_FUTURE_DEXPANSION_WTE(x) ((x) << S_FUTURE_DEXPANSION_WTE)
#define G_FUTURE_DEXPANSION_WTE(x) (((x) >> S_FUTURE_DEXPANSION_WTE) & M_FUTURE_DEXPANSION_WTE)
#define A_MA_WRITE_TIMEOUT_ERROR_STATUS 0x78d8
#define S_CL12_WR_CMD_TO_ERROR 28
#define V_CL12_WR_CMD_TO_ERROR(x) ((x) << S_CL12_WR_CMD_TO_ERROR)
#define F_CL12_WR_CMD_TO_ERROR V_CL12_WR_CMD_TO_ERROR(1U)
#define S_CL11_WR_CMD_TO_ERROR 27
#define V_CL11_WR_CMD_TO_ERROR(x) ((x) << S_CL11_WR_CMD_TO_ERROR)
#define F_CL11_WR_CMD_TO_ERROR V_CL11_WR_CMD_TO_ERROR(1U)
#define S_CL10_WR_CMD_TO_ERROR 26
#define V_CL10_WR_CMD_TO_ERROR(x) ((x) << S_CL10_WR_CMD_TO_ERROR)
#define F_CL10_WR_CMD_TO_ERROR V_CL10_WR_CMD_TO_ERROR(1U)
#define S_CL9_WR_CMD_TO_ERROR 25
#define V_CL9_WR_CMD_TO_ERROR(x) ((x) << S_CL9_WR_CMD_TO_ERROR)
#define F_CL9_WR_CMD_TO_ERROR V_CL9_WR_CMD_TO_ERROR(1U)
#define S_CL8_WR_CMD_TO_ERROR 24
#define V_CL8_WR_CMD_TO_ERROR(x) ((x) << S_CL8_WR_CMD_TO_ERROR)
#define F_CL8_WR_CMD_TO_ERROR V_CL8_WR_CMD_TO_ERROR(1U)
#define S_CL7_WR_CMD_TO_ERROR 23
#define V_CL7_WR_CMD_TO_ERROR(x) ((x) << S_CL7_WR_CMD_TO_ERROR)
#define F_CL7_WR_CMD_TO_ERROR V_CL7_WR_CMD_TO_ERROR(1U)
#define S_CL6_WR_CMD_TO_ERROR 22
#define V_CL6_WR_CMD_TO_ERROR(x) ((x) << S_CL6_WR_CMD_TO_ERROR)
#define F_CL6_WR_CMD_TO_ERROR V_CL6_WR_CMD_TO_ERROR(1U)
#define S_CL5_WR_CMD_TO_ERROR 21
#define V_CL5_WR_CMD_TO_ERROR(x) ((x) << S_CL5_WR_CMD_TO_ERROR)
#define F_CL5_WR_CMD_TO_ERROR V_CL5_WR_CMD_TO_ERROR(1U)
#define S_CL4_WR_CMD_TO_ERROR 20
#define V_CL4_WR_CMD_TO_ERROR(x) ((x) << S_CL4_WR_CMD_TO_ERROR)
#define F_CL4_WR_CMD_TO_ERROR V_CL4_WR_CMD_TO_ERROR(1U)
#define S_CL3_WR_CMD_TO_ERROR 19
#define V_CL3_WR_CMD_TO_ERROR(x) ((x) << S_CL3_WR_CMD_TO_ERROR)
#define F_CL3_WR_CMD_TO_ERROR V_CL3_WR_CMD_TO_ERROR(1U)
#define S_CL2_WR_CMD_TO_ERROR 18
#define V_CL2_WR_CMD_TO_ERROR(x) ((x) << S_CL2_WR_CMD_TO_ERROR)
#define F_CL2_WR_CMD_TO_ERROR V_CL2_WR_CMD_TO_ERROR(1U)
#define S_CL1_WR_CMD_TO_ERROR 17
#define V_CL1_WR_CMD_TO_ERROR(x) ((x) << S_CL1_WR_CMD_TO_ERROR)
#define F_CL1_WR_CMD_TO_ERROR V_CL1_WR_CMD_TO_ERROR(1U)
#define S_CL0_WR_CMD_TO_ERROR 16
#define V_CL0_WR_CMD_TO_ERROR(x) ((x) << S_CL0_WR_CMD_TO_ERROR)
#define F_CL0_WR_CMD_TO_ERROR V_CL0_WR_CMD_TO_ERROR(1U)
#define S_CL12_WR_DATA_TO_ERROR 12
#define V_CL12_WR_DATA_TO_ERROR(x) ((x) << S_CL12_WR_DATA_TO_ERROR)
#define F_CL12_WR_DATA_TO_ERROR V_CL12_WR_DATA_TO_ERROR(1U)
#define S_CL11_WR_DATA_TO_ERROR 11
#define V_CL11_WR_DATA_TO_ERROR(x) ((x) << S_CL11_WR_DATA_TO_ERROR)
#define F_CL11_WR_DATA_TO_ERROR V_CL11_WR_DATA_TO_ERROR(1U)
#define S_CL10_WR_DATA_TO_ERROR 10
#define V_CL10_WR_DATA_TO_ERROR(x) ((x) << S_CL10_WR_DATA_TO_ERROR)
#define F_CL10_WR_DATA_TO_ERROR V_CL10_WR_DATA_TO_ERROR(1U)
#define S_CL9_WR_DATA_TO_ERROR 9
#define V_CL9_WR_DATA_TO_ERROR(x) ((x) << S_CL9_WR_DATA_TO_ERROR)
#define F_CL9_WR_DATA_TO_ERROR V_CL9_WR_DATA_TO_ERROR(1U)
#define S_CL8_WR_DATA_TO_ERROR 8
#define V_CL8_WR_DATA_TO_ERROR(x) ((x) << S_CL8_WR_DATA_TO_ERROR)
#define F_CL8_WR_DATA_TO_ERROR V_CL8_WR_DATA_TO_ERROR(1U)
#define S_CL7_WR_DATA_TO_ERROR 7
#define V_CL7_WR_DATA_TO_ERROR(x) ((x) << S_CL7_WR_DATA_TO_ERROR)
#define F_CL7_WR_DATA_TO_ERROR V_CL7_WR_DATA_TO_ERROR(1U)
#define S_CL6_WR_DATA_TO_ERROR 6
#define V_CL6_WR_DATA_TO_ERROR(x) ((x) << S_CL6_WR_DATA_TO_ERROR)
#define F_CL6_WR_DATA_TO_ERROR V_CL6_WR_DATA_TO_ERROR(1U)
#define S_CL5_WR_DATA_TO_ERROR 5
#define V_CL5_WR_DATA_TO_ERROR(x) ((x) << S_CL5_WR_DATA_TO_ERROR)
#define F_CL5_WR_DATA_TO_ERROR V_CL5_WR_DATA_TO_ERROR(1U)
#define S_CL4_WR_DATA_TO_ERROR 4
#define V_CL4_WR_DATA_TO_ERROR(x) ((x) << S_CL4_WR_DATA_TO_ERROR)
#define F_CL4_WR_DATA_TO_ERROR V_CL4_WR_DATA_TO_ERROR(1U)
#define S_CL3_WR_DATA_TO_ERROR 3
#define V_CL3_WR_DATA_TO_ERROR(x) ((x) << S_CL3_WR_DATA_TO_ERROR)
#define F_CL3_WR_DATA_TO_ERROR V_CL3_WR_DATA_TO_ERROR(1U)
#define S_CL2_WR_DATA_TO_ERROR 2
#define V_CL2_WR_DATA_TO_ERROR(x) ((x) << S_CL2_WR_DATA_TO_ERROR)
#define F_CL2_WR_DATA_TO_ERROR V_CL2_WR_DATA_TO_ERROR(1U)
#define S_CL1_WR_DATA_TO_ERROR 1
#define V_CL1_WR_DATA_TO_ERROR(x) ((x) << S_CL1_WR_DATA_TO_ERROR)
#define F_CL1_WR_DATA_TO_ERROR V_CL1_WR_DATA_TO_ERROR(1U)
#define S_CL0_WR_DATA_TO_ERROR 0
#define V_CL0_WR_DATA_TO_ERROR(x) ((x) << S_CL0_WR_DATA_TO_ERROR)
#define F_CL0_WR_DATA_TO_ERROR V_CL0_WR_DATA_TO_ERROR(1U)
#define S_FUTURE_CEXPANSION_WTS 29
#define M_FUTURE_CEXPANSION_WTS 0x7U
#define V_FUTURE_CEXPANSION_WTS(x) ((x) << S_FUTURE_CEXPANSION_WTS)
#define G_FUTURE_CEXPANSION_WTS(x) (((x) >> S_FUTURE_CEXPANSION_WTS) & M_FUTURE_CEXPANSION_WTS)
#define S_FUTURE_DEXPANSION_WTS 13
#define M_FUTURE_DEXPANSION_WTS 0x7U
#define V_FUTURE_DEXPANSION_WTS(x) ((x) << S_FUTURE_DEXPANSION_WTS)
#define G_FUTURE_DEXPANSION_WTS(x) (((x) >> S_FUTURE_DEXPANSION_WTS) & M_FUTURE_DEXPANSION_WTS)
#define A_MA_READ_TIMEOUT_ERROR_ENABLE 0x78dc
#define S_CL12_RD_CMD_TO_EN 28
#define V_CL12_RD_CMD_TO_EN(x) ((x) << S_CL12_RD_CMD_TO_EN)
#define F_CL12_RD_CMD_TO_EN V_CL12_RD_CMD_TO_EN(1U)
#define S_CL11_RD_CMD_TO_EN 27
#define V_CL11_RD_CMD_TO_EN(x) ((x) << S_CL11_RD_CMD_TO_EN)
#define F_CL11_RD_CMD_TO_EN V_CL11_RD_CMD_TO_EN(1U)
#define S_CL10_RD_CMD_TO_EN 26
#define V_CL10_RD_CMD_TO_EN(x) ((x) << S_CL10_RD_CMD_TO_EN)
#define F_CL10_RD_CMD_TO_EN V_CL10_RD_CMD_TO_EN(1U)
#define S_CL9_RD_CMD_TO_EN 25
#define V_CL9_RD_CMD_TO_EN(x) ((x) << S_CL9_RD_CMD_TO_EN)
#define F_CL9_RD_CMD_TO_EN V_CL9_RD_CMD_TO_EN(1U)
#define S_CL8_RD_CMD_TO_EN 24
#define V_CL8_RD_CMD_TO_EN(x) ((x) << S_CL8_RD_CMD_TO_EN)
#define F_CL8_RD_CMD_TO_EN V_CL8_RD_CMD_TO_EN(1U)
#define S_CL7_RD_CMD_TO_EN 23
#define V_CL7_RD_CMD_TO_EN(x) ((x) << S_CL7_RD_CMD_TO_EN)
#define F_CL7_RD_CMD_TO_EN V_CL7_RD_CMD_TO_EN(1U)
#define S_CL6_RD_CMD_TO_EN 22
#define V_CL6_RD_CMD_TO_EN(x) ((x) << S_CL6_RD_CMD_TO_EN)
#define F_CL6_RD_CMD_TO_EN V_CL6_RD_CMD_TO_EN(1U)
#define S_CL5_RD_CMD_TO_EN 21
#define V_CL5_RD_CMD_TO_EN(x) ((x) << S_CL5_RD_CMD_TO_EN)
#define F_CL5_RD_CMD_TO_EN V_CL5_RD_CMD_TO_EN(1U)
#define S_CL4_RD_CMD_TO_EN 20
#define V_CL4_RD_CMD_TO_EN(x) ((x) << S_CL4_RD_CMD_TO_EN)
#define F_CL4_RD_CMD_TO_EN V_CL4_RD_CMD_TO_EN(1U)
#define S_CL3_RD_CMD_TO_EN 19
#define V_CL3_RD_CMD_TO_EN(x) ((x) << S_CL3_RD_CMD_TO_EN)
#define F_CL3_RD_CMD_TO_EN V_CL3_RD_CMD_TO_EN(1U)
#define S_CL2_RD_CMD_TO_EN 18
#define V_CL2_RD_CMD_TO_EN(x) ((x) << S_CL2_RD_CMD_TO_EN)
#define F_CL2_RD_CMD_TO_EN V_CL2_RD_CMD_TO_EN(1U)
#define S_CL1_RD_CMD_TO_EN 17
#define V_CL1_RD_CMD_TO_EN(x) ((x) << S_CL1_RD_CMD_TO_EN)
#define F_CL1_RD_CMD_TO_EN V_CL1_RD_CMD_TO_EN(1U)
#define S_CL0_RD_CMD_TO_EN 16
#define V_CL0_RD_CMD_TO_EN(x) ((x) << S_CL0_RD_CMD_TO_EN)
#define F_CL0_RD_CMD_TO_EN V_CL0_RD_CMD_TO_EN(1U)
#define S_CL12_RD_DATA_TO_EN 12
#define V_CL12_RD_DATA_TO_EN(x) ((x) << S_CL12_RD_DATA_TO_EN)
#define F_CL12_RD_DATA_TO_EN V_CL12_RD_DATA_TO_EN(1U)
#define S_CL11_RD_DATA_TO_EN 11
#define V_CL11_RD_DATA_TO_EN(x) ((x) << S_CL11_RD_DATA_TO_EN)
#define F_CL11_RD_DATA_TO_EN V_CL11_RD_DATA_TO_EN(1U)
#define S_CL10_RD_DATA_TO_EN 10
#define V_CL10_RD_DATA_TO_EN(x) ((x) << S_CL10_RD_DATA_TO_EN)
#define F_CL10_RD_DATA_TO_EN V_CL10_RD_DATA_TO_EN(1U)
#define S_CL9_RD_DATA_TO_EN 9
#define V_CL9_RD_DATA_TO_EN(x) ((x) << S_CL9_RD_DATA_TO_EN)
#define F_CL9_RD_DATA_TO_EN V_CL9_RD_DATA_TO_EN(1U)
#define S_CL8_RD_DATA_TO_EN 8
#define V_CL8_RD_DATA_TO_EN(x) ((x) << S_CL8_RD_DATA_TO_EN)
#define F_CL8_RD_DATA_TO_EN V_CL8_RD_DATA_TO_EN(1U)
#define S_CL7_RD_DATA_TO_EN 7
#define V_CL7_RD_DATA_TO_EN(x) ((x) << S_CL7_RD_DATA_TO_EN)
#define F_CL7_RD_DATA_TO_EN V_CL7_RD_DATA_TO_EN(1U)
#define S_CL6_RD_DATA_TO_EN 6
#define V_CL6_RD_DATA_TO_EN(x) ((x) << S_CL6_RD_DATA_TO_EN)
#define F_CL6_RD_DATA_TO_EN V_CL6_RD_DATA_TO_EN(1U)
#define S_CL5_RD_DATA_TO_EN 5
#define V_CL5_RD_DATA_TO_EN(x) ((x) << S_CL5_RD_DATA_TO_EN)
#define F_CL5_RD_DATA_TO_EN V_CL5_RD_DATA_TO_EN(1U)
#define S_CL4_RD_DATA_TO_EN 4
#define V_CL4_RD_DATA_TO_EN(x) ((x) << S_CL4_RD_DATA_TO_EN)
#define F_CL4_RD_DATA_TO_EN V_CL4_RD_DATA_TO_EN(1U)
#define S_CL3_RD_DATA_TO_EN 3
#define V_CL3_RD_DATA_TO_EN(x) ((x) << S_CL3_RD_DATA_TO_EN)
#define F_CL3_RD_DATA_TO_EN V_CL3_RD_DATA_TO_EN(1U)
#define S_CL2_RD_DATA_TO_EN 2
#define V_CL2_RD_DATA_TO_EN(x) ((x) << S_CL2_RD_DATA_TO_EN)
#define F_CL2_RD_DATA_TO_EN V_CL2_RD_DATA_TO_EN(1U)
#define S_CL1_RD_DATA_TO_EN 1
#define V_CL1_RD_DATA_TO_EN(x) ((x) << S_CL1_RD_DATA_TO_EN)
#define F_CL1_RD_DATA_TO_EN V_CL1_RD_DATA_TO_EN(1U)
#define S_CL0_RD_DATA_TO_EN 0
#define V_CL0_RD_DATA_TO_EN(x) ((x) << S_CL0_RD_DATA_TO_EN)
#define F_CL0_RD_DATA_TO_EN V_CL0_RD_DATA_TO_EN(1U)
#define S_FUTURE_CEXPANSION_RTE 29
#define M_FUTURE_CEXPANSION_RTE 0x7U
#define V_FUTURE_CEXPANSION_RTE(x) ((x) << S_FUTURE_CEXPANSION_RTE)
#define G_FUTURE_CEXPANSION_RTE(x) (((x) >> S_FUTURE_CEXPANSION_RTE) & M_FUTURE_CEXPANSION_RTE)
#define S_FUTURE_DEXPANSION_RTE 13
#define M_FUTURE_DEXPANSION_RTE 0x7U
#define V_FUTURE_DEXPANSION_RTE(x) ((x) << S_FUTURE_DEXPANSION_RTE)
#define G_FUTURE_DEXPANSION_RTE(x) (((x) >> S_FUTURE_DEXPANSION_RTE) & M_FUTURE_DEXPANSION_RTE)
#define A_MA_READ_TIMEOUT_ERROR_STATUS 0x78e0
#define S_CL12_RD_CMD_TO_ERROR 28
#define V_CL12_RD_CMD_TO_ERROR(x) ((x) << S_CL12_RD_CMD_TO_ERROR)
#define F_CL12_RD_CMD_TO_ERROR V_CL12_RD_CMD_TO_ERROR(1U)
#define S_CL11_RD_CMD_TO_ERROR 27
#define V_CL11_RD_CMD_TO_ERROR(x) ((x) << S_CL11_RD_CMD_TO_ERROR)
#define F_CL11_RD_CMD_TO_ERROR V_CL11_RD_CMD_TO_ERROR(1U)
#define S_CL10_RD_CMD_TO_ERROR 26
#define V_CL10_RD_CMD_TO_ERROR(x) ((x) << S_CL10_RD_CMD_TO_ERROR)
#define F_CL10_RD_CMD_TO_ERROR V_CL10_RD_CMD_TO_ERROR(1U)
#define S_CL9_RD_CMD_TO_ERROR 25
#define V_CL9_RD_CMD_TO_ERROR(x) ((x) << S_CL9_RD_CMD_TO_ERROR)
#define F_CL9_RD_CMD_TO_ERROR V_CL9_RD_CMD_TO_ERROR(1U)
#define S_CL8_RD_CMD_TO_ERROR 24
#define V_CL8_RD_CMD_TO_ERROR(x) ((x) << S_CL8_RD_CMD_TO_ERROR)
#define F_CL8_RD_CMD_TO_ERROR V_CL8_RD_CMD_TO_ERROR(1U)
#define S_CL7_RD_CMD_TO_ERROR 23
#define V_CL7_RD_CMD_TO_ERROR(x) ((x) << S_CL7_RD_CMD_TO_ERROR)
#define F_CL7_RD_CMD_TO_ERROR V_CL7_RD_CMD_TO_ERROR(1U)
#define S_CL6_RD_CMD_TO_ERROR 22
#define V_CL6_RD_CMD_TO_ERROR(x) ((x) << S_CL6_RD_CMD_TO_ERROR)
#define F_CL6_RD_CMD_TO_ERROR V_CL6_RD_CMD_TO_ERROR(1U)
#define S_CL5_RD_CMD_TO_ERROR 21
#define V_CL5_RD_CMD_TO_ERROR(x) ((x) << S_CL5_RD_CMD_TO_ERROR)
#define F_CL5_RD_CMD_TO_ERROR V_CL5_RD_CMD_TO_ERROR(1U)
#define S_CL4_RD_CMD_TO_ERROR 20
#define V_CL4_RD_CMD_TO_ERROR(x) ((x) << S_CL4_RD_CMD_TO_ERROR)
#define F_CL4_RD_CMD_TO_ERROR V_CL4_RD_CMD_TO_ERROR(1U)
#define S_CL3_RD_CMD_TO_ERROR 19
#define V_CL3_RD_CMD_TO_ERROR(x) ((x) << S_CL3_RD_CMD_TO_ERROR)
#define F_CL3_RD_CMD_TO_ERROR V_CL3_RD_CMD_TO_ERROR(1U)
#define S_CL2_RD_CMD_TO_ERROR 18
#define V_CL2_RD_CMD_TO_ERROR(x) ((x) << S_CL2_RD_CMD_TO_ERROR)
#define F_CL2_RD_CMD_TO_ERROR V_CL2_RD_CMD_TO_ERROR(1U)
#define S_CL1_RD_CMD_TO_ERROR 17
#define V_CL1_RD_CMD_TO_ERROR(x) ((x) << S_CL1_RD_CMD_TO_ERROR)
#define F_CL1_RD_CMD_TO_ERROR V_CL1_RD_CMD_TO_ERROR(1U)
#define S_CL0_RD_CMD_TO_ERROR 16
#define V_CL0_RD_CMD_TO_ERROR(x) ((x) << S_CL0_RD_CMD_TO_ERROR)
#define F_CL0_RD_CMD_TO_ERROR V_CL0_RD_CMD_TO_ERROR(1U)
#define S_CL12_RD_DATA_TO_ERROR 12
#define V_CL12_RD_DATA_TO_ERROR(x) ((x) << S_CL12_RD_DATA_TO_ERROR)
#define F_CL12_RD_DATA_TO_ERROR V_CL12_RD_DATA_TO_ERROR(1U)
#define S_CL11_RD_DATA_TO_ERROR 11
#define V_CL11_RD_DATA_TO_ERROR(x) ((x) << S_CL11_RD_DATA_TO_ERROR)
#define F_CL11_RD_DATA_TO_ERROR V_CL11_RD_DATA_TO_ERROR(1U)
#define S_CL10_RD_DATA_TO_ERROR 10
#define V_CL10_RD_DATA_TO_ERROR(x) ((x) << S_CL10_RD_DATA_TO_ERROR)
#define F_CL10_RD_DATA_TO_ERROR V_CL10_RD_DATA_TO_ERROR(1U)
#define S_CL9_RD_DATA_TO_ERROR 9
#define V_CL9_RD_DATA_TO_ERROR(x) ((x) << S_CL9_RD_DATA_TO_ERROR)
#define F_CL9_RD_DATA_TO_ERROR V_CL9_RD_DATA_TO_ERROR(1U)
#define S_CL8_RD_DATA_TO_ERROR 8
#define V_CL8_RD_DATA_TO_ERROR(x) ((x) << S_CL8_RD_DATA_TO_ERROR)
#define F_CL8_RD_DATA_TO_ERROR V_CL8_RD_DATA_TO_ERROR(1U)
#define S_CL7_RD_DATA_TO_ERROR 7
#define V_CL7_RD_DATA_TO_ERROR(x) ((x) << S_CL7_RD_DATA_TO_ERROR)
#define F_CL7_RD_DATA_TO_ERROR V_CL7_RD_DATA_TO_ERROR(1U)
#define S_CL6_RD_DATA_TO_ERROR 6
#define V_CL6_RD_DATA_TO_ERROR(x) ((x) << S_CL6_RD_DATA_TO_ERROR)
#define F_CL6_RD_DATA_TO_ERROR V_CL6_RD_DATA_TO_ERROR(1U)
#define S_CL5_RD_DATA_TO_ERROR 5
#define V_CL5_RD_DATA_TO_ERROR(x) ((x) << S_CL5_RD_DATA_TO_ERROR)
#define F_CL5_RD_DATA_TO_ERROR V_CL5_RD_DATA_TO_ERROR(1U)
#define S_CL4_RD_DATA_TO_ERROR 4
#define V_CL4_RD_DATA_TO_ERROR(x) ((x) << S_CL4_RD_DATA_TO_ERROR)
#define F_CL4_RD_DATA_TO_ERROR V_CL4_RD_DATA_TO_ERROR(1U)
#define S_CL3_RD_DATA_TO_ERROR 3
#define V_CL3_RD_DATA_TO_ERROR(x) ((x) << S_CL3_RD_DATA_TO_ERROR)
#define F_CL3_RD_DATA_TO_ERROR V_CL3_RD_DATA_TO_ERROR(1U)
#define S_CL2_RD_DATA_TO_ERROR 2
#define V_CL2_RD_DATA_TO_ERROR(x) ((x) << S_CL2_RD_DATA_TO_ERROR)
#define F_CL2_RD_DATA_TO_ERROR V_CL2_RD_DATA_TO_ERROR(1U)
#define S_CL1_RD_DATA_TO_ERROR 1
#define V_CL1_RD_DATA_TO_ERROR(x) ((x) << S_CL1_RD_DATA_TO_ERROR)
#define F_CL1_RD_DATA_TO_ERROR V_CL1_RD_DATA_TO_ERROR(1U)
#define S_CL0_RD_DATA_TO_ERROR 0
#define V_CL0_RD_DATA_TO_ERROR(x) ((x) << S_CL0_RD_DATA_TO_ERROR)
#define F_CL0_RD_DATA_TO_ERROR V_CL0_RD_DATA_TO_ERROR(1U)
#define S_FUTURE_CEXPANSION_RTS 29
#define M_FUTURE_CEXPANSION_RTS 0x7U
#define V_FUTURE_CEXPANSION_RTS(x) ((x) << S_FUTURE_CEXPANSION_RTS)
#define G_FUTURE_CEXPANSION_RTS(x) (((x) >> S_FUTURE_CEXPANSION_RTS) & M_FUTURE_CEXPANSION_RTS)
#define S_FUTURE_DEXPANSION_RTS 13
#define M_FUTURE_DEXPANSION_RTS 0x7U
#define V_FUTURE_DEXPANSION_RTS(x) ((x) << S_FUTURE_DEXPANSION_RTS)
#define G_FUTURE_DEXPANSION_RTS(x) (((x) >> S_FUTURE_DEXPANSION_RTS) & M_FUTURE_DEXPANSION_RTS)
#define A_MA_BKP_CNT_SEL 0x78e4
#define S_BKP_CNT_TYPE 30
#define M_BKP_CNT_TYPE 0x3U
#define V_BKP_CNT_TYPE(x) ((x) << S_BKP_CNT_TYPE)
#define G_BKP_CNT_TYPE(x) (((x) >> S_BKP_CNT_TYPE) & M_BKP_CNT_TYPE)
#define S_BKP_CLIENT 24
#define M_BKP_CLIENT 0xfU
#define V_BKP_CLIENT(x) ((x) << S_BKP_CLIENT)
#define G_BKP_CLIENT(x) (((x) >> S_BKP_CLIENT) & M_BKP_CLIENT)
#define A_MA_BKP_CNT 0x78e8
#define A_MA_WRT_ARB 0x78ec
#define S_WRT_EN 31
#define V_WRT_EN(x) ((x) << S_WRT_EN)
#define F_WRT_EN V_WRT_EN(1U)
#define S_WR_TIM 16
#define M_WR_TIM 0xffU
#define V_WR_TIM(x) ((x) << S_WR_TIM)
#define G_WR_TIM(x) (((x) >> S_WR_TIM) & M_WR_TIM)
#define S_RD_WIN 8
#define M_RD_WIN 0xffU
#define V_RD_WIN(x) ((x) << S_RD_WIN)
#define G_RD_WIN(x) (((x) >> S_RD_WIN) & M_RD_WIN)
#define S_WR_WIN 0
#define M_WR_WIN 0xffU
#define V_WR_WIN(x) ((x) << S_WR_WIN)
#define G_WR_WIN(x) (((x) >> S_WR_WIN) & M_WR_WIN)
#define A_MA_IF_PARITY_ERROR_ENABLE 0x78f0
#define S_T5_FUTURE_DEXPANSION 13
#define M_T5_FUTURE_DEXPANSION 0x7ffffU
#define V_T5_FUTURE_DEXPANSION(x) ((x) << S_T5_FUTURE_DEXPANSION)
#define G_T5_FUTURE_DEXPANSION(x) (((x) >> S_T5_FUTURE_DEXPANSION) & M_T5_FUTURE_DEXPANSION)
#define S_CL12_IF_PAR_EN 12
#define V_CL12_IF_PAR_EN(x) ((x) << S_CL12_IF_PAR_EN)
#define F_CL12_IF_PAR_EN V_CL12_IF_PAR_EN(1U)
#define S_CL11_IF_PAR_EN 11
#define V_CL11_IF_PAR_EN(x) ((x) << S_CL11_IF_PAR_EN)
#define F_CL11_IF_PAR_EN V_CL11_IF_PAR_EN(1U)
#define S_CL10_IF_PAR_EN 10
#define V_CL10_IF_PAR_EN(x) ((x) << S_CL10_IF_PAR_EN)
#define F_CL10_IF_PAR_EN V_CL10_IF_PAR_EN(1U)
#define S_CL9_IF_PAR_EN 9
#define V_CL9_IF_PAR_EN(x) ((x) << S_CL9_IF_PAR_EN)
#define F_CL9_IF_PAR_EN V_CL9_IF_PAR_EN(1U)
#define S_CL8_IF_PAR_EN 8
#define V_CL8_IF_PAR_EN(x) ((x) << S_CL8_IF_PAR_EN)
#define F_CL8_IF_PAR_EN V_CL8_IF_PAR_EN(1U)
#define S_CL7_IF_PAR_EN 7
#define V_CL7_IF_PAR_EN(x) ((x) << S_CL7_IF_PAR_EN)
#define F_CL7_IF_PAR_EN V_CL7_IF_PAR_EN(1U)
#define S_CL6_IF_PAR_EN 6
#define V_CL6_IF_PAR_EN(x) ((x) << S_CL6_IF_PAR_EN)
#define F_CL6_IF_PAR_EN V_CL6_IF_PAR_EN(1U)
#define S_CL5_IF_PAR_EN 5
#define V_CL5_IF_PAR_EN(x) ((x) << S_CL5_IF_PAR_EN)
#define F_CL5_IF_PAR_EN V_CL5_IF_PAR_EN(1U)
#define S_CL4_IF_PAR_EN 4
#define V_CL4_IF_PAR_EN(x) ((x) << S_CL4_IF_PAR_EN)
#define F_CL4_IF_PAR_EN V_CL4_IF_PAR_EN(1U)
#define S_CL3_IF_PAR_EN 3
#define V_CL3_IF_PAR_EN(x) ((x) << S_CL3_IF_PAR_EN)
#define F_CL3_IF_PAR_EN V_CL3_IF_PAR_EN(1U)
#define S_CL2_IF_PAR_EN 2
#define V_CL2_IF_PAR_EN(x) ((x) << S_CL2_IF_PAR_EN)
#define F_CL2_IF_PAR_EN V_CL2_IF_PAR_EN(1U)
#define S_CL1_IF_PAR_EN 1
#define V_CL1_IF_PAR_EN(x) ((x) << S_CL1_IF_PAR_EN)
#define F_CL1_IF_PAR_EN V_CL1_IF_PAR_EN(1U)
#define S_CL0_IF_PAR_EN 0
#define V_CL0_IF_PAR_EN(x) ((x) << S_CL0_IF_PAR_EN)
#define F_CL0_IF_PAR_EN V_CL0_IF_PAR_EN(1U)
#define S_FUTURE_DEXPANSION_IPE 13
#define M_FUTURE_DEXPANSION_IPE 0x7ffffU
#define V_FUTURE_DEXPANSION_IPE(x) ((x) << S_FUTURE_DEXPANSION_IPE)
#define G_FUTURE_DEXPANSION_IPE(x) (((x) >> S_FUTURE_DEXPANSION_IPE) & M_FUTURE_DEXPANSION_IPE)
#define A_MA_IF_PARITY_ERROR_STATUS 0x78f4
#define S_T5_FUTURE_DEXPANSION 13
#define M_T5_FUTURE_DEXPANSION 0x7ffffU
#define V_T5_FUTURE_DEXPANSION(x) ((x) << S_T5_FUTURE_DEXPANSION)
#define G_T5_FUTURE_DEXPANSION(x) (((x) >> S_T5_FUTURE_DEXPANSION) & M_T5_FUTURE_DEXPANSION)
#define S_CL12_IF_PAR_ERROR 12
#define V_CL12_IF_PAR_ERROR(x) ((x) << S_CL12_IF_PAR_ERROR)
#define F_CL12_IF_PAR_ERROR V_CL12_IF_PAR_ERROR(1U)
#define S_CL11_IF_PAR_ERROR 11
#define V_CL11_IF_PAR_ERROR(x) ((x) << S_CL11_IF_PAR_ERROR)
#define F_CL11_IF_PAR_ERROR V_CL11_IF_PAR_ERROR(1U)
#define S_CL10_IF_PAR_ERROR 10
#define V_CL10_IF_PAR_ERROR(x) ((x) << S_CL10_IF_PAR_ERROR)
#define F_CL10_IF_PAR_ERROR V_CL10_IF_PAR_ERROR(1U)
#define S_CL9_IF_PAR_ERROR 9
#define V_CL9_IF_PAR_ERROR(x) ((x) << S_CL9_IF_PAR_ERROR)
#define F_CL9_IF_PAR_ERROR V_CL9_IF_PAR_ERROR(1U)
#define S_CL8_IF_PAR_ERROR 8
#define V_CL8_IF_PAR_ERROR(x) ((x) << S_CL8_IF_PAR_ERROR)
#define F_CL8_IF_PAR_ERROR V_CL8_IF_PAR_ERROR(1U)
#define S_CL7_IF_PAR_ERROR 7
#define V_CL7_IF_PAR_ERROR(x) ((x) << S_CL7_IF_PAR_ERROR)
#define F_CL7_IF_PAR_ERROR V_CL7_IF_PAR_ERROR(1U)
#define S_CL6_IF_PAR_ERROR 6
#define V_CL6_IF_PAR_ERROR(x) ((x) << S_CL6_IF_PAR_ERROR)
#define F_CL6_IF_PAR_ERROR V_CL6_IF_PAR_ERROR(1U)
#define S_CL5_IF_PAR_ERROR 5
#define V_CL5_IF_PAR_ERROR(x) ((x) << S_CL5_IF_PAR_ERROR)
#define F_CL5_IF_PAR_ERROR V_CL5_IF_PAR_ERROR(1U)
#define S_CL4_IF_PAR_ERROR 4
#define V_CL4_IF_PAR_ERROR(x) ((x) << S_CL4_IF_PAR_ERROR)
#define F_CL4_IF_PAR_ERROR V_CL4_IF_PAR_ERROR(1U)
#define S_CL3_IF_PAR_ERROR 3
#define V_CL3_IF_PAR_ERROR(x) ((x) << S_CL3_IF_PAR_ERROR)
#define F_CL3_IF_PAR_ERROR V_CL3_IF_PAR_ERROR(1U)
#define S_CL2_IF_PAR_ERROR 2
#define V_CL2_IF_PAR_ERROR(x) ((x) << S_CL2_IF_PAR_ERROR)
#define F_CL2_IF_PAR_ERROR V_CL2_IF_PAR_ERROR(1U)
#define S_CL1_IF_PAR_ERROR 1
#define V_CL1_IF_PAR_ERROR(x) ((x) << S_CL1_IF_PAR_ERROR)
#define F_CL1_IF_PAR_ERROR V_CL1_IF_PAR_ERROR(1U)
#define S_CL0_IF_PAR_ERROR 0
#define V_CL0_IF_PAR_ERROR(x) ((x) << S_CL0_IF_PAR_ERROR)
#define F_CL0_IF_PAR_ERROR V_CL0_IF_PAR_ERROR(1U)
#define S_FUTURE_DEXPANSION_IPS 13
#define M_FUTURE_DEXPANSION_IPS 0x7ffffU
#define V_FUTURE_DEXPANSION_IPS(x) ((x) << S_FUTURE_DEXPANSION_IPS)
#define G_FUTURE_DEXPANSION_IPS(x) (((x) >> S_FUTURE_DEXPANSION_IPS) & M_FUTURE_DEXPANSION_IPS)
#define A_MA_LOCAL_DEBUG_CFG 0x78f8
#define S_DEBUG_OR 15
#define V_DEBUG_OR(x) ((x) << S_DEBUG_OR)
#define F_DEBUG_OR V_DEBUG_OR(1U)
#define S_DEBUG_HI 14
#define V_DEBUG_HI(x) ((x) << S_DEBUG_HI)
#define F_DEBUG_HI V_DEBUG_HI(1U)
#define S_DEBUG_RPT 13
#define V_DEBUG_RPT(x) ((x) << S_DEBUG_RPT)
#define F_DEBUG_RPT V_DEBUG_RPT(1U)
#define S_DEBUGPAGE 10
#define M_DEBUGPAGE 0x7U
#define V_DEBUGPAGE(x) ((x) << S_DEBUGPAGE)
#define G_DEBUGPAGE(x) (((x) >> S_DEBUGPAGE) & M_DEBUGPAGE)
#define A_MA_LOCAL_DEBUG_RPT 0x78fc
#define A_MA_SGE_THREAD_0_CLIENT_INTERFACE_EXTERNAL 0xa000
#define S_CMDVLD0 31
#define V_CMDVLD0(x) ((x) << S_CMDVLD0)
#define F_CMDVLD0 V_CMDVLD0(1U)
#define S_CMDRDY0 30
#define V_CMDRDY0(x) ((x) << S_CMDRDY0)
#define F_CMDRDY0 V_CMDRDY0(1U)
#define S_CMDTYPE0 29
#define V_CMDTYPE0(x) ((x) << S_CMDTYPE0)
#define F_CMDTYPE0 V_CMDTYPE0(1U)
#define S_CMDLEN0 21
#define M_CMDLEN0 0xffU
#define V_CMDLEN0(x) ((x) << S_CMDLEN0)
#define G_CMDLEN0(x) (((x) >> S_CMDLEN0) & M_CMDLEN0)
#define S_CMDADDR0 8
#define M_CMDADDR0 0x1fffU
#define V_CMDADDR0(x) ((x) << S_CMDADDR0)
#define G_CMDADDR0(x) (((x) >> S_CMDADDR0) & M_CMDADDR0)
#define S_WRDATAVLD0 7
#define V_WRDATAVLD0(x) ((x) << S_WRDATAVLD0)
#define F_WRDATAVLD0 V_WRDATAVLD0(1U)
#define S_WRDATARDY0 6
#define V_WRDATARDY0(x) ((x) << S_WRDATARDY0)
#define F_WRDATARDY0 V_WRDATARDY0(1U)
#define S_RDDATARDY0 5
#define V_RDDATARDY0(x) ((x) << S_RDDATARDY0)
#define F_RDDATARDY0 V_RDDATARDY0(1U)
#define S_RDDATAVLD0 4
#define V_RDDATAVLD0(x) ((x) << S_RDDATAVLD0)
#define F_RDDATAVLD0 V_RDDATAVLD0(1U)
#define S_RDDATA0 0
#define M_RDDATA0 0xfU
#define V_RDDATA0(x) ((x) << S_RDDATA0)
#define G_RDDATA0(x) (((x) >> S_RDDATA0) & M_RDDATA0)
#define A_MA_SGE_THREAD_1_CLIENT_INTERFACE_EXTERNAL 0xa001
#define S_CMDVLD1 31
#define V_CMDVLD1(x) ((x) << S_CMDVLD1)
#define F_CMDVLD1 V_CMDVLD1(1U)
#define S_CMDRDY1 30
#define V_CMDRDY1(x) ((x) << S_CMDRDY1)
#define F_CMDRDY1 V_CMDRDY1(1U)
#define S_CMDTYPE1 29
#define V_CMDTYPE1(x) ((x) << S_CMDTYPE1)
#define F_CMDTYPE1 V_CMDTYPE1(1U)
#define S_CMDLEN1 21
#define M_CMDLEN1 0xffU
#define V_CMDLEN1(x) ((x) << S_CMDLEN1)
#define G_CMDLEN1(x) (((x) >> S_CMDLEN1) & M_CMDLEN1)
#define S_CMDADDR1 8
#define M_CMDADDR1 0x1fffU
#define V_CMDADDR1(x) ((x) << S_CMDADDR1)
#define G_CMDADDR1(x) (((x) >> S_CMDADDR1) & M_CMDADDR1)
#define S_WRDATAVLD1 7
#define V_WRDATAVLD1(x) ((x) << S_WRDATAVLD1)
#define F_WRDATAVLD1 V_WRDATAVLD1(1U)
#define S_WRDATARDY1 6
#define V_WRDATARDY1(x) ((x) << S_WRDATARDY1)
#define F_WRDATARDY1 V_WRDATARDY1(1U)
#define S_RDDATARDY1 5
#define V_RDDATARDY1(x) ((x) << S_RDDATARDY1)
#define F_RDDATARDY1 V_RDDATARDY1(1U)
#define S_RDDATAVLD1 4
#define V_RDDATAVLD1(x) ((x) << S_RDDATAVLD1)
#define F_RDDATAVLD1 V_RDDATAVLD1(1U)
#define S_RDDATA1 0
#define M_RDDATA1 0xfU
#define V_RDDATA1(x) ((x) << S_RDDATA1)
#define G_RDDATA1(x) (((x) >> S_RDDATA1) & M_RDDATA1)
#define A_MA_ULP_TX_CLIENT_INTERFACE_EXTERNAL 0xa002
#define S_CMDVLD2 31
#define V_CMDVLD2(x) ((x) << S_CMDVLD2)
#define F_CMDVLD2 V_CMDVLD2(1U)
#define S_CMDRDY2 30
#define V_CMDRDY2(x) ((x) << S_CMDRDY2)
#define F_CMDRDY2 V_CMDRDY2(1U)
#define S_CMDTYPE2 29
#define V_CMDTYPE2(x) ((x) << S_CMDTYPE2)
#define F_CMDTYPE2 V_CMDTYPE2(1U)
#define S_CMDLEN2 21
#define M_CMDLEN2 0xffU
#define V_CMDLEN2(x) ((x) << S_CMDLEN2)
#define G_CMDLEN2(x) (((x) >> S_CMDLEN2) & M_CMDLEN2)
#define S_CMDADDR2 8
#define M_CMDADDR2 0x1fffU
#define V_CMDADDR2(x) ((x) << S_CMDADDR2)
#define G_CMDADDR2(x) (((x) >> S_CMDADDR2) & M_CMDADDR2)
#define S_WRDATAVLD2 7
#define V_WRDATAVLD2(x) ((x) << S_WRDATAVLD2)
#define F_WRDATAVLD2 V_WRDATAVLD2(1U)
#define S_WRDATARDY2 6
#define V_WRDATARDY2(x) ((x) << S_WRDATARDY2)
#define F_WRDATARDY2 V_WRDATARDY2(1U)
#define S_RDDATARDY2 5
#define V_RDDATARDY2(x) ((x) << S_RDDATARDY2)
#define F_RDDATARDY2 V_RDDATARDY2(1U)
#define S_RDDATAVLD2 4
#define V_RDDATAVLD2(x) ((x) << S_RDDATAVLD2)
#define F_RDDATAVLD2 V_RDDATAVLD2(1U)
#define S_RDDATA2 0
#define M_RDDATA2 0xfU
#define V_RDDATA2(x) ((x) << S_RDDATA2)
#define G_RDDATA2(x) (((x) >> S_RDDATA2) & M_RDDATA2)
#define A_MA_ULP_RX_CLIENT_INTERFACE_EXTERNAL 0xa003
#define S_CMDVLD3 31
#define V_CMDVLD3(x) ((x) << S_CMDVLD3)
#define F_CMDVLD3 V_CMDVLD3(1U)
#define S_CMDRDY3 30
#define V_CMDRDY3(x) ((x) << S_CMDRDY3)
#define F_CMDRDY3 V_CMDRDY3(1U)
#define S_CMDTYPE3 29
#define V_CMDTYPE3(x) ((x) << S_CMDTYPE3)
#define F_CMDTYPE3 V_CMDTYPE3(1U)
#define S_CMDLEN3 21
#define M_CMDLEN3 0xffU
#define V_CMDLEN3(x) ((x) << S_CMDLEN3)
#define G_CMDLEN3(x) (((x) >> S_CMDLEN3) & M_CMDLEN3)
#define S_CMDADDR3 8
#define M_CMDADDR3 0x1fffU
#define V_CMDADDR3(x) ((x) << S_CMDADDR3)
#define G_CMDADDR3(x) (((x) >> S_CMDADDR3) & M_CMDADDR3)
#define S_WRDATAVLD3 7
#define V_WRDATAVLD3(x) ((x) << S_WRDATAVLD3)
#define F_WRDATAVLD3 V_WRDATAVLD3(1U)
#define S_WRDATARDY3 6
#define V_WRDATARDY3(x) ((x) << S_WRDATARDY3)
#define F_WRDATARDY3 V_WRDATARDY3(1U)
#define S_RDDATARDY3 5
#define V_RDDATARDY3(x) ((x) << S_RDDATARDY3)
#define F_RDDATARDY3 V_RDDATARDY3(1U)
#define S_RDDATAVLD3 4
#define V_RDDATAVLD3(x) ((x) << S_RDDATAVLD3)
#define F_RDDATAVLD3 V_RDDATAVLD3(1U)
#define S_RDDATA3 0
#define M_RDDATA3 0xfU
#define V_RDDATA3(x) ((x) << S_RDDATA3)
#define G_RDDATA3(x) (((x) >> S_RDDATA3) & M_RDDATA3)
#define A_MA_ULP_TX_RX_CLIENT_INTERFACE_EXTERNAL 0xa004
#define S_CMDVLD4 31
#define V_CMDVLD4(x) ((x) << S_CMDVLD4)
#define F_CMDVLD4 V_CMDVLD4(1U)
#define S_CMDRDY4 30
#define V_CMDRDY4(x) ((x) << S_CMDRDY4)
#define F_CMDRDY4 V_CMDRDY4(1U)
#define S_CMDTYPE4 29
#define V_CMDTYPE4(x) ((x) << S_CMDTYPE4)
#define F_CMDTYPE4 V_CMDTYPE4(1U)
#define S_CMDLEN4 21
#define M_CMDLEN4 0xffU
#define V_CMDLEN4(x) ((x) << S_CMDLEN4)
#define G_CMDLEN4(x) (((x) >> S_CMDLEN4) & M_CMDLEN4)
#define S_CMDADDR4 8
#define M_CMDADDR4 0x1fffU
#define V_CMDADDR4(x) ((x) << S_CMDADDR4)
#define G_CMDADDR4(x) (((x) >> S_CMDADDR4) & M_CMDADDR4)
#define S_WRDATAVLD4 7
#define V_WRDATAVLD4(x) ((x) << S_WRDATAVLD4)
#define F_WRDATAVLD4 V_WRDATAVLD4(1U)
#define S_WRDATARDY4 6
#define V_WRDATARDY4(x) ((x) << S_WRDATARDY4)
#define F_WRDATARDY4 V_WRDATARDY4(1U)
#define S_RDDATARDY4 5
#define V_RDDATARDY4(x) ((x) << S_RDDATARDY4)
#define F_RDDATARDY4 V_RDDATARDY4(1U)
#define S_RDDATAVLD4 4
#define V_RDDATAVLD4(x) ((x) << S_RDDATAVLD4)
#define F_RDDATAVLD4 V_RDDATAVLD4(1U)
#define S_RDDATA4 0
#define M_RDDATA4 0xfU
#define V_RDDATA4(x) ((x) << S_RDDATA4)
#define G_RDDATA4(x) (((x) >> S_RDDATA4) & M_RDDATA4)
#define A_MA_TP_THREAD_0_CLIENT_INTERFACE_EXTERNAL 0xa005
#define S_CMDVLD5 31
#define V_CMDVLD5(x) ((x) << S_CMDVLD5)
#define F_CMDVLD5 V_CMDVLD5(1U)
#define S_CMDRDY5 30
#define V_CMDRDY5(x) ((x) << S_CMDRDY5)
#define F_CMDRDY5 V_CMDRDY5(1U)
#define S_CMDTYPE5 29
#define V_CMDTYPE5(x) ((x) << S_CMDTYPE5)
#define F_CMDTYPE5 V_CMDTYPE5(1U)
#define S_CMDLEN5 21
#define M_CMDLEN5 0xffU
#define V_CMDLEN5(x) ((x) << S_CMDLEN5)
#define G_CMDLEN5(x) (((x) >> S_CMDLEN5) & M_CMDLEN5)
#define S_CMDADDR5 8
#define M_CMDADDR5 0x1fffU
#define V_CMDADDR5(x) ((x) << S_CMDADDR5)
#define G_CMDADDR5(x) (((x) >> S_CMDADDR5) & M_CMDADDR5)
#define S_WRDATAVLD5 7
#define V_WRDATAVLD5(x) ((x) << S_WRDATAVLD5)
#define F_WRDATAVLD5 V_WRDATAVLD5(1U)
#define S_WRDATARDY5 6
#define V_WRDATARDY5(x) ((x) << S_WRDATARDY5)
#define F_WRDATARDY5 V_WRDATARDY5(1U)
#define S_RDDATARDY5 5
#define V_RDDATARDY5(x) ((x) << S_RDDATARDY5)
#define F_RDDATARDY5 V_RDDATARDY5(1U)
#define S_RDDATAVLD5 4
#define V_RDDATAVLD5(x) ((x) << S_RDDATAVLD5)
#define F_RDDATAVLD5 V_RDDATAVLD5(1U)
#define S_RDDATA5 0
#define M_RDDATA5 0xfU
#define V_RDDATA5(x) ((x) << S_RDDATA5)
#define G_RDDATA5(x) (((x) >> S_RDDATA5) & M_RDDATA5)
#define A_MA_TP_THREAD_1_CLIENT_INTERFACE_EXTERNAL 0xa006
#define S_CMDVLD6 31
#define V_CMDVLD6(x) ((x) << S_CMDVLD6)
#define F_CMDVLD6 V_CMDVLD6(1U)
#define S_CMDRDY6 30
#define V_CMDRDY6(x) ((x) << S_CMDRDY6)
#define F_CMDRDY6 V_CMDRDY6(1U)
#define S_CMDTYPE6 29
#define V_CMDTYPE6(x) ((x) << S_CMDTYPE6)
#define F_CMDTYPE6 V_CMDTYPE6(1U)
#define S_CMDLEN6 21
#define M_CMDLEN6 0xffU
#define V_CMDLEN6(x) ((x) << S_CMDLEN6)
#define G_CMDLEN6(x) (((x) >> S_CMDLEN6) & M_CMDLEN6)
#define S_CMDADDR6 8
#define M_CMDADDR6 0x1fffU
#define V_CMDADDR6(x) ((x) << S_CMDADDR6)
#define G_CMDADDR6(x) (((x) >> S_CMDADDR6) & M_CMDADDR6)
#define S_WRDATAVLD6 7
#define V_WRDATAVLD6(x) ((x) << S_WRDATAVLD6)
#define F_WRDATAVLD6 V_WRDATAVLD6(1U)
#define S_WRDATARDY6 6
#define V_WRDATARDY6(x) ((x) << S_WRDATARDY6)
#define F_WRDATARDY6 V_WRDATARDY6(1U)
#define S_RDDATARDY6 5
#define V_RDDATARDY6(x) ((x) << S_RDDATARDY6)
#define F_RDDATARDY6 V_RDDATARDY6(1U)
#define S_RDDATAVLD6 4
#define V_RDDATAVLD6(x) ((x) << S_RDDATAVLD6)
#define F_RDDATAVLD6 V_RDDATAVLD6(1U)
#define S_RDDATA6 0
#define M_RDDATA6 0xfU
#define V_RDDATA6(x) ((x) << S_RDDATA6)
#define G_RDDATA6(x) (((x) >> S_RDDATA6) & M_RDDATA6)
#define A_MA_LE_CLIENT_INTERFACE_EXTERNAL 0xa007
#define S_CMDVLD7 31
#define V_CMDVLD7(x) ((x) << S_CMDVLD7)
#define F_CMDVLD7 V_CMDVLD7(1U)
#define S_CMDRDY7 30
#define V_CMDRDY7(x) ((x) << S_CMDRDY7)
#define F_CMDRDY7 V_CMDRDY7(1U)
#define S_CMDTYPE7 29
#define V_CMDTYPE7(x) ((x) << S_CMDTYPE7)
#define F_CMDTYPE7 V_CMDTYPE7(1U)
#define S_CMDLEN7 21
#define M_CMDLEN7 0xffU
#define V_CMDLEN7(x) ((x) << S_CMDLEN7)
#define G_CMDLEN7(x) (((x) >> S_CMDLEN7) & M_CMDLEN7)
#define S_CMDADDR7 8
#define M_CMDADDR7 0x1fffU
#define V_CMDADDR7(x) ((x) << S_CMDADDR7)
#define G_CMDADDR7(x) (((x) >> S_CMDADDR7) & M_CMDADDR7)
#define S_WRDATAVLD7 7
#define V_WRDATAVLD7(x) ((x) << S_WRDATAVLD7)
#define F_WRDATAVLD7 V_WRDATAVLD7(1U)
#define S_WRDATARDY7 6
#define V_WRDATARDY7(x) ((x) << S_WRDATARDY7)
#define F_WRDATARDY7 V_WRDATARDY7(1U)
#define S_RDDATARDY7 5
#define V_RDDATARDY7(x) ((x) << S_RDDATARDY7)
#define F_RDDATARDY7 V_RDDATARDY7(1U)
#define S_RDDATAVLD7 4
#define V_RDDATAVLD7(x) ((x) << S_RDDATAVLD7)
#define F_RDDATAVLD7 V_RDDATAVLD7(1U)
#define S_RDDATA7 0
#define M_RDDATA7 0xfU
#define V_RDDATA7(x) ((x) << S_RDDATA7)
#define G_RDDATA7(x) (((x) >> S_RDDATA7) & M_RDDATA7)
#define A_MA_CIM_CLIENT_INTERFACE_EXTERNAL 0xa008
#define S_CMDVLD8 31
#define V_CMDVLD8(x) ((x) << S_CMDVLD8)
#define F_CMDVLD8 V_CMDVLD8(1U)
#define S_CMDRDY8 30
#define V_CMDRDY8(x) ((x) << S_CMDRDY8)
#define F_CMDRDY8 V_CMDRDY8(1U)
#define S_CMDTYPE8 29
#define V_CMDTYPE8(x) ((x) << S_CMDTYPE8)
#define F_CMDTYPE8 V_CMDTYPE8(1U)
#define S_CMDLEN8 21
#define M_CMDLEN8 0xffU
#define V_CMDLEN8(x) ((x) << S_CMDLEN8)
#define G_CMDLEN8(x) (((x) >> S_CMDLEN8) & M_CMDLEN8)
#define S_CMDADDR8 8
#define M_CMDADDR8 0x1fffU
#define V_CMDADDR8(x) ((x) << S_CMDADDR8)
#define G_CMDADDR8(x) (((x) >> S_CMDADDR8) & M_CMDADDR8)
#define S_WRDATAVLD8 7
#define V_WRDATAVLD8(x) ((x) << S_WRDATAVLD8)
#define F_WRDATAVLD8 V_WRDATAVLD8(1U)
#define S_WRDATARDY8 6
#define V_WRDATARDY8(x) ((x) << S_WRDATARDY8)
#define F_WRDATARDY8 V_WRDATARDY8(1U)
#define S_RDDATARDY8 5
#define V_RDDATARDY8(x) ((x) << S_RDDATARDY8)
#define F_RDDATARDY8 V_RDDATARDY8(1U)
#define S_RDDATAVLD8 4
#define V_RDDATAVLD8(x) ((x) << S_RDDATAVLD8)
#define F_RDDATAVLD8 V_RDDATAVLD8(1U)
#define S_RDDATA8 0
#define M_RDDATA8 0xfU
#define V_RDDATA8(x) ((x) << S_RDDATA8)
#define G_RDDATA8(x) (((x) >> S_RDDATA8) & M_RDDATA8)
#define A_MA_PCIE_CLIENT_INTERFACE_EXTERNAL 0xa009
#define S_CMDVLD9 31
#define V_CMDVLD9(x) ((x) << S_CMDVLD9)
#define F_CMDVLD9 V_CMDVLD9(1U)
#define S_CMDRDY9 30
#define V_CMDRDY9(x) ((x) << S_CMDRDY9)
#define F_CMDRDY9 V_CMDRDY9(1U)
#define S_CMDTYPE9 29
#define V_CMDTYPE9(x) ((x) << S_CMDTYPE9)
#define F_CMDTYPE9 V_CMDTYPE9(1U)
#define S_CMDLEN9 21
#define M_CMDLEN9 0xffU
#define V_CMDLEN9(x) ((x) << S_CMDLEN9)
#define G_CMDLEN9(x) (((x) >> S_CMDLEN9) & M_CMDLEN9)
#define S_CMDADDR9 8
#define M_CMDADDR9 0x1fffU
#define V_CMDADDR9(x) ((x) << S_CMDADDR9)
#define G_CMDADDR9(x) (((x) >> S_CMDADDR9) & M_CMDADDR9)
#define S_WRDATAVLD9 7
#define V_WRDATAVLD9(x) ((x) << S_WRDATAVLD9)
#define F_WRDATAVLD9 V_WRDATAVLD9(1U)
#define S_WRDATARDY9 6
#define V_WRDATARDY9(x) ((x) << S_WRDATARDY9)
#define F_WRDATARDY9 V_WRDATARDY9(1U)
#define S_RDDATARDY9 5
#define V_RDDATARDY9(x) ((x) << S_RDDATARDY9)
#define F_RDDATARDY9 V_RDDATARDY9(1U)
#define S_RDDATAVLD9 4
#define V_RDDATAVLD9(x) ((x) << S_RDDATAVLD9)
#define F_RDDATAVLD9 V_RDDATAVLD9(1U)
#define S_RDDATA9 0
#define M_RDDATA9 0xfU
#define V_RDDATA9(x) ((x) << S_RDDATA9)
#define G_RDDATA9(x) (((x) >> S_RDDATA9) & M_RDDATA9)
#define A_MA_PM_TX_CLIENT_INTERFACE_EXTERNAL 0xa00a
#define S_CMDVLD10 31
#define V_CMDVLD10(x) ((x) << S_CMDVLD10)
#define F_CMDVLD10 V_CMDVLD10(1U)
#define S_CMDRDY10 30
#define V_CMDRDY10(x) ((x) << S_CMDRDY10)
#define F_CMDRDY10 V_CMDRDY10(1U)
#define S_CMDTYPE10 29
#define V_CMDTYPE10(x) ((x) << S_CMDTYPE10)
#define F_CMDTYPE10 V_CMDTYPE10(1U)
#define S_CMDLEN10 21
#define M_CMDLEN10 0xffU
#define V_CMDLEN10(x) ((x) << S_CMDLEN10)
#define G_CMDLEN10(x) (((x) >> S_CMDLEN10) & M_CMDLEN10)
#define S_CMDADDR10 8
#define M_CMDADDR10 0x1fffU
#define V_CMDADDR10(x) ((x) << S_CMDADDR10)
#define G_CMDADDR10(x) (((x) >> S_CMDADDR10) & M_CMDADDR10)
#define S_WRDATAVLD10 7
#define V_WRDATAVLD10(x) ((x) << S_WRDATAVLD10)
#define F_WRDATAVLD10 V_WRDATAVLD10(1U)
#define S_WRDATARDY10 6
#define V_WRDATARDY10(x) ((x) << S_WRDATARDY10)
#define F_WRDATARDY10 V_WRDATARDY10(1U)
#define S_RDDATARDY10 5
#define V_RDDATARDY10(x) ((x) << S_RDDATARDY10)
#define F_RDDATARDY10 V_RDDATARDY10(1U)
#define S_RDDATAVLD10 4
#define V_RDDATAVLD10(x) ((x) << S_RDDATAVLD10)
#define F_RDDATAVLD10 V_RDDATAVLD10(1U)
#define S_RDDATA10 0
#define M_RDDATA10 0xfU
#define V_RDDATA10(x) ((x) << S_RDDATA10)
#define G_RDDATA10(x) (((x) >> S_RDDATA10) & M_RDDATA10)
#define A_MA_PM_RX_CLIENT_INTERFACE_EXTERNAL 0xa00b
#define S_CMDVLD11 31
#define V_CMDVLD11(x) ((x) << S_CMDVLD11)
#define F_CMDVLD11 V_CMDVLD11(1U)
#define S_CMDRDY11 30
#define V_CMDRDY11(x) ((x) << S_CMDRDY11)
#define F_CMDRDY11 V_CMDRDY11(1U)
#define S_CMDTYPE11 29
#define V_CMDTYPE11(x) ((x) << S_CMDTYPE11)
#define F_CMDTYPE11 V_CMDTYPE11(1U)
#define S_CMDLEN11 21
#define M_CMDLEN11 0xffU
#define V_CMDLEN11(x) ((x) << S_CMDLEN11)
#define G_CMDLEN11(x) (((x) >> S_CMDLEN11) & M_CMDLEN11)
#define S_CMDADDR11 8
#define M_CMDADDR11 0x1fffU
#define V_CMDADDR11(x) ((x) << S_CMDADDR11)
#define G_CMDADDR11(x) (((x) >> S_CMDADDR11) & M_CMDADDR11)
#define S_WRDATAVLD11 7
#define V_WRDATAVLD11(x) ((x) << S_WRDATAVLD11)
#define F_WRDATAVLD11 V_WRDATAVLD11(1U)
#define S_WRDATARDY11 6
#define V_WRDATARDY11(x) ((x) << S_WRDATARDY11)
#define F_WRDATARDY11 V_WRDATARDY11(1U)
#define S_RDDATARDY11 5
#define V_RDDATARDY11(x) ((x) << S_RDDATARDY11)
#define F_RDDATARDY11 V_RDDATARDY11(1U)
#define S_RDDATAVLD11 4
#define V_RDDATAVLD11(x) ((x) << S_RDDATAVLD11)
#define F_RDDATAVLD11 V_RDDATAVLD11(1U)
#define S_RDDATA11 0
#define M_RDDATA11 0xfU
#define V_RDDATA11(x) ((x) << S_RDDATA11)
#define G_RDDATA11(x) (((x) >> S_RDDATA11) & M_RDDATA11)
#define A_MA_HMA_CLIENT_INTERFACE_EXTERNAL 0xa00c
#define S_CMDVLD12 31
#define V_CMDVLD12(x) ((x) << S_CMDVLD12)
#define F_CMDVLD12 V_CMDVLD12(1U)
#define S_CMDRDY12 30
#define V_CMDRDY12(x) ((x) << S_CMDRDY12)
#define F_CMDRDY12 V_CMDRDY12(1U)
#define S_CMDTYPE12 29
#define V_CMDTYPE12(x) ((x) << S_CMDTYPE12)
#define F_CMDTYPE12 V_CMDTYPE12(1U)
#define S_CMDLEN12 21
#define M_CMDLEN12 0xffU
#define V_CMDLEN12(x) ((x) << S_CMDLEN12)
#define G_CMDLEN12(x) (((x) >> S_CMDLEN12) & M_CMDLEN12)
#define S_CMDADDR12 8
#define M_CMDADDR12 0x1fffU
#define V_CMDADDR12(x) ((x) << S_CMDADDR12)
#define G_CMDADDR12(x) (((x) >> S_CMDADDR12) & M_CMDADDR12)
#define S_WRDATAVLD12 7
#define V_WRDATAVLD12(x) ((x) << S_WRDATAVLD12)
#define F_WRDATAVLD12 V_WRDATAVLD12(1U)
#define S_WRDATARDY12 6
#define V_WRDATARDY12(x) ((x) << S_WRDATARDY12)
#define F_WRDATARDY12 V_WRDATARDY12(1U)
#define S_RDDATARDY12 5
#define V_RDDATARDY12(x) ((x) << S_RDDATARDY12)
#define F_RDDATARDY12 V_RDDATARDY12(1U)
#define S_RDDATAVLD12 4
#define V_RDDATAVLD12(x) ((x) << S_RDDATAVLD12)
#define F_RDDATAVLD12 V_RDDATAVLD12(1U)
#define S_RDDATA12 0
#define M_RDDATA12 0xfU
#define V_RDDATA12(x) ((x) << S_RDDATA12)
#define G_RDDATA12(x) (((x) >> S_RDDATA12) & M_RDDATA12)
#define A_MA_TARGET_0_ARBITER_INTERFACE_EXTERNAL_REG0 0xa00d
#define S_CI0_ARB0_REQ 31
#define V_CI0_ARB0_REQ(x) ((x) << S_CI0_ARB0_REQ)
#define F_CI0_ARB0_REQ V_CI0_ARB0_REQ(1U)
#define S_ARB0_CI0_GNT 30
#define V_ARB0_CI0_GNT(x) ((x) << S_ARB0_CI0_GNT)
#define F_ARB0_CI0_GNT V_ARB0_CI0_GNT(1U)
#define S_CI0_DM0_WDATA_VLD 29
#define V_CI0_DM0_WDATA_VLD(x) ((x) << S_CI0_DM0_WDATA_VLD)
#define F_CI0_DM0_WDATA_VLD V_CI0_DM0_WDATA_VLD(1U)
#define S_DM0_CI0_RDATA_VLD 28
#define V_DM0_CI0_RDATA_VLD(x) ((x) << S_DM0_CI0_RDATA_VLD)
#define F_DM0_CI0_RDATA_VLD V_DM0_CI0_RDATA_VLD(1U)
#define S_CI1_ARB0_REQ 27
#define V_CI1_ARB0_REQ(x) ((x) << S_CI1_ARB0_REQ)
#define F_CI1_ARB0_REQ V_CI1_ARB0_REQ(1U)
#define S_ARB0_CI1_GNT 26
#define V_ARB0_CI1_GNT(x) ((x) << S_ARB0_CI1_GNT)
#define F_ARB0_CI1_GNT V_ARB0_CI1_GNT(1U)
#define S_CI1_DM0_WDATA_VLD 25
#define V_CI1_DM0_WDATA_VLD(x) ((x) << S_CI1_DM0_WDATA_VLD)
#define F_CI1_DM0_WDATA_VLD V_CI1_DM0_WDATA_VLD(1U)
#define S_DM0_CI1_RDATA_VLD 24
#define V_DM0_CI1_RDATA_VLD(x) ((x) << S_DM0_CI1_RDATA_VLD)
#define F_DM0_CI1_RDATA_VLD V_DM0_CI1_RDATA_VLD(1U)
#define S_CI2_ARB0_REQ 23
#define V_CI2_ARB0_REQ(x) ((x) << S_CI2_ARB0_REQ)
#define F_CI2_ARB0_REQ V_CI2_ARB0_REQ(1U)
#define S_ARB0_CI2_GNT 22
#define V_ARB0_CI2_GNT(x) ((x) << S_ARB0_CI2_GNT)
#define F_ARB0_CI2_GNT V_ARB0_CI2_GNT(1U)
#define S_CI2_DM0_WDATA_VLD 21
#define V_CI2_DM0_WDATA_VLD(x) ((x) << S_CI2_DM0_WDATA_VLD)
#define F_CI2_DM0_WDATA_VLD V_CI2_DM0_WDATA_VLD(1U)
#define S_DM0_CI2_RDATA_VLD 20
#define V_DM0_CI2_RDATA_VLD(x) ((x) << S_DM0_CI2_RDATA_VLD)
#define F_DM0_CI2_RDATA_VLD V_DM0_CI2_RDATA_VLD(1U)
#define S_CI3_ARB0_REQ 19
#define V_CI3_ARB0_REQ(x) ((x) << S_CI3_ARB0_REQ)
#define F_CI3_ARB0_REQ V_CI3_ARB0_REQ(1U)
#define S_ARB0_CI3_GNT 18
#define V_ARB0_CI3_GNT(x) ((x) << S_ARB0_CI3_GNT)
#define F_ARB0_CI3_GNT V_ARB0_CI3_GNT(1U)
#define S_CI3_DM0_WDATA_VLD 17
#define V_CI3_DM0_WDATA_VLD(x) ((x) << S_CI3_DM0_WDATA_VLD)
#define F_CI3_DM0_WDATA_VLD V_CI3_DM0_WDATA_VLD(1U)
#define S_DM0_CI3_RDATA_VLD 16
#define V_DM0_CI3_RDATA_VLD(x) ((x) << S_DM0_CI3_RDATA_VLD)
#define F_DM0_CI3_RDATA_VLD V_DM0_CI3_RDATA_VLD(1U)
#define S_CI4_ARB0_REQ 15
#define V_CI4_ARB0_REQ(x) ((x) << S_CI4_ARB0_REQ)
#define F_CI4_ARB0_REQ V_CI4_ARB0_REQ(1U)
#define S_ARB0_CI4_GNT 14
#define V_ARB0_CI4_GNT(x) ((x) << S_ARB0_CI4_GNT)
#define F_ARB0_CI4_GNT V_ARB0_CI4_GNT(1U)
#define S_CI4_DM0_WDATA_VLD 13
#define V_CI4_DM0_WDATA_VLD(x) ((x) << S_CI4_DM0_WDATA_VLD)
#define F_CI4_DM0_WDATA_VLD V_CI4_DM0_WDATA_VLD(1U)
#define S_DM0_CI4_RDATA_VLD 12
#define V_DM0_CI4_RDATA_VLD(x) ((x) << S_DM0_CI4_RDATA_VLD)
#define F_DM0_CI4_RDATA_VLD V_DM0_CI4_RDATA_VLD(1U)
#define S_CI5_ARB0_REQ 11
#define V_CI5_ARB0_REQ(x) ((x) << S_CI5_ARB0_REQ)
#define F_CI5_ARB0_REQ V_CI5_ARB0_REQ(1U)
#define S_ARB0_CI5_GNT 10
#define V_ARB0_CI5_GNT(x) ((x) << S_ARB0_CI5_GNT)
#define F_ARB0_CI5_GNT V_ARB0_CI5_GNT(1U)
#define S_CI5_DM0_WDATA_VLD 9
#define V_CI5_DM0_WDATA_VLD(x) ((x) << S_CI5_DM0_WDATA_VLD)
#define F_CI5_DM0_WDATA_VLD V_CI5_DM0_WDATA_VLD(1U)
#define S_DM0_CI5_RDATA_VLD 8
#define V_DM0_CI5_RDATA_VLD(x) ((x) << S_DM0_CI5_RDATA_VLD)
#define F_DM0_CI5_RDATA_VLD V_DM0_CI5_RDATA_VLD(1U)
#define S_CI6_ARB0_REQ 7
#define V_CI6_ARB0_REQ(x) ((x) << S_CI6_ARB0_REQ)
#define F_CI6_ARB0_REQ V_CI6_ARB0_REQ(1U)
#define S_ARB0_CI6_GNT 6
#define V_ARB0_CI6_GNT(x) ((x) << S_ARB0_CI6_GNT)
#define F_ARB0_CI6_GNT V_ARB0_CI6_GNT(1U)
#define S_CI6_DM0_WDATA_VLD 5
#define V_CI6_DM0_WDATA_VLD(x) ((x) << S_CI6_DM0_WDATA_VLD)
#define F_CI6_DM0_WDATA_VLD V_CI6_DM0_WDATA_VLD(1U)
#define S_DM0_CI6_RDATA_VLD 4
#define V_DM0_CI6_RDATA_VLD(x) ((x) << S_DM0_CI6_RDATA_VLD)
#define F_DM0_CI6_RDATA_VLD V_DM0_CI6_RDATA_VLD(1U)
#define S_CI7_ARB0_REQ 3
#define V_CI7_ARB0_REQ(x) ((x) << S_CI7_ARB0_REQ)
#define F_CI7_ARB0_REQ V_CI7_ARB0_REQ(1U)
#define S_ARB0_CI7_GNT 2
#define V_ARB0_CI7_GNT(x) ((x) << S_ARB0_CI7_GNT)
#define F_ARB0_CI7_GNT V_ARB0_CI7_GNT(1U)
#define S_CI7_DM0_WDATA_VLD 1
#define V_CI7_DM0_WDATA_VLD(x) ((x) << S_CI7_DM0_WDATA_VLD)
#define F_CI7_DM0_WDATA_VLD V_CI7_DM0_WDATA_VLD(1U)
#define S_DM0_CI7_RDATA_VLD 0
#define V_DM0_CI7_RDATA_VLD(x) ((x) << S_DM0_CI7_RDATA_VLD)
#define F_DM0_CI7_RDATA_VLD V_DM0_CI7_RDATA_VLD(1U)
#define A_MA_TARGET_1_ARBITER_INTERFACE_EXTERNAL_REG0 0xa00e
#define S_CI0_ARB1_REQ 31
#define V_CI0_ARB1_REQ(x) ((x) << S_CI0_ARB1_REQ)
#define F_CI0_ARB1_REQ V_CI0_ARB1_REQ(1U)
#define S_ARB1_CI0_GNT 30
#define V_ARB1_CI0_GNT(x) ((x) << S_ARB1_CI0_GNT)
#define F_ARB1_CI0_GNT V_ARB1_CI0_GNT(1U)
#define S_CI0_DM1_WDATA_VLD 29
#define V_CI0_DM1_WDATA_VLD(x) ((x) << S_CI0_DM1_WDATA_VLD)
#define F_CI0_DM1_WDATA_VLD V_CI0_DM1_WDATA_VLD(1U)
#define S_DM1_CI0_RDATA_VLD 28
#define V_DM1_CI0_RDATA_VLD(x) ((x) << S_DM1_CI0_RDATA_VLD)
#define F_DM1_CI0_RDATA_VLD V_DM1_CI0_RDATA_VLD(1U)
#define S_CI1_ARB1_REQ 27
#define V_CI1_ARB1_REQ(x) ((x) << S_CI1_ARB1_REQ)
#define F_CI1_ARB1_REQ V_CI1_ARB1_REQ(1U)
#define S_ARB1_CI1_GNT 26
#define V_ARB1_CI1_GNT(x) ((x) << S_ARB1_CI1_GNT)
#define F_ARB1_CI1_GNT V_ARB1_CI1_GNT(1U)
#define S_CI1_DM1_WDATA_VLD 25
#define V_CI1_DM1_WDATA_VLD(x) ((x) << S_CI1_DM1_WDATA_VLD)
#define F_CI1_DM1_WDATA_VLD V_CI1_DM1_WDATA_VLD(1U)
#define S_DM1_CI1_RDATA_VLD 24
#define V_DM1_CI1_RDATA_VLD(x) ((x) << S_DM1_CI1_RDATA_VLD)
#define F_DM1_CI1_RDATA_VLD V_DM1_CI1_RDATA_VLD(1U)
#define S_CI2_ARB1_REQ 23
#define V_CI2_ARB1_REQ(x) ((x) << S_CI2_ARB1_REQ)
#define F_CI2_ARB1_REQ V_CI2_ARB1_REQ(1U)
#define S_ARB1_CI2_GNT 22
#define V_ARB1_CI2_GNT(x) ((x) << S_ARB1_CI2_GNT)
#define F_ARB1_CI2_GNT V_ARB1_CI2_GNT(1U)
#define S_CI2_DM1_WDATA_VLD 21
#define V_CI2_DM1_WDATA_VLD(x) ((x) << S_CI2_DM1_WDATA_VLD)
#define F_CI2_DM1_WDATA_VLD V_CI2_DM1_WDATA_VLD(1U)
#define S_DM1_CI2_RDATA_VLD 20
#define V_DM1_CI2_RDATA_VLD(x) ((x) << S_DM1_CI2_RDATA_VLD)
#define F_DM1_CI2_RDATA_VLD V_DM1_CI2_RDATA_VLD(1U)
#define S_CI3_ARB1_REQ 19
#define V_CI3_ARB1_REQ(x) ((x) << S_CI3_ARB1_REQ)
#define F_CI3_ARB1_REQ V_CI3_ARB1_REQ(1U)
#define S_ARB1_CI3_GNT 18
#define V_ARB1_CI3_GNT(x) ((x) << S_ARB1_CI3_GNT)
#define F_ARB1_CI3_GNT V_ARB1_CI3_GNT(1U)
#define S_CI3_DM1_WDATA_VLD 17
#define V_CI3_DM1_WDATA_VLD(x) ((x) << S_CI3_DM1_WDATA_VLD)
#define F_CI3_DM1_WDATA_VLD V_CI3_DM1_WDATA_VLD(1U)
#define S_DM1_CI3_RDATA_VLD 16
#define V_DM1_CI3_RDATA_VLD(x) ((x) << S_DM1_CI3_RDATA_VLD)
#define F_DM1_CI3_RDATA_VLD V_DM1_CI3_RDATA_VLD(1U)
#define S_CI4_ARB1_REQ 15
#define V_CI4_ARB1_REQ(x) ((x) << S_CI4_ARB1_REQ)
#define F_CI4_ARB1_REQ V_CI4_ARB1_REQ(1U)
#define S_ARB1_CI4_GNT 14
#define V_ARB1_CI4_GNT(x) ((x) << S_ARB1_CI4_GNT)
#define F_ARB1_CI4_GNT V_ARB1_CI4_GNT(1U)
#define S_CI4_DM1_WDATA_VLD 13
#define V_CI4_DM1_WDATA_VLD(x) ((x) << S_CI4_DM1_WDATA_VLD)
#define F_CI4_DM1_WDATA_VLD V_CI4_DM1_WDATA_VLD(1U)
#define S_DM1_CI4_RDATA_VLD 12
#define V_DM1_CI4_RDATA_VLD(x) ((x) << S_DM1_CI4_RDATA_VLD)
#define F_DM1_CI4_RDATA_VLD V_DM1_CI4_RDATA_VLD(1U)
#define S_CI5_ARB1_REQ 11
#define V_CI5_ARB1_REQ(x) ((x) << S_CI5_ARB1_REQ)
#define F_CI5_ARB1_REQ V_CI5_ARB1_REQ(1U)
#define S_ARB1_CI5_GNT 10
#define V_ARB1_CI5_GNT(x) ((x) << S_ARB1_CI5_GNT)
#define F_ARB1_CI5_GNT V_ARB1_CI5_GNT(1U)
#define S_CI5_DM1_WDATA_VLD 9
#define V_CI5_DM1_WDATA_VLD(x) ((x) << S_CI5_DM1_WDATA_VLD)
#define F_CI5_DM1_WDATA_VLD V_CI5_DM1_WDATA_VLD(1U)
#define S_DM1_CI5_RDATA_VLD 8
#define V_DM1_CI5_RDATA_VLD(x) ((x) << S_DM1_CI5_RDATA_VLD)
#define F_DM1_CI5_RDATA_VLD V_DM1_CI5_RDATA_VLD(1U)
#define S_CI6_ARB1_REQ 7
#define V_CI6_ARB1_REQ(x) ((x) << S_CI6_ARB1_REQ)
#define F_CI6_ARB1_REQ V_CI6_ARB1_REQ(1U)
#define S_ARB1_CI6_GNT 6
#define V_ARB1_CI6_GNT(x) ((x) << S_ARB1_CI6_GNT)
#define F_ARB1_CI6_GNT V_ARB1_CI6_GNT(1U)
#define S_CI6_DM1_WDATA_VLD 5
#define V_CI6_DM1_WDATA_VLD(x) ((x) << S_CI6_DM1_WDATA_VLD)
#define F_CI6_DM1_WDATA_VLD V_CI6_DM1_WDATA_VLD(1U)
#define S_DM1_CI6_RDATA_VLD 4
#define V_DM1_CI6_RDATA_VLD(x) ((x) << S_DM1_CI6_RDATA_VLD)
#define F_DM1_CI6_RDATA_VLD V_DM1_CI6_RDATA_VLD(1U)
#define S_CI7_ARB1_REQ 3
#define V_CI7_ARB1_REQ(x) ((x) << S_CI7_ARB1_REQ)
#define F_CI7_ARB1_REQ V_CI7_ARB1_REQ(1U)
#define S_ARB1_CI7_GNT 2
#define V_ARB1_CI7_GNT(x) ((x) << S_ARB1_CI7_GNT)
#define F_ARB1_CI7_GNT V_ARB1_CI7_GNT(1U)
#define S_CI7_DM1_WDATA_VLD 1
#define V_CI7_DM1_WDATA_VLD(x) ((x) << S_CI7_DM1_WDATA_VLD)
#define F_CI7_DM1_WDATA_VLD V_CI7_DM1_WDATA_VLD(1U)
#define S_DM1_CI7_RDATA_VLD 0
#define V_DM1_CI7_RDATA_VLD(x) ((x) << S_DM1_CI7_RDATA_VLD)
#define F_DM1_CI7_RDATA_VLD V_DM1_CI7_RDATA_VLD(1U)
#define A_MA_TARGET_2_ARBITER_INTERFACE_EXTERNAL_REG0 0xa00f
#define S_CI0_ARB2_REQ 31
#define V_CI0_ARB2_REQ(x) ((x) << S_CI0_ARB2_REQ)
#define F_CI0_ARB2_REQ V_CI0_ARB2_REQ(1U)
#define S_ARB2_CI0_GNT 30
#define V_ARB2_CI0_GNT(x) ((x) << S_ARB2_CI0_GNT)
#define F_ARB2_CI0_GNT V_ARB2_CI0_GNT(1U)
#define S_CI0_DM2_WDATA_VLD 29
#define V_CI0_DM2_WDATA_VLD(x) ((x) << S_CI0_DM2_WDATA_VLD)
#define F_CI0_DM2_WDATA_VLD V_CI0_DM2_WDATA_VLD(1U)
#define S_DM2_CI0_RDATA_VLD 28
#define V_DM2_CI0_RDATA_VLD(x) ((x) << S_DM2_CI0_RDATA_VLD)
#define F_DM2_CI0_RDATA_VLD V_DM2_CI0_RDATA_VLD(1U)
#define S_CI1_ARB2_REQ 27
#define V_CI1_ARB2_REQ(x) ((x) << S_CI1_ARB2_REQ)
#define F_CI1_ARB2_REQ V_CI1_ARB2_REQ(1U)
#define S_ARB2_CI1_GNT 26
#define V_ARB2_CI1_GNT(x) ((x) << S_ARB2_CI1_GNT)
#define F_ARB2_CI1_GNT V_ARB2_CI1_GNT(1U)
#define S_CI1_DM2_WDATA_VLD 25
#define V_CI1_DM2_WDATA_VLD(x) ((x) << S_CI1_DM2_WDATA_VLD)
#define F_CI1_DM2_WDATA_VLD V_CI1_DM2_WDATA_VLD(1U)
#define S_DM2_CI1_RDATA_VLD 24
#define V_DM2_CI1_RDATA_VLD(x) ((x) << S_DM2_CI1_RDATA_VLD)
#define F_DM2_CI1_RDATA_VLD V_DM2_CI1_RDATA_VLD(1U)
#define S_CI2_ARB2_REQ 23
#define V_CI2_ARB2_REQ(x) ((x) << S_CI2_ARB2_REQ)
#define F_CI2_ARB2_REQ V_CI2_ARB2_REQ(1U)
#define S_ARB2_CI2_GNT 22
#define V_ARB2_CI2_GNT(x) ((x) << S_ARB2_CI2_GNT)
#define F_ARB2_CI2_GNT V_ARB2_CI2_GNT(1U)
#define S_CI2_DM2_WDATA_VLD 21
#define V_CI2_DM2_WDATA_VLD(x) ((x) << S_CI2_DM2_WDATA_VLD)
#define F_CI2_DM2_WDATA_VLD V_CI2_DM2_WDATA_VLD(1U)
#define S_DM2_CI2_RDATA_VLD 20
#define V_DM2_CI2_RDATA_VLD(x) ((x) << S_DM2_CI2_RDATA_VLD)
#define F_DM2_CI2_RDATA_VLD V_DM2_CI2_RDATA_VLD(1U)
#define S_CI3_ARB2_REQ 19
#define V_CI3_ARB2_REQ(x) ((x) << S_CI3_ARB2_REQ)
#define F_CI3_ARB2_REQ V_CI3_ARB2_REQ(1U)
#define S_ARB2_CI3_GNT 18
#define V_ARB2_CI3_GNT(x) ((x) << S_ARB2_CI3_GNT)
#define F_ARB2_CI3_GNT V_ARB2_CI3_GNT(1U)
#define S_CI3_DM2_WDATA_VLD 17
#define V_CI3_DM2_WDATA_VLD(x) ((x) << S_CI3_DM2_WDATA_VLD)
#define F_CI3_DM2_WDATA_VLD V_CI3_DM2_WDATA_VLD(1U)
#define S_DM2_CI3_RDATA_VLD 16
#define V_DM2_CI3_RDATA_VLD(x) ((x) << S_DM2_CI3_RDATA_VLD)
#define F_DM2_CI3_RDATA_VLD V_DM2_CI3_RDATA_VLD(1U)
#define S_CI4_ARB2_REQ 15
#define V_CI4_ARB2_REQ(x) ((x) << S_CI4_ARB2_REQ)
#define F_CI4_ARB2_REQ V_CI4_ARB2_REQ(1U)
#define S_ARB2_CI4_GNT 14
#define V_ARB2_CI4_GNT(x) ((x) << S_ARB2_CI4_GNT)
#define F_ARB2_CI4_GNT V_ARB2_CI4_GNT(1U)
#define S_CI4_DM2_WDATA_VLD 13
#define V_CI4_DM2_WDATA_VLD(x) ((x) << S_CI4_DM2_WDATA_VLD)
#define F_CI4_DM2_WDATA_VLD V_CI4_DM2_WDATA_VLD(1U)
#define S_DM2_CI4_RDATA_VLD 12
#define V_DM2_CI4_RDATA_VLD(x) ((x) << S_DM2_CI4_RDATA_VLD)
#define F_DM2_CI4_RDATA_VLD V_DM2_CI4_RDATA_VLD(1U)
#define S_CI5_ARB2_REQ 11
#define V_CI5_ARB2_REQ(x) ((x) << S_CI5_ARB2_REQ)
#define F_CI5_ARB2_REQ V_CI5_ARB2_REQ(1U)
#define S_ARB2_CI5_GNT 10
#define V_ARB2_CI5_GNT(x) ((x) << S_ARB2_CI5_GNT)
#define F_ARB2_CI5_GNT V_ARB2_CI5_GNT(1U)
#define S_CI5_DM2_WDATA_VLD 9
#define V_CI5_DM2_WDATA_VLD(x) ((x) << S_CI5_DM2_WDATA_VLD)
#define F_CI5_DM2_WDATA_VLD V_CI5_DM2_WDATA_VLD(1U)
#define S_DM2_CI5_RDATA_VLD 8
#define V_DM2_CI5_RDATA_VLD(x) ((x) << S_DM2_CI5_RDATA_VLD)
#define F_DM2_CI5_RDATA_VLD V_DM2_CI5_RDATA_VLD(1U)
#define S_CI6_ARB2_REQ 7
#define V_CI6_ARB2_REQ(x) ((x) << S_CI6_ARB2_REQ)
#define F_CI6_ARB2_REQ V_CI6_ARB2_REQ(1U)
#define S_ARB2_CI6_GNT 6
#define V_ARB2_CI6_GNT(x) ((x) << S_ARB2_CI6_GNT)
#define F_ARB2_CI6_GNT V_ARB2_CI6_GNT(1U)
#define S_CI6_DM2_WDATA_VLD 5
#define V_CI6_DM2_WDATA_VLD(x) ((x) << S_CI6_DM2_WDATA_VLD)
#define F_CI6_DM2_WDATA_VLD V_CI6_DM2_WDATA_VLD(1U)
#define S_DM2_CI6_RDATA_VLD 4
#define V_DM2_CI6_RDATA_VLD(x) ((x) << S_DM2_CI6_RDATA_VLD)
#define F_DM2_CI6_RDATA_VLD V_DM2_CI6_RDATA_VLD(1U)
#define S_CI7_ARB2_REQ 3
#define V_CI7_ARB2_REQ(x) ((x) << S_CI7_ARB2_REQ)
#define F_CI7_ARB2_REQ V_CI7_ARB2_REQ(1U)
#define S_ARB2_CI7_GNT 2
#define V_ARB2_CI7_GNT(x) ((x) << S_ARB2_CI7_GNT)
#define F_ARB2_CI7_GNT V_ARB2_CI7_GNT(1U)
#define S_CI7_DM2_WDATA_VLD 1
#define V_CI7_DM2_WDATA_VLD(x) ((x) << S_CI7_DM2_WDATA_VLD)
#define F_CI7_DM2_WDATA_VLD V_CI7_DM2_WDATA_VLD(1U)
#define S_DM2_CI7_RDATA_VLD 0
#define V_DM2_CI7_RDATA_VLD(x) ((x) << S_DM2_CI7_RDATA_VLD)
#define F_DM2_CI7_RDATA_VLD V_DM2_CI7_RDATA_VLD(1U)
#define A_MA_TARGET_3_ARBITER_INTERFACE_EXTERNAL_REG0 0xa010
#define S_CI0_ARB3_REQ 31
#define V_CI0_ARB3_REQ(x) ((x) << S_CI0_ARB3_REQ)
#define F_CI0_ARB3_REQ V_CI0_ARB3_REQ(1U)
#define S_ARB3_CI0_GNT 30
#define V_ARB3_CI0_GNT(x) ((x) << S_ARB3_CI0_GNT)
#define F_ARB3_CI0_GNT V_ARB3_CI0_GNT(1U)
#define S_CI0_DM3_WDATA_VLD 29
#define V_CI0_DM3_WDATA_VLD(x) ((x) << S_CI0_DM3_WDATA_VLD)
#define F_CI0_DM3_WDATA_VLD V_CI0_DM3_WDATA_VLD(1U)
#define S_DM3_CI0_RDATA_VLD 28
#define V_DM3_CI0_RDATA_VLD(x) ((x) << S_DM3_CI0_RDATA_VLD)
#define F_DM3_CI0_RDATA_VLD V_DM3_CI0_RDATA_VLD(1U)
#define S_CI1_ARB3_REQ 27
#define V_CI1_ARB3_REQ(x) ((x) << S_CI1_ARB3_REQ)
#define F_CI1_ARB3_REQ V_CI1_ARB3_REQ(1U)
#define S_ARB3_CI1_GNT 26
#define V_ARB3_CI1_GNT(x) ((x) << S_ARB3_CI1_GNT)
#define F_ARB3_CI1_GNT V_ARB3_CI1_GNT(1U)
#define S_CI1_DM3_WDATA_VLD 25
#define V_CI1_DM3_WDATA_VLD(x) ((x) << S_CI1_DM3_WDATA_VLD)
#define F_CI1_DM3_WDATA_VLD V_CI1_DM3_WDATA_VLD(1U)
#define S_DM3_CI1_RDATA_VLD 24
#define V_DM3_CI1_RDATA_VLD(x) ((x) << S_DM3_CI1_RDATA_VLD)
#define F_DM3_CI1_RDATA_VLD V_DM3_CI1_RDATA_VLD(1U)
#define S_CI2_ARB3_REQ 23
#define V_CI2_ARB3_REQ(x) ((x) << S_CI2_ARB3_REQ)
#define F_CI2_ARB3_REQ V_CI2_ARB3_REQ(1U)
#define S_ARB3_CI2_GNT 22
#define V_ARB3_CI2_GNT(x) ((x) << S_ARB3_CI2_GNT)
#define F_ARB3_CI2_GNT V_ARB3_CI2_GNT(1U)
#define S_CI2_DM3_WDATA_VLD 21
#define V_CI2_DM3_WDATA_VLD(x) ((x) << S_CI2_DM3_WDATA_VLD)
#define F_CI2_DM3_WDATA_VLD V_CI2_DM3_WDATA_VLD(1U)
#define S_DM3_CI2_RDATA_VLD 20
#define V_DM3_CI2_RDATA_VLD(x) ((x) << S_DM3_CI2_RDATA_VLD)
#define F_DM3_CI2_RDATA_VLD V_DM3_CI2_RDATA_VLD(1U)
#define S_CI3_ARB3_REQ 19
#define V_CI3_ARB3_REQ(x) ((x) << S_CI3_ARB3_REQ)
#define F_CI3_ARB3_REQ V_CI3_ARB3_REQ(1U)
#define S_ARB3_CI3_GNT 18
#define V_ARB3_CI3_GNT(x) ((x) << S_ARB3_CI3_GNT)
#define F_ARB3_CI3_GNT V_ARB3_CI3_GNT(1U)
#define S_CI3_DM3_WDATA_VLD 17
#define V_CI3_DM3_WDATA_VLD(x) ((x) << S_CI3_DM3_WDATA_VLD)
#define F_CI3_DM3_WDATA_VLD V_CI3_DM3_WDATA_VLD(1U)
#define S_DM3_CI3_RDATA_VLD 16
#define V_DM3_CI3_RDATA_VLD(x) ((x) << S_DM3_CI3_RDATA_VLD)
#define F_DM3_CI3_RDATA_VLD V_DM3_CI3_RDATA_VLD(1U)
#define S_CI4_ARB3_REQ 15
#define V_CI4_ARB3_REQ(x) ((x) << S_CI4_ARB3_REQ)
#define F_CI4_ARB3_REQ V_CI4_ARB3_REQ(1U)
#define S_ARB3_CI4_GNT 14
#define V_ARB3_CI4_GNT(x) ((x) << S_ARB3_CI4_GNT)
#define F_ARB3_CI4_GNT V_ARB3_CI4_GNT(1U)
#define S_CI4_DM3_WDATA_VLD 13
#define V_CI4_DM3_WDATA_VLD(x) ((x) << S_CI4_DM3_WDATA_VLD)
#define F_CI4_DM3_WDATA_VLD V_CI4_DM3_WDATA_VLD(1U)
#define S_DM3_CI4_RDATA_VLD 12
#define V_DM3_CI4_RDATA_VLD(x) ((x) << S_DM3_CI4_RDATA_VLD)
#define F_DM3_CI4_RDATA_VLD V_DM3_CI4_RDATA_VLD(1U)
#define S_CI5_ARB3_REQ 11
#define V_CI5_ARB3_REQ(x) ((x) << S_CI5_ARB3_REQ)
#define F_CI5_ARB3_REQ V_CI5_ARB3_REQ(1U)
#define S_ARB3_CI5_GNT 10
#define V_ARB3_CI5_GNT(x) ((x) << S_ARB3_CI5_GNT)
#define F_ARB3_CI5_GNT V_ARB3_CI5_GNT(1U)
#define S_CI5_DM3_WDATA_VLD 9
#define V_CI5_DM3_WDATA_VLD(x) ((x) << S_CI5_DM3_WDATA_VLD)
#define F_CI5_DM3_WDATA_VLD V_CI5_DM3_WDATA_VLD(1U)
#define S_DM3_CI5_RDATA_VLD 8
#define V_DM3_CI5_RDATA_VLD(x) ((x) << S_DM3_CI5_RDATA_VLD)
#define F_DM3_CI5_RDATA_VLD V_DM3_CI5_RDATA_VLD(1U)
#define S_CI6_ARB3_REQ 7
#define V_CI6_ARB3_REQ(x) ((x) << S_CI6_ARB3_REQ)
#define F_CI6_ARB3_REQ V_CI6_ARB3_REQ(1U)
#define S_ARB3_CI6_GNT 6
#define V_ARB3_CI6_GNT(x) ((x) << S_ARB3_CI6_GNT)
#define F_ARB3_CI6_GNT V_ARB3_CI6_GNT(1U)
#define S_CI6_DM3_WDATA_VLD 5
#define V_CI6_DM3_WDATA_VLD(x) ((x) << S_CI6_DM3_WDATA_VLD)
#define F_CI6_DM3_WDATA_VLD V_CI6_DM3_WDATA_VLD(1U)
#define S_DM3_CI6_RDATA_VLD 4
#define V_DM3_CI6_RDATA_VLD(x) ((x) << S_DM3_CI6_RDATA_VLD)
#define F_DM3_CI6_RDATA_VLD V_DM3_CI6_RDATA_VLD(1U)
#define S_CI7_ARB3_REQ 3
#define V_CI7_ARB3_REQ(x) ((x) << S_CI7_ARB3_REQ)
#define F_CI7_ARB3_REQ V_CI7_ARB3_REQ(1U)
#define S_ARB3_CI7_GNT 2
#define V_ARB3_CI7_GNT(x) ((x) << S_ARB3_CI7_GNT)
#define F_ARB3_CI7_GNT V_ARB3_CI7_GNT(1U)
#define S_CI7_DM3_WDATA_VLD 1
#define V_CI7_DM3_WDATA_VLD(x) ((x) << S_CI7_DM3_WDATA_VLD)
#define F_CI7_DM3_WDATA_VLD V_CI7_DM3_WDATA_VLD(1U)
#define S_DM3_CI7_RDATA_VLD 0
#define V_DM3_CI7_RDATA_VLD(x) ((x) << S_DM3_CI7_RDATA_VLD)
#define F_DM3_CI7_RDATA_VLD V_DM3_CI7_RDATA_VLD(1U)
#define A_MA_MA_DEBUG_SIGNATURE_LTL_END 0xa011
#define A_MA_MA_DEBUG_SIGNATURE_BIG_END_INVERSE 0xa012
#define A_MA_TARGET_0_ARBITER_INTERFACE_EXTERNAL_REG1 0xa013
#define S_CI8_ARB0_REQ 31
#define V_CI8_ARB0_REQ(x) ((x) << S_CI8_ARB0_REQ)
#define F_CI8_ARB0_REQ V_CI8_ARB0_REQ(1U)
#define S_ARB0_CI8_GNT 30
#define V_ARB0_CI8_GNT(x) ((x) << S_ARB0_CI8_GNT)
#define F_ARB0_CI8_GNT V_ARB0_CI8_GNT(1U)
#define S_CI8_DM0_WDATA_VLD 29
#define V_CI8_DM0_WDATA_VLD(x) ((x) << S_CI8_DM0_WDATA_VLD)
#define F_CI8_DM0_WDATA_VLD V_CI8_DM0_WDATA_VLD(1U)
#define S_DM0_CI8_RDATA_VLD 28
#define V_DM0_CI8_RDATA_VLD(x) ((x) << S_DM0_CI8_RDATA_VLD)
#define F_DM0_CI8_RDATA_VLD V_DM0_CI8_RDATA_VLD(1U)
#define S_CI9_ARB0_REQ 27
#define V_CI9_ARB0_REQ(x) ((x) << S_CI9_ARB0_REQ)
#define F_CI9_ARB0_REQ V_CI9_ARB0_REQ(1U)
#define S_ARB0_CI9_GNT 26
#define V_ARB0_CI9_GNT(x) ((x) << S_ARB0_CI9_GNT)
#define F_ARB0_CI9_GNT V_ARB0_CI9_GNT(1U)
#define S_CI9_DM0_WDATA_VLD 25
#define V_CI9_DM0_WDATA_VLD(x) ((x) << S_CI9_DM0_WDATA_VLD)
#define F_CI9_DM0_WDATA_VLD V_CI9_DM0_WDATA_VLD(1U)
#define S_DM0_CI9_RDATA_VLD 24
#define V_DM0_CI9_RDATA_VLD(x) ((x) << S_DM0_CI9_RDATA_VLD)
#define F_DM0_CI9_RDATA_VLD V_DM0_CI9_RDATA_VLD(1U)
#define S_CI10_ARB0_REQ 23
#define V_CI10_ARB0_REQ(x) ((x) << S_CI10_ARB0_REQ)
#define F_CI10_ARB0_REQ V_CI10_ARB0_REQ(1U)
#define S_ARB0_CI10_GNT 22
#define V_ARB0_CI10_GNT(x) ((x) << S_ARB0_CI10_GNT)
#define F_ARB0_CI10_GNT V_ARB0_CI10_GNT(1U)
#define S_CI10_DM0_WDATA_VLD 21
#define V_CI10_DM0_WDATA_VLD(x) ((x) << S_CI10_DM0_WDATA_VLD)
#define F_CI10_DM0_WDATA_VLD V_CI10_DM0_WDATA_VLD(1U)
#define S_DM0_CI10_RDATA_VLD 20
#define V_DM0_CI10_RDATA_VLD(x) ((x) << S_DM0_CI10_RDATA_VLD)
#define F_DM0_CI10_RDATA_VLD V_DM0_CI10_RDATA_VLD(1U)
#define S_CI11_ARB0_REQ 19
#define V_CI11_ARB0_REQ(x) ((x) << S_CI11_ARB0_REQ)
#define F_CI11_ARB0_REQ V_CI11_ARB0_REQ(1U)
#define S_ARB0_CI11_GNT 18
#define V_ARB0_CI11_GNT(x) ((x) << S_ARB0_CI11_GNT)
#define F_ARB0_CI11_GNT V_ARB0_CI11_GNT(1U)
#define S_CI11_DM0_WDATA_VLD 17
#define V_CI11_DM0_WDATA_VLD(x) ((x) << S_CI11_DM0_WDATA_VLD)
#define F_CI11_DM0_WDATA_VLD V_CI11_DM0_WDATA_VLD(1U)
#define S_DM0_CI11_RDATA_VLD 16
#define V_DM0_CI11_RDATA_VLD(x) ((x) << S_DM0_CI11_RDATA_VLD)
#define F_DM0_CI11_RDATA_VLD V_DM0_CI11_RDATA_VLD(1U)
#define S_CI12_ARB0_REQ 15
#define V_CI12_ARB0_REQ(x) ((x) << S_CI12_ARB0_REQ)
#define F_CI12_ARB0_REQ V_CI12_ARB0_REQ(1U)
#define S_ARB0_CI12_GNT 14
#define V_ARB0_CI12_GNT(x) ((x) << S_ARB0_CI12_GNT)
#define F_ARB0_CI12_GNT V_ARB0_CI12_GNT(1U)
#define S_CI12_DM0_WDATA_VLD 13
#define V_CI12_DM0_WDATA_VLD(x) ((x) << S_CI12_DM0_WDATA_VLD)
#define F_CI12_DM0_WDATA_VLD V_CI12_DM0_WDATA_VLD(1U)
#define S_DM0_CI12_RDATA_VLD 12
#define V_DM0_CI12_RDATA_VLD(x) ((x) << S_DM0_CI12_RDATA_VLD)
#define F_DM0_CI12_RDATA_VLD V_DM0_CI12_RDATA_VLD(1U)
#define A_MA_TARGET_1_ARBITER_INTERFACE_EXTERNAL_REG1 0xa014
#define S_CI8_ARB1_REQ 31
#define V_CI8_ARB1_REQ(x) ((x) << S_CI8_ARB1_REQ)
#define F_CI8_ARB1_REQ V_CI8_ARB1_REQ(1U)
#define S_ARB1_CI8_GNT 30
#define V_ARB1_CI8_GNT(x) ((x) << S_ARB1_CI8_GNT)
#define F_ARB1_CI8_GNT V_ARB1_CI8_GNT(1U)
#define S_CI8_DM1_WDATA_VLD 29
#define V_CI8_DM1_WDATA_VLD(x) ((x) << S_CI8_DM1_WDATA_VLD)
#define F_CI8_DM1_WDATA_VLD V_CI8_DM1_WDATA_VLD(1U)
#define S_DM1_CI8_RDATA_VLD 28
#define V_DM1_CI8_RDATA_VLD(x) ((x) << S_DM1_CI8_RDATA_VLD)
#define F_DM1_CI8_RDATA_VLD V_DM1_CI8_RDATA_VLD(1U)
#define S_CI9_ARB1_REQ 27
#define V_CI9_ARB1_REQ(x) ((x) << S_CI9_ARB1_REQ)
#define F_CI9_ARB1_REQ V_CI9_ARB1_REQ(1U)
#define S_ARB1_CI9_GNT 26
#define V_ARB1_CI9_GNT(x) ((x) << S_ARB1_CI9_GNT)
#define F_ARB1_CI9_GNT V_ARB1_CI9_GNT(1U)
#define S_CI9_DM1_WDATA_VLD 25
#define V_CI9_DM1_WDATA_VLD(x) ((x) << S_CI9_DM1_WDATA_VLD)
#define F_CI9_DM1_WDATA_VLD V_CI9_DM1_WDATA_VLD(1U)
#define S_DM1_CI9_RDATA_VLD 24
#define V_DM1_CI9_RDATA_VLD(x) ((x) << S_DM1_CI9_RDATA_VLD)
#define F_DM1_CI9_RDATA_VLD V_DM1_CI9_RDATA_VLD(1U)
#define S_CI10_ARB1_REQ 23
#define V_CI10_ARB1_REQ(x) ((x) << S_CI10_ARB1_REQ)
#define F_CI10_ARB1_REQ V_CI10_ARB1_REQ(1U)
#define S_ARB1_CI10_GNT 22
#define V_ARB1_CI10_GNT(x) ((x) << S_ARB1_CI10_GNT)
#define F_ARB1_CI10_GNT V_ARB1_CI10_GNT(1U)
#define S_CI10_DM1_WDATA_VLD 21
#define V_CI10_DM1_WDATA_VLD(x) ((x) << S_CI10_DM1_WDATA_VLD)
#define F_CI10_DM1_WDATA_VLD V_CI10_DM1_WDATA_VLD(1U)
#define S_DM1_CI10_RDATA_VLD 20
#define V_DM1_CI10_RDATA_VLD(x) ((x) << S_DM1_CI10_RDATA_VLD)
#define F_DM1_CI10_RDATA_VLD V_DM1_CI10_RDATA_VLD(1U)
#define S_CI11_ARB1_REQ 19
#define V_CI11_ARB1_REQ(x) ((x) << S_CI11_ARB1_REQ)
#define F_CI11_ARB1_REQ V_CI11_ARB1_REQ(1U)
#define S_ARB1_CI11_GNT 18
#define V_ARB1_CI11_GNT(x) ((x) << S_ARB1_CI11_GNT)
#define F_ARB1_CI11_GNT V_ARB1_CI11_GNT(1U)
#define S_CI11_DM1_WDATA_VLD 17
#define V_CI11_DM1_WDATA_VLD(x) ((x) << S_CI11_DM1_WDATA_VLD)
#define F_CI11_DM1_WDATA_VLD V_CI11_DM1_WDATA_VLD(1U)
#define S_DM1_CI11_RDATA_VLD 16
#define V_DM1_CI11_RDATA_VLD(x) ((x) << S_DM1_CI11_RDATA_VLD)
#define F_DM1_CI11_RDATA_VLD V_DM1_CI11_RDATA_VLD(1U)
#define S_CI12_ARB1_REQ 15
#define V_CI12_ARB1_REQ(x) ((x) << S_CI12_ARB1_REQ)
#define F_CI12_ARB1_REQ V_CI12_ARB1_REQ(1U)
#define S_ARB1_CI12_GNT 14
#define V_ARB1_CI12_GNT(x) ((x) << S_ARB1_CI12_GNT)
#define F_ARB1_CI12_GNT V_ARB1_CI12_GNT(1U)
#define S_CI12_DM1_WDATA_VLD 13
#define V_CI12_DM1_WDATA_VLD(x) ((x) << S_CI12_DM1_WDATA_VLD)
#define F_CI12_DM1_WDATA_VLD V_CI12_DM1_WDATA_VLD(1U)
#define S_DM1_CI12_RDATA_VLD 12
#define V_DM1_CI12_RDATA_VLD(x) ((x) << S_DM1_CI12_RDATA_VLD)
#define F_DM1_CI12_RDATA_VLD V_DM1_CI12_RDATA_VLD(1U)
#define A_MA_TARGET_2_ARBITER_INTERFACE_EXTERNAL_REG1 0xa015
#define S_CI8_ARB2_REQ 31
#define V_CI8_ARB2_REQ(x) ((x) << S_CI8_ARB2_REQ)
#define F_CI8_ARB2_REQ V_CI8_ARB2_REQ(1U)
#define S_ARB2_CI8_GNT 30
#define V_ARB2_CI8_GNT(x) ((x) << S_ARB2_CI8_GNT)
#define F_ARB2_CI8_GNT V_ARB2_CI8_GNT(1U)
#define S_CI8_DM2_WDATA_VLD 29
#define V_CI8_DM2_WDATA_VLD(x) ((x) << S_CI8_DM2_WDATA_VLD)
#define F_CI8_DM2_WDATA_VLD V_CI8_DM2_WDATA_VLD(1U)
#define S_DM2_CI8_RDATA_VLD 28
#define V_DM2_CI8_RDATA_VLD(x) ((x) << S_DM2_CI8_RDATA_VLD)
#define F_DM2_CI8_RDATA_VLD V_DM2_CI8_RDATA_VLD(1U)
#define S_CI9_ARB2_REQ 27
#define V_CI9_ARB2_REQ(x) ((x) << S_CI9_ARB2_REQ)
#define F_CI9_ARB2_REQ V_CI9_ARB2_REQ(1U)
#define S_ARB2_CI9_GNT 26
#define V_ARB2_CI9_GNT(x) ((x) << S_ARB2_CI9_GNT)
#define F_ARB2_CI9_GNT V_ARB2_CI9_GNT(1U)
#define S_CI9_DM2_WDATA_VLD 25
#define V_CI9_DM2_WDATA_VLD(x) ((x) << S_CI9_DM2_WDATA_VLD)
#define F_CI9_DM2_WDATA_VLD V_CI9_DM2_WDATA_VLD(1U)
#define S_DM2_CI9_RDATA_VLD 24
#define V_DM2_CI9_RDATA_VLD(x) ((x) << S_DM2_CI9_RDATA_VLD)
#define F_DM2_CI9_RDATA_VLD V_DM2_CI9_RDATA_VLD(1U)
#define S_CI10_ARB2_REQ 23
#define V_CI10_ARB2_REQ(x) ((x) << S_CI10_ARB2_REQ)
#define F_CI10_ARB2_REQ V_CI10_ARB2_REQ(1U)
#define S_ARB2_CI10_GNT 22
#define V_ARB2_CI10_GNT(x) ((x) << S_ARB2_CI10_GNT)
#define F_ARB2_CI10_GNT V_ARB2_CI10_GNT(1U)
#define S_CI10_DM2_WDATA_VLD 21
#define V_CI10_DM2_WDATA_VLD(x) ((x) << S_CI10_DM2_WDATA_VLD)
#define F_CI10_DM2_WDATA_VLD V_CI10_DM2_WDATA_VLD(1U)
#define S_DM2_CI10_RDATA_VLD 20
#define V_DM2_CI10_RDATA_VLD(x) ((x) << S_DM2_CI10_RDATA_VLD)
#define F_DM2_CI10_RDATA_VLD V_DM2_CI10_RDATA_VLD(1U)
#define S_CI11_ARB2_REQ 19
#define V_CI11_ARB2_REQ(x) ((x) << S_CI11_ARB2_REQ)
#define F_CI11_ARB2_REQ V_CI11_ARB2_REQ(1U)
#define S_ARB2_CI11_GNT 18
#define V_ARB2_CI11_GNT(x) ((x) << S_ARB2_CI11_GNT)
#define F_ARB2_CI11_GNT V_ARB2_CI11_GNT(1U)
#define S_CI11_DM2_WDATA_VLD 17
#define V_CI11_DM2_WDATA_VLD(x) ((x) << S_CI11_DM2_WDATA_VLD)
#define F_CI11_DM2_WDATA_VLD V_CI11_DM2_WDATA_VLD(1U)
#define S_DM2_CI11_RDATA_VLD 16
#define V_DM2_CI11_RDATA_VLD(x) ((x) << S_DM2_CI11_RDATA_VLD)
#define F_DM2_CI11_RDATA_VLD V_DM2_CI11_RDATA_VLD(1U)
#define S_CI12_ARB2_REQ 15
#define V_CI12_ARB2_REQ(x) ((x) << S_CI12_ARB2_REQ)
#define F_CI12_ARB2_REQ V_CI12_ARB2_REQ(1U)
#define S_ARB2_CI12_GNT 14
#define V_ARB2_CI12_GNT(x) ((x) << S_ARB2_CI12_GNT)
#define F_ARB2_CI12_GNT V_ARB2_CI12_GNT(1U)
#define S_CI12_DM2_WDATA_VLD 13
#define V_CI12_DM2_WDATA_VLD(x) ((x) << S_CI12_DM2_WDATA_VLD)
#define F_CI12_DM2_WDATA_VLD V_CI12_DM2_WDATA_VLD(1U)
#define S_DM2_CI12_RDATA_VLD 12
#define V_DM2_CI12_RDATA_VLD(x) ((x) << S_DM2_CI12_RDATA_VLD)
#define F_DM2_CI12_RDATA_VLD V_DM2_CI12_RDATA_VLD(1U)
#define A_MA_TARGET_3_ARBITER_INTERFACE_EXTERNAL_REG1 0xa016
#define S_CI8_ARB3_REQ 31
#define V_CI8_ARB3_REQ(x) ((x) << S_CI8_ARB3_REQ)
#define F_CI8_ARB3_REQ V_CI8_ARB3_REQ(1U)
#define S_ARB3_CI8_GNT 30
#define V_ARB3_CI8_GNT(x) ((x) << S_ARB3_CI8_GNT)
#define F_ARB3_CI8_GNT V_ARB3_CI8_GNT(1U)
#define S_CI8_DM3_WDATA_VLD 29
#define V_CI8_DM3_WDATA_VLD(x) ((x) << S_CI8_DM3_WDATA_VLD)
#define F_CI8_DM3_WDATA_VLD V_CI8_DM3_WDATA_VLD(1U)
#define S_DM3_CI8_RDATA_VLD 28
#define V_DM3_CI8_RDATA_VLD(x) ((x) << S_DM3_CI8_RDATA_VLD)
#define F_DM3_CI8_RDATA_VLD V_DM3_CI8_RDATA_VLD(1U)
#define S_CI9_ARB3_REQ 27
#define V_CI9_ARB3_REQ(x) ((x) << S_CI9_ARB3_REQ)
#define F_CI9_ARB3_REQ V_CI9_ARB3_REQ(1U)
#define S_ARB3_CI9_GNT 26
#define V_ARB3_CI9_GNT(x) ((x) << S_ARB3_CI9_GNT)
#define F_ARB3_CI9_GNT V_ARB3_CI9_GNT(1U)
#define S_CI9_DM3_WDATA_VLD 25
#define V_CI9_DM3_WDATA_VLD(x) ((x) << S_CI9_DM3_WDATA_VLD)
#define F_CI9_DM3_WDATA_VLD V_CI9_DM3_WDATA_VLD(1U)
#define S_DM3_CI9_RDATA_VLD 24
#define V_DM3_CI9_RDATA_VLD(x) ((x) << S_DM3_CI9_RDATA_VLD)
#define F_DM3_CI9_RDATA_VLD V_DM3_CI9_RDATA_VLD(1U)
#define S_CI10_ARB3_REQ 23
#define V_CI10_ARB3_REQ(x) ((x) << S_CI10_ARB3_REQ)
#define F_CI10_ARB3_REQ V_CI10_ARB3_REQ(1U)
#define S_ARB3_CI10_GNT 22
#define V_ARB3_CI10_GNT(x) ((x) << S_ARB3_CI10_GNT)
#define F_ARB3_CI10_GNT V_ARB3_CI10_GNT(1U)
#define S_CI10_DM3_WDATA_VLD 21
#define V_CI10_DM3_WDATA_VLD(x) ((x) << S_CI10_DM3_WDATA_VLD)
#define F_CI10_DM3_WDATA_VLD V_CI10_DM3_WDATA_VLD(1U)
#define S_DM3_CI10_RDATA_VLD 20
#define V_DM3_CI10_RDATA_VLD(x) ((x) << S_DM3_CI10_RDATA_VLD)
#define F_DM3_CI10_RDATA_VLD V_DM3_CI10_RDATA_VLD(1U)
#define S_CI11_ARB3_REQ 19
#define V_CI11_ARB3_REQ(x) ((x) << S_CI11_ARB3_REQ)
#define F_CI11_ARB3_REQ V_CI11_ARB3_REQ(1U)
#define S_ARB3_CI11_GNT 18
#define V_ARB3_CI11_GNT(x) ((x) << S_ARB3_CI11_GNT)
#define F_ARB3_CI11_GNT V_ARB3_CI11_GNT(1U)
#define S_CI11_DM3_WDATA_VLD 17
#define V_CI11_DM3_WDATA_VLD(x) ((x) << S_CI11_DM3_WDATA_VLD)
#define F_CI11_DM3_WDATA_VLD V_CI11_DM3_WDATA_VLD(1U)
#define S_DM3_CI11_RDATA_VLD 16
#define V_DM3_CI11_RDATA_VLD(x) ((x) << S_DM3_CI11_RDATA_VLD)
#define F_DM3_CI11_RDATA_VLD V_DM3_CI11_RDATA_VLD(1U)
#define S_CI12_ARB3_REQ 15
#define V_CI12_ARB3_REQ(x) ((x) << S_CI12_ARB3_REQ)
#define F_CI12_ARB3_REQ V_CI12_ARB3_REQ(1U)
#define S_ARB3_CI12_GNT 14
#define V_ARB3_CI12_GNT(x) ((x) << S_ARB3_CI12_GNT)
#define F_ARB3_CI12_GNT V_ARB3_CI12_GNT(1U)
#define S_CI12_DM3_WDATA_VLD 13
#define V_CI12_DM3_WDATA_VLD(x) ((x) << S_CI12_DM3_WDATA_VLD)
#define F_CI12_DM3_WDATA_VLD V_CI12_DM3_WDATA_VLD(1U)
#define S_DM3_CI12_RDATA_VLD 12
#define V_DM3_CI12_RDATA_VLD(x) ((x) << S_DM3_CI12_RDATA_VLD)
#define F_DM3_CI12_RDATA_VLD V_DM3_CI12_RDATA_VLD(1U)
#define A_MA_SGE_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG0 0xa400
#define S_CMD_IN_FIFO_CNT0 30
#define M_CMD_IN_FIFO_CNT0 0x3U
#define V_CMD_IN_FIFO_CNT0(x) ((x) << S_CMD_IN_FIFO_CNT0)
#define G_CMD_IN_FIFO_CNT0(x) (((x) >> S_CMD_IN_FIFO_CNT0) & M_CMD_IN_FIFO_CNT0)
#define S_CMD_SPLIT_FIFO_CNT0 28
#define M_CMD_SPLIT_FIFO_CNT0 0x3U
#define V_CMD_SPLIT_FIFO_CNT0(x) ((x) << S_CMD_SPLIT_FIFO_CNT0)
#define G_CMD_SPLIT_FIFO_CNT0(x) (((x) >> S_CMD_SPLIT_FIFO_CNT0) & M_CMD_SPLIT_FIFO_CNT0)
#define S_CMD_THROTTLE_FIFO_CNT0 22
#define M_CMD_THROTTLE_FIFO_CNT0 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT0(x) ((x) << S_CMD_THROTTLE_FIFO_CNT0)
#define G_CMD_THROTTLE_FIFO_CNT0(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT0) & M_CMD_THROTTLE_FIFO_CNT0)
#define S_RD_CHNL_FIFO_CNT0 15
#define M_RD_CHNL_FIFO_CNT0 0x7fU
#define V_RD_CHNL_FIFO_CNT0(x) ((x) << S_RD_CHNL_FIFO_CNT0)
#define G_RD_CHNL_FIFO_CNT0(x) (((x) >> S_RD_CHNL_FIFO_CNT0) & M_RD_CHNL_FIFO_CNT0)
#define S_RD_DATA_EXT_FIFO_CNT0 13
#define M_RD_DATA_EXT_FIFO_CNT0 0x3U
#define V_RD_DATA_EXT_FIFO_CNT0(x) ((x) << S_RD_DATA_EXT_FIFO_CNT0)
#define G_RD_DATA_EXT_FIFO_CNT0(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT0) & M_RD_DATA_EXT_FIFO_CNT0)
#define S_RD_DATA_512B_FIFO_CNT0 5
#define M_RD_DATA_512B_FIFO_CNT0 0xffU
#define V_RD_DATA_512B_FIFO_CNT0(x) ((x) << S_RD_DATA_512B_FIFO_CNT0)
#define G_RD_DATA_512B_FIFO_CNT0(x) (((x) >> S_RD_DATA_512B_FIFO_CNT0) & M_RD_DATA_512B_FIFO_CNT0)
#define S_RD_REQ_TAG_FIFO_CNT0 1
#define M_RD_REQ_TAG_FIFO_CNT0 0xfU
#define V_RD_REQ_TAG_FIFO_CNT0(x) ((x) << S_RD_REQ_TAG_FIFO_CNT0)
#define G_RD_REQ_TAG_FIFO_CNT0(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT0) & M_RD_REQ_TAG_FIFO_CNT0)
#define A_MA_SGE_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG0 0xa401
#define S_CMD_IN_FIFO_CNT1 30
#define M_CMD_IN_FIFO_CNT1 0x3U
#define V_CMD_IN_FIFO_CNT1(x) ((x) << S_CMD_IN_FIFO_CNT1)
#define G_CMD_IN_FIFO_CNT1(x) (((x) >> S_CMD_IN_FIFO_CNT1) & M_CMD_IN_FIFO_CNT1)
#define S_CMD_SPLIT_FIFO_CNT1 28
#define M_CMD_SPLIT_FIFO_CNT1 0x3U
#define V_CMD_SPLIT_FIFO_CNT1(x) ((x) << S_CMD_SPLIT_FIFO_CNT1)
#define G_CMD_SPLIT_FIFO_CNT1(x) (((x) >> S_CMD_SPLIT_FIFO_CNT1) & M_CMD_SPLIT_FIFO_CNT1)
#define S_CMD_THROTTLE_FIFO_CNT1 22
#define M_CMD_THROTTLE_FIFO_CNT1 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT1(x) ((x) << S_CMD_THROTTLE_FIFO_CNT1)
#define G_CMD_THROTTLE_FIFO_CNT1(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT1) & M_CMD_THROTTLE_FIFO_CNT1)
#define S_RD_CHNL_FIFO_CNT1 15
#define M_RD_CHNL_FIFO_CNT1 0x7fU
#define V_RD_CHNL_FIFO_CNT1(x) ((x) << S_RD_CHNL_FIFO_CNT1)
#define G_RD_CHNL_FIFO_CNT1(x) (((x) >> S_RD_CHNL_FIFO_CNT1) & M_RD_CHNL_FIFO_CNT1)
#define S_RD_DATA_EXT_FIFO_CNT1 13
#define M_RD_DATA_EXT_FIFO_CNT1 0x3U
#define V_RD_DATA_EXT_FIFO_CNT1(x) ((x) << S_RD_DATA_EXT_FIFO_CNT1)
#define G_RD_DATA_EXT_FIFO_CNT1(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT1) & M_RD_DATA_EXT_FIFO_CNT1)
#define S_RD_DATA_512B_FIFO_CNT1 5
#define M_RD_DATA_512B_FIFO_CNT1 0xffU
#define V_RD_DATA_512B_FIFO_CNT1(x) ((x) << S_RD_DATA_512B_FIFO_CNT1)
#define G_RD_DATA_512B_FIFO_CNT1(x) (((x) >> S_RD_DATA_512B_FIFO_CNT1) & M_RD_DATA_512B_FIFO_CNT1)
#define S_RD_REQ_TAG_FIFO_CNT1 1
#define M_RD_REQ_TAG_FIFO_CNT1 0xfU
#define V_RD_REQ_TAG_FIFO_CNT1(x) ((x) << S_RD_REQ_TAG_FIFO_CNT1)
#define G_RD_REQ_TAG_FIFO_CNT1(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT1) & M_RD_REQ_TAG_FIFO_CNT1)
#define A_MA_ULP_TX_CLIENT_INTERFACE_INTERNAL_REG0 0xa402
#define S_CMD_IN_FIFO_CNT2 30
#define M_CMD_IN_FIFO_CNT2 0x3U
#define V_CMD_IN_FIFO_CNT2(x) ((x) << S_CMD_IN_FIFO_CNT2)
#define G_CMD_IN_FIFO_CNT2(x) (((x) >> S_CMD_IN_FIFO_CNT2) & M_CMD_IN_FIFO_CNT2)
#define S_CMD_SPLIT_FIFO_CNT2 28
#define M_CMD_SPLIT_FIFO_CNT2 0x3U
#define V_CMD_SPLIT_FIFO_CNT2(x) ((x) << S_CMD_SPLIT_FIFO_CNT2)
#define G_CMD_SPLIT_FIFO_CNT2(x) (((x) >> S_CMD_SPLIT_FIFO_CNT2) & M_CMD_SPLIT_FIFO_CNT2)
#define S_CMD_THROTTLE_FIFO_CNT2 22
#define M_CMD_THROTTLE_FIFO_CNT2 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT2(x) ((x) << S_CMD_THROTTLE_FIFO_CNT2)
#define G_CMD_THROTTLE_FIFO_CNT2(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT2) & M_CMD_THROTTLE_FIFO_CNT2)
#define S_RD_CHNL_FIFO_CNT2 15
#define M_RD_CHNL_FIFO_CNT2 0x7fU
#define V_RD_CHNL_FIFO_CNT2(x) ((x) << S_RD_CHNL_FIFO_CNT2)
#define G_RD_CHNL_FIFO_CNT2(x) (((x) >> S_RD_CHNL_FIFO_CNT2) & M_RD_CHNL_FIFO_CNT2)
#define S_RD_DATA_EXT_FIFO_CNT2 13
#define M_RD_DATA_EXT_FIFO_CNT2 0x3U
#define V_RD_DATA_EXT_FIFO_CNT2(x) ((x) << S_RD_DATA_EXT_FIFO_CNT2)
#define G_RD_DATA_EXT_FIFO_CNT2(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT2) & M_RD_DATA_EXT_FIFO_CNT2)
#define S_RD_DATA_512B_FIFO_CNT2 5
#define M_RD_DATA_512B_FIFO_CNT2 0xffU
#define V_RD_DATA_512B_FIFO_CNT2(x) ((x) << S_RD_DATA_512B_FIFO_CNT2)
#define G_RD_DATA_512B_FIFO_CNT2(x) (((x) >> S_RD_DATA_512B_FIFO_CNT2) & M_RD_DATA_512B_FIFO_CNT2)
#define S_RD_REQ_TAG_FIFO_CNT2 1
#define M_RD_REQ_TAG_FIFO_CNT2 0xfU
#define V_RD_REQ_TAG_FIFO_CNT2(x) ((x) << S_RD_REQ_TAG_FIFO_CNT2)
#define G_RD_REQ_TAG_FIFO_CNT2(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT2) & M_RD_REQ_TAG_FIFO_CNT2)
#define A_MA_ULP_RX_CLIENT_INTERFACE_INTERNAL_REG0 0xa403
#define S_CMD_IN_FIFO_CNT3 30
#define M_CMD_IN_FIFO_CNT3 0x3U
#define V_CMD_IN_FIFO_CNT3(x) ((x) << S_CMD_IN_FIFO_CNT3)
#define G_CMD_IN_FIFO_CNT3(x) (((x) >> S_CMD_IN_FIFO_CNT3) & M_CMD_IN_FIFO_CNT3)
#define S_CMD_SPLIT_FIFO_CNT3 28
#define M_CMD_SPLIT_FIFO_CNT3 0x3U
#define V_CMD_SPLIT_FIFO_CNT3(x) ((x) << S_CMD_SPLIT_FIFO_CNT3)
#define G_CMD_SPLIT_FIFO_CNT3(x) (((x) >> S_CMD_SPLIT_FIFO_CNT3) & M_CMD_SPLIT_FIFO_CNT3)
#define S_CMD_THROTTLE_FIFO_CNT3 22
#define M_CMD_THROTTLE_FIFO_CNT3 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT3(x) ((x) << S_CMD_THROTTLE_FIFO_CNT3)
#define G_CMD_THROTTLE_FIFO_CNT3(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT3) & M_CMD_THROTTLE_FIFO_CNT3)
#define S_RD_CHNL_FIFO_CNT3 15
#define M_RD_CHNL_FIFO_CNT3 0x7fU
#define V_RD_CHNL_FIFO_CNT3(x) ((x) << S_RD_CHNL_FIFO_CNT3)
#define G_RD_CHNL_FIFO_CNT3(x) (((x) >> S_RD_CHNL_FIFO_CNT3) & M_RD_CHNL_FIFO_CNT3)
#define S_RD_DATA_EXT_FIFO_CNT3 13
#define M_RD_DATA_EXT_FIFO_CNT3 0x3U
#define V_RD_DATA_EXT_FIFO_CNT3(x) ((x) << S_RD_DATA_EXT_FIFO_CNT3)
#define G_RD_DATA_EXT_FIFO_CNT3(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT3) & M_RD_DATA_EXT_FIFO_CNT3)
#define S_RD_DATA_512B_FIFO_CNT3 5
#define M_RD_DATA_512B_FIFO_CNT3 0xffU
#define V_RD_DATA_512B_FIFO_CNT3(x) ((x) << S_RD_DATA_512B_FIFO_CNT3)
#define G_RD_DATA_512B_FIFO_CNT3(x) (((x) >> S_RD_DATA_512B_FIFO_CNT3) & M_RD_DATA_512B_FIFO_CNT3)
#define S_RD_REQ_TAG_FIFO_CNT3 1
#define M_RD_REQ_TAG_FIFO_CNT3 0xfU
#define V_RD_REQ_TAG_FIFO_CNT3(x) ((x) << S_RD_REQ_TAG_FIFO_CNT3)
#define G_RD_REQ_TAG_FIFO_CNT3(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT3) & M_RD_REQ_TAG_FIFO_CNT3)
#define A_MA_ULP_TX_RX_CLIENT_INTERFACE_INTERNAL_REG0 0xa404
#define S_CMD_IN_FIFO_CNT4 30
#define M_CMD_IN_FIFO_CNT4 0x3U
#define V_CMD_IN_FIFO_CNT4(x) ((x) << S_CMD_IN_FIFO_CNT4)
#define G_CMD_IN_FIFO_CNT4(x) (((x) >> S_CMD_IN_FIFO_CNT4) & M_CMD_IN_FIFO_CNT4)
#define S_CMD_SPLIT_FIFO_CNT4 28
#define M_CMD_SPLIT_FIFO_CNT4 0x3U
#define V_CMD_SPLIT_FIFO_CNT4(x) ((x) << S_CMD_SPLIT_FIFO_CNT4)
#define G_CMD_SPLIT_FIFO_CNT4(x) (((x) >> S_CMD_SPLIT_FIFO_CNT4) & M_CMD_SPLIT_FIFO_CNT4)
#define S_CMD_THROTTLE_FIFO_CNT4 22
#define M_CMD_THROTTLE_FIFO_CNT4 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT4(x) ((x) << S_CMD_THROTTLE_FIFO_CNT4)
#define G_CMD_THROTTLE_FIFO_CNT4(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT4) & M_CMD_THROTTLE_FIFO_CNT4)
#define S_RD_CHNL_FIFO_CNT4 15
#define M_RD_CHNL_FIFO_CNT4 0x7fU
#define V_RD_CHNL_FIFO_CNT4(x) ((x) << S_RD_CHNL_FIFO_CNT4)
#define G_RD_CHNL_FIFO_CNT4(x) (((x) >> S_RD_CHNL_FIFO_CNT4) & M_RD_CHNL_FIFO_CNT4)
#define S_RD_DATA_EXT_FIFO_CNT4 13
#define M_RD_DATA_EXT_FIFO_CNT4 0x3U
#define V_RD_DATA_EXT_FIFO_CNT4(x) ((x) << S_RD_DATA_EXT_FIFO_CNT4)
#define G_RD_DATA_EXT_FIFO_CNT4(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT4) & M_RD_DATA_EXT_FIFO_CNT4)
#define S_RD_DATA_512B_FIFO_CNT4 5
#define M_RD_DATA_512B_FIFO_CNT4 0xffU
#define V_RD_DATA_512B_FIFO_CNT4(x) ((x) << S_RD_DATA_512B_FIFO_CNT4)
#define G_RD_DATA_512B_FIFO_CNT4(x) (((x) >> S_RD_DATA_512B_FIFO_CNT4) & M_RD_DATA_512B_FIFO_CNT4)
#define S_RD_REQ_TAG_FIFO_CNT4 1
#define M_RD_REQ_TAG_FIFO_CNT4 0xfU
#define V_RD_REQ_TAG_FIFO_CNT4(x) ((x) << S_RD_REQ_TAG_FIFO_CNT4)
#define G_RD_REQ_TAG_FIFO_CNT4(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT4) & M_RD_REQ_TAG_FIFO_CNT4)
#define A_MA_TP_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG0 0xa405
#define S_CMD_IN_FIFO_CNT5 30
#define M_CMD_IN_FIFO_CNT5 0x3U
#define V_CMD_IN_FIFO_CNT5(x) ((x) << S_CMD_IN_FIFO_CNT5)
#define G_CMD_IN_FIFO_CNT5(x) (((x) >> S_CMD_IN_FIFO_CNT5) & M_CMD_IN_FIFO_CNT5)
#define S_CMD_SPLIT_FIFO_CNT5 28
#define M_CMD_SPLIT_FIFO_CNT5 0x3U
#define V_CMD_SPLIT_FIFO_CNT5(x) ((x) << S_CMD_SPLIT_FIFO_CNT5)
#define G_CMD_SPLIT_FIFO_CNT5(x) (((x) >> S_CMD_SPLIT_FIFO_CNT5) & M_CMD_SPLIT_FIFO_CNT5)
#define S_CMD_THROTTLE_FIFO_CNT5 22
#define M_CMD_THROTTLE_FIFO_CNT5 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT5(x) ((x) << S_CMD_THROTTLE_FIFO_CNT5)
#define G_CMD_THROTTLE_FIFO_CNT5(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT5) & M_CMD_THROTTLE_FIFO_CNT5)
#define S_RD_CHNL_FIFO_CNT5 15
#define M_RD_CHNL_FIFO_CNT5 0x7fU
#define V_RD_CHNL_FIFO_CNT5(x) ((x) << S_RD_CHNL_FIFO_CNT5)
#define G_RD_CHNL_FIFO_CNT5(x) (((x) >> S_RD_CHNL_FIFO_CNT5) & M_RD_CHNL_FIFO_CNT5)
#define S_RD_DATA_EXT_FIFO_CNT5 13
#define M_RD_DATA_EXT_FIFO_CNT5 0x3U
#define V_RD_DATA_EXT_FIFO_CNT5(x) ((x) << S_RD_DATA_EXT_FIFO_CNT5)
#define G_RD_DATA_EXT_FIFO_CNT5(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT5) & M_RD_DATA_EXT_FIFO_CNT5)
#define S_RD_DATA_512B_FIFO_CNT5 5
#define M_RD_DATA_512B_FIFO_CNT5 0xffU
#define V_RD_DATA_512B_FIFO_CNT5(x) ((x) << S_RD_DATA_512B_FIFO_CNT5)
#define G_RD_DATA_512B_FIFO_CNT5(x) (((x) >> S_RD_DATA_512B_FIFO_CNT5) & M_RD_DATA_512B_FIFO_CNT5)
#define S_RD_REQ_TAG_FIFO_CNT5 1
#define M_RD_REQ_TAG_FIFO_CNT5 0xfU
#define V_RD_REQ_TAG_FIFO_CNT5(x) ((x) << S_RD_REQ_TAG_FIFO_CNT5)
#define G_RD_REQ_TAG_FIFO_CNT5(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT5) & M_RD_REQ_TAG_FIFO_CNT5)
#define A_MA_TP_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG0 0xa406
#define S_CMD_IN_FIFO_CNT6 30
#define M_CMD_IN_FIFO_CNT6 0x3U
#define V_CMD_IN_FIFO_CNT6(x) ((x) << S_CMD_IN_FIFO_CNT6)
#define G_CMD_IN_FIFO_CNT6(x) (((x) >> S_CMD_IN_FIFO_CNT6) & M_CMD_IN_FIFO_CNT6)
#define S_CMD_SPLIT_FIFO_CNT6 28
#define M_CMD_SPLIT_FIFO_CNT6 0x3U
#define V_CMD_SPLIT_FIFO_CNT6(x) ((x) << S_CMD_SPLIT_FIFO_CNT6)
#define G_CMD_SPLIT_FIFO_CNT6(x) (((x) >> S_CMD_SPLIT_FIFO_CNT6) & M_CMD_SPLIT_FIFO_CNT6)
#define S_CMD_THROTTLE_FIFO_CNT6 22
#define M_CMD_THROTTLE_FIFO_CNT6 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT6(x) ((x) << S_CMD_THROTTLE_FIFO_CNT6)
#define G_CMD_THROTTLE_FIFO_CNT6(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT6) & M_CMD_THROTTLE_FIFO_CNT6)
#define S_RD_CHNL_FIFO_CNT6 15
#define M_RD_CHNL_FIFO_CNT6 0x7fU
#define V_RD_CHNL_FIFO_CNT6(x) ((x) << S_RD_CHNL_FIFO_CNT6)
#define G_RD_CHNL_FIFO_CNT6(x) (((x) >> S_RD_CHNL_FIFO_CNT6) & M_RD_CHNL_FIFO_CNT6)
#define S_RD_DATA_EXT_FIFO_CNT6 13
#define M_RD_DATA_EXT_FIFO_CNT6 0x3U
#define V_RD_DATA_EXT_FIFO_CNT6(x) ((x) << S_RD_DATA_EXT_FIFO_CNT6)
#define G_RD_DATA_EXT_FIFO_CNT6(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT6) & M_RD_DATA_EXT_FIFO_CNT6)
#define S_RD_DATA_512B_FIFO_CNT6 5
#define M_RD_DATA_512B_FIFO_CNT6 0xffU
#define V_RD_DATA_512B_FIFO_CNT6(x) ((x) << S_RD_DATA_512B_FIFO_CNT6)
#define G_RD_DATA_512B_FIFO_CNT6(x) (((x) >> S_RD_DATA_512B_FIFO_CNT6) & M_RD_DATA_512B_FIFO_CNT6)
#define S_RD_REQ_TAG_FIFO_CNT6 1
#define M_RD_REQ_TAG_FIFO_CNT6 0xfU
#define V_RD_REQ_TAG_FIFO_CNT6(x) ((x) << S_RD_REQ_TAG_FIFO_CNT6)
#define G_RD_REQ_TAG_FIFO_CNT6(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT6) & M_RD_REQ_TAG_FIFO_CNT6)
#define A_MA_LE_CLIENT_INTERFACE_INTERNAL_REG0 0xa407
#define S_CMD_IN_FIFO_CNT7 30
#define M_CMD_IN_FIFO_CNT7 0x3U
#define V_CMD_IN_FIFO_CNT7(x) ((x) << S_CMD_IN_FIFO_CNT7)
#define G_CMD_IN_FIFO_CNT7(x) (((x) >> S_CMD_IN_FIFO_CNT7) & M_CMD_IN_FIFO_CNT7)
#define S_CMD_SPLIT_FIFO_CNT7 28
#define M_CMD_SPLIT_FIFO_CNT7 0x3U
#define V_CMD_SPLIT_FIFO_CNT7(x) ((x) << S_CMD_SPLIT_FIFO_CNT7)
#define G_CMD_SPLIT_FIFO_CNT7(x) (((x) >> S_CMD_SPLIT_FIFO_CNT7) & M_CMD_SPLIT_FIFO_CNT7)
#define S_CMD_THROTTLE_FIFO_CNT7 22
#define M_CMD_THROTTLE_FIFO_CNT7 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT7(x) ((x) << S_CMD_THROTTLE_FIFO_CNT7)
#define G_CMD_THROTTLE_FIFO_CNT7(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT7) & M_CMD_THROTTLE_FIFO_CNT7)
#define S_RD_CHNL_FIFO_CNT7 15
#define M_RD_CHNL_FIFO_CNT7 0x7fU
#define V_RD_CHNL_FIFO_CNT7(x) ((x) << S_RD_CHNL_FIFO_CNT7)
#define G_RD_CHNL_FIFO_CNT7(x) (((x) >> S_RD_CHNL_FIFO_CNT7) & M_RD_CHNL_FIFO_CNT7)
#define S_RD_DATA_EXT_FIFO_CNT7 13
#define M_RD_DATA_EXT_FIFO_CNT7 0x3U
#define V_RD_DATA_EXT_FIFO_CNT7(x) ((x) << S_RD_DATA_EXT_FIFO_CNT7)
#define G_RD_DATA_EXT_FIFO_CNT7(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT7) & M_RD_DATA_EXT_FIFO_CNT7)
#define S_RD_DATA_512B_FIFO_CNT7 5
#define M_RD_DATA_512B_FIFO_CNT7 0xffU
#define V_RD_DATA_512B_FIFO_CNT7(x) ((x) << S_RD_DATA_512B_FIFO_CNT7)
#define G_RD_DATA_512B_FIFO_CNT7(x) (((x) >> S_RD_DATA_512B_FIFO_CNT7) & M_RD_DATA_512B_FIFO_CNT7)
#define S_RD_REQ_TAG_FIFO_CNT7 1
#define M_RD_REQ_TAG_FIFO_CNT7 0xfU
#define V_RD_REQ_TAG_FIFO_CNT7(x) ((x) << S_RD_REQ_TAG_FIFO_CNT7)
#define G_RD_REQ_TAG_FIFO_CNT7(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT7) & M_RD_REQ_TAG_FIFO_CNT7)
#define A_MA_CIM_CLIENT_INTERFACE_INTERNAL_REG0 0xa408
#define S_CMD_IN_FIFO_CNT8 30
#define M_CMD_IN_FIFO_CNT8 0x3U
#define V_CMD_IN_FIFO_CNT8(x) ((x) << S_CMD_IN_FIFO_CNT8)
#define G_CMD_IN_FIFO_CNT8(x) (((x) >> S_CMD_IN_FIFO_CNT8) & M_CMD_IN_FIFO_CNT8)
#define S_CMD_SPLIT_FIFO_CNT8 28
#define M_CMD_SPLIT_FIFO_CNT8 0x3U
#define V_CMD_SPLIT_FIFO_CNT8(x) ((x) << S_CMD_SPLIT_FIFO_CNT8)
#define G_CMD_SPLIT_FIFO_CNT8(x) (((x) >> S_CMD_SPLIT_FIFO_CNT8) & M_CMD_SPLIT_FIFO_CNT8)
#define S_CMD_THROTTLE_FIFO_CNT8 22
#define M_CMD_THROTTLE_FIFO_CNT8 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT8(x) ((x) << S_CMD_THROTTLE_FIFO_CNT8)
#define G_CMD_THROTTLE_FIFO_CNT8(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT8) & M_CMD_THROTTLE_FIFO_CNT8)
#define S_RD_CHNL_FIFO_CNT8 15
#define M_RD_CHNL_FIFO_CNT8 0x7fU
#define V_RD_CHNL_FIFO_CNT8(x) ((x) << S_RD_CHNL_FIFO_CNT8)
#define G_RD_CHNL_FIFO_CNT8(x) (((x) >> S_RD_CHNL_FIFO_CNT8) & M_RD_CHNL_FIFO_CNT8)
#define S_RD_DATA_EXT_FIFO_CNT8 13
#define M_RD_DATA_EXT_FIFO_CNT8 0x3U
#define V_RD_DATA_EXT_FIFO_CNT8(x) ((x) << S_RD_DATA_EXT_FIFO_CNT8)
#define G_RD_DATA_EXT_FIFO_CNT8(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT8) & M_RD_DATA_EXT_FIFO_CNT8)
#define S_RD_DATA_512B_FIFO_CNT8 5
#define M_RD_DATA_512B_FIFO_CNT8 0xffU
#define V_RD_DATA_512B_FIFO_CNT8(x) ((x) << S_RD_DATA_512B_FIFO_CNT8)
#define G_RD_DATA_512B_FIFO_CNT8(x) (((x) >> S_RD_DATA_512B_FIFO_CNT8) & M_RD_DATA_512B_FIFO_CNT8)
#define S_RD_REQ_TAG_FIFO_CNT8 1
#define M_RD_REQ_TAG_FIFO_CNT8 0xfU
#define V_RD_REQ_TAG_FIFO_CNT8(x) ((x) << S_RD_REQ_TAG_FIFO_CNT8)
#define G_RD_REQ_TAG_FIFO_CNT8(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT8) & M_RD_REQ_TAG_FIFO_CNT8)
#define A_MA_PCIE_CLIENT_INTERFACE_INTERNAL_REG0 0xa409
#define S_CMD_IN_FIFO_CNT9 30
#define M_CMD_IN_FIFO_CNT9 0x3U
#define V_CMD_IN_FIFO_CNT9(x) ((x) << S_CMD_IN_FIFO_CNT9)
#define G_CMD_IN_FIFO_CNT9(x) (((x) >> S_CMD_IN_FIFO_CNT9) & M_CMD_IN_FIFO_CNT9)
#define S_CMD_SPLIT_FIFO_CNT9 28
#define M_CMD_SPLIT_FIFO_CNT9 0x3U
#define V_CMD_SPLIT_FIFO_CNT9(x) ((x) << S_CMD_SPLIT_FIFO_CNT9)
#define G_CMD_SPLIT_FIFO_CNT9(x) (((x) >> S_CMD_SPLIT_FIFO_CNT9) & M_CMD_SPLIT_FIFO_CNT9)
#define S_CMD_THROTTLE_FIFO_CNT9 22
#define M_CMD_THROTTLE_FIFO_CNT9 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT9(x) ((x) << S_CMD_THROTTLE_FIFO_CNT9)
#define G_CMD_THROTTLE_FIFO_CNT9(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT9) & M_CMD_THROTTLE_FIFO_CNT9)
#define S_RD_CHNL_FIFO_CNT9 15
#define M_RD_CHNL_FIFO_CNT9 0x7fU
#define V_RD_CHNL_FIFO_CNT9(x) ((x) << S_RD_CHNL_FIFO_CNT9)
#define G_RD_CHNL_FIFO_CNT9(x) (((x) >> S_RD_CHNL_FIFO_CNT9) & M_RD_CHNL_FIFO_CNT9)
#define S_RD_DATA_EXT_FIFO_CNT9 13
#define M_RD_DATA_EXT_FIFO_CNT9 0x3U
#define V_RD_DATA_EXT_FIFO_CNT9(x) ((x) << S_RD_DATA_EXT_FIFO_CNT9)
#define G_RD_DATA_EXT_FIFO_CNT9(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT9) & M_RD_DATA_EXT_FIFO_CNT9)
#define S_RD_DATA_512B_FIFO_CNT9 5
#define M_RD_DATA_512B_FIFO_CNT9 0xffU
#define V_RD_DATA_512B_FIFO_CNT9(x) ((x) << S_RD_DATA_512B_FIFO_CNT9)
#define G_RD_DATA_512B_FIFO_CNT9(x) (((x) >> S_RD_DATA_512B_FIFO_CNT9) & M_RD_DATA_512B_FIFO_CNT9)
#define S_RD_REQ_TAG_FIFO_CNT9 1
#define M_RD_REQ_TAG_FIFO_CNT9 0xfU
#define V_RD_REQ_TAG_FIFO_CNT9(x) ((x) << S_RD_REQ_TAG_FIFO_CNT9)
#define G_RD_REQ_TAG_FIFO_CNT9(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT9) & M_RD_REQ_TAG_FIFO_CNT9)
#define A_MA_PM_TX_CLIENT_INTERFACE_INTERNAL_REG0 0xa40a
#define S_CMD_IN_FIFO_CNT10 30
#define M_CMD_IN_FIFO_CNT10 0x3U
#define V_CMD_IN_FIFO_CNT10(x) ((x) << S_CMD_IN_FIFO_CNT10)
#define G_CMD_IN_FIFO_CNT10(x) (((x) >> S_CMD_IN_FIFO_CNT10) & M_CMD_IN_FIFO_CNT10)
#define S_CMD_SPLIT_FIFO_CNT10 28
#define M_CMD_SPLIT_FIFO_CNT10 0x3U
#define V_CMD_SPLIT_FIFO_CNT10(x) ((x) << S_CMD_SPLIT_FIFO_CNT10)
#define G_CMD_SPLIT_FIFO_CNT10(x) (((x) >> S_CMD_SPLIT_FIFO_CNT10) & M_CMD_SPLIT_FIFO_CNT10)
#define S_CMD_THROTTLE_FIFO_CNT10 22
#define M_CMD_THROTTLE_FIFO_CNT10 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT10(x) ((x) << S_CMD_THROTTLE_FIFO_CNT10)
#define G_CMD_THROTTLE_FIFO_CNT10(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT10) & M_CMD_THROTTLE_FIFO_CNT10)
#define S_RD_CHNL_FIFO_CNT10 15
#define M_RD_CHNL_FIFO_CNT10 0x7fU
#define V_RD_CHNL_FIFO_CNT10(x) ((x) << S_RD_CHNL_FIFO_CNT10)
#define G_RD_CHNL_FIFO_CNT10(x) (((x) >> S_RD_CHNL_FIFO_CNT10) & M_RD_CHNL_FIFO_CNT10)
#define S_RD_DATA_EXT_FIFO_CNT10 13
#define M_RD_DATA_EXT_FIFO_CNT10 0x3U
#define V_RD_DATA_EXT_FIFO_CNT10(x) ((x) << S_RD_DATA_EXT_FIFO_CNT10)
#define G_RD_DATA_EXT_FIFO_CNT10(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT10) & M_RD_DATA_EXT_FIFO_CNT10)
#define S_RD_DATA_512B_FIFO_CNT10 5
#define M_RD_DATA_512B_FIFO_CNT10 0xffU
#define V_RD_DATA_512B_FIFO_CNT10(x) ((x) << S_RD_DATA_512B_FIFO_CNT10)
#define G_RD_DATA_512B_FIFO_CNT10(x) (((x) >> S_RD_DATA_512B_FIFO_CNT10) & M_RD_DATA_512B_FIFO_CNT10)
#define S_RD_REQ_TAG_FIFO_CNT10 1
#define M_RD_REQ_TAG_FIFO_CNT10 0xfU
#define V_RD_REQ_TAG_FIFO_CNT10(x) ((x) << S_RD_REQ_TAG_FIFO_CNT10)
#define G_RD_REQ_TAG_FIFO_CNT10(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT10) & M_RD_REQ_TAG_FIFO_CNT10)
#define A_MA_PM_RX_CLIENT_INTERFACE_INTERNAL_REG0 0xa40b
#define S_CMD_IN_FIFO_CNT11 30
#define M_CMD_IN_FIFO_CNT11 0x3U
#define V_CMD_IN_FIFO_CNT11(x) ((x) << S_CMD_IN_FIFO_CNT11)
#define G_CMD_IN_FIFO_CNT11(x) (((x) >> S_CMD_IN_FIFO_CNT11) & M_CMD_IN_FIFO_CNT11)
#define S_CMD_SPLIT_FIFO_CNT11 28
#define M_CMD_SPLIT_FIFO_CNT11 0x3U
#define V_CMD_SPLIT_FIFO_CNT11(x) ((x) << S_CMD_SPLIT_FIFO_CNT11)
#define G_CMD_SPLIT_FIFO_CNT11(x) (((x) >> S_CMD_SPLIT_FIFO_CNT11) & M_CMD_SPLIT_FIFO_CNT11)
#define S_CMD_THROTTLE_FIFO_CNT11 22
#define M_CMD_THROTTLE_FIFO_CNT11 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT11(x) ((x) << S_CMD_THROTTLE_FIFO_CNT11)
#define G_CMD_THROTTLE_FIFO_CNT11(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT11) & M_CMD_THROTTLE_FIFO_CNT11)
#define S_RD_CHNL_FIFO_CNT11 15
#define M_RD_CHNL_FIFO_CNT11 0x7fU
#define V_RD_CHNL_FIFO_CNT11(x) ((x) << S_RD_CHNL_FIFO_CNT11)
#define G_RD_CHNL_FIFO_CNT11(x) (((x) >> S_RD_CHNL_FIFO_CNT11) & M_RD_CHNL_FIFO_CNT11)
#define S_RD_DATA_EXT_FIFO_CNT11 13
#define M_RD_DATA_EXT_FIFO_CNT11 0x3U
#define V_RD_DATA_EXT_FIFO_CNT11(x) ((x) << S_RD_DATA_EXT_FIFO_CNT11)
#define G_RD_DATA_EXT_FIFO_CNT11(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT11) & M_RD_DATA_EXT_FIFO_CNT11)
#define S_RD_DATA_512B_FIFO_CNT11 5
#define M_RD_DATA_512B_FIFO_CNT11 0xffU
#define V_RD_DATA_512B_FIFO_CNT11(x) ((x) << S_RD_DATA_512B_FIFO_CNT11)
#define G_RD_DATA_512B_FIFO_CNT11(x) (((x) >> S_RD_DATA_512B_FIFO_CNT11) & M_RD_DATA_512B_FIFO_CNT11)
#define S_RD_REQ_TAG_FIFO_CNT11 1
#define M_RD_REQ_TAG_FIFO_CNT11 0xfU
#define V_RD_REQ_TAG_FIFO_CNT11(x) ((x) << S_RD_REQ_TAG_FIFO_CNT11)
#define G_RD_REQ_TAG_FIFO_CNT11(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT11) & M_RD_REQ_TAG_FIFO_CNT11)
#define A_MA_HMA_CLIENT_INTERFACE_INTERNAL_REG0 0xa40c
#define S_CMD_IN_FIFO_CNT12 30
#define M_CMD_IN_FIFO_CNT12 0x3U
#define V_CMD_IN_FIFO_CNT12(x) ((x) << S_CMD_IN_FIFO_CNT12)
#define G_CMD_IN_FIFO_CNT12(x) (((x) >> S_CMD_IN_FIFO_CNT12) & M_CMD_IN_FIFO_CNT12)
#define S_CMD_SPLIT_FIFO_CNT12 28
#define M_CMD_SPLIT_FIFO_CNT12 0x3U
#define V_CMD_SPLIT_FIFO_CNT12(x) ((x) << S_CMD_SPLIT_FIFO_CNT12)
#define G_CMD_SPLIT_FIFO_CNT12(x) (((x) >> S_CMD_SPLIT_FIFO_CNT12) & M_CMD_SPLIT_FIFO_CNT12)
#define S_CMD_THROTTLE_FIFO_CNT12 22
#define M_CMD_THROTTLE_FIFO_CNT12 0x3fU
#define V_CMD_THROTTLE_FIFO_CNT12(x) ((x) << S_CMD_THROTTLE_FIFO_CNT12)
#define G_CMD_THROTTLE_FIFO_CNT12(x) (((x) >> S_CMD_THROTTLE_FIFO_CNT12) & M_CMD_THROTTLE_FIFO_CNT12)
#define S_RD_CHNL_FIFO_CNT12 15
#define M_RD_CHNL_FIFO_CNT12 0x7fU
#define V_RD_CHNL_FIFO_CNT12(x) ((x) << S_RD_CHNL_FIFO_CNT12)
#define G_RD_CHNL_FIFO_CNT12(x) (((x) >> S_RD_CHNL_FIFO_CNT12) & M_RD_CHNL_FIFO_CNT12)
#define S_RD_DATA_EXT_FIFO_CNT12 13
#define M_RD_DATA_EXT_FIFO_CNT12 0x3U
#define V_RD_DATA_EXT_FIFO_CNT12(x) ((x) << S_RD_DATA_EXT_FIFO_CNT12)
#define G_RD_DATA_EXT_FIFO_CNT12(x) (((x) >> S_RD_DATA_EXT_FIFO_CNT12) & M_RD_DATA_EXT_FIFO_CNT12)
#define S_RD_DATA_512B_FIFO_CNT12 5
#define M_RD_DATA_512B_FIFO_CNT12 0xffU
#define V_RD_DATA_512B_FIFO_CNT12(x) ((x) << S_RD_DATA_512B_FIFO_CNT12)
#define G_RD_DATA_512B_FIFO_CNT12(x) (((x) >> S_RD_DATA_512B_FIFO_CNT12) & M_RD_DATA_512B_FIFO_CNT12)
#define S_RD_REQ_TAG_FIFO_CNT12 1
#define M_RD_REQ_TAG_FIFO_CNT12 0xfU
#define V_RD_REQ_TAG_FIFO_CNT12(x) ((x) << S_RD_REQ_TAG_FIFO_CNT12)
#define G_RD_REQ_TAG_FIFO_CNT12(x) (((x) >> S_RD_REQ_TAG_FIFO_CNT12) & M_RD_REQ_TAG_FIFO_CNT12)
#define A_MA_TARGET_0_ARBITER_INTERFACE_INTERNAL_REG0 0xa40d
#define S_WR_DATA_FSM0 23
#define V_WR_DATA_FSM0(x) ((x) << S_WR_DATA_FSM0)
#define F_WR_DATA_FSM0 V_WR_DATA_FSM0(1U)
#define S_RD_DATA_FSM0 22
#define V_RD_DATA_FSM0(x) ((x) << S_RD_DATA_FSM0)
#define F_RD_DATA_FSM0 V_RD_DATA_FSM0(1U)
#define S_TGT_CMD_FIFO_CNT0 19
#define M_TGT_CMD_FIFO_CNT0 0x7U
#define V_TGT_CMD_FIFO_CNT0(x) ((x) << S_TGT_CMD_FIFO_CNT0)
#define G_TGT_CMD_FIFO_CNT0(x) (((x) >> S_TGT_CMD_FIFO_CNT0) & M_TGT_CMD_FIFO_CNT0)
#define S_CLNT_NUM_FIFO_CNT0 16
#define M_CLNT_NUM_FIFO_CNT0 0x7U
#define V_CLNT_NUM_FIFO_CNT0(x) ((x) << S_CLNT_NUM_FIFO_CNT0)
#define G_CLNT_NUM_FIFO_CNT0(x) (((x) >> S_CLNT_NUM_FIFO_CNT0) & M_CLNT_NUM_FIFO_CNT0)
#define S_WR_CMD_TAG_FIFO_CNT_TGT0 8
#define M_WR_CMD_TAG_FIFO_CNT_TGT0 0xffU
#define V_WR_CMD_TAG_FIFO_CNT_TGT0(x) ((x) << S_WR_CMD_TAG_FIFO_CNT_TGT0)
#define G_WR_CMD_TAG_FIFO_CNT_TGT0(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT_TGT0) & M_WR_CMD_TAG_FIFO_CNT_TGT0)
#define S_WR_DATA_512B_FIFO_CNT_TGT0 0
#define M_WR_DATA_512B_FIFO_CNT_TGT0 0xffU
#define V_WR_DATA_512B_FIFO_CNT_TGT0(x) ((x) << S_WR_DATA_512B_FIFO_CNT_TGT0)
#define G_WR_DATA_512B_FIFO_CNT_TGT0(x) (((x) >> S_WR_DATA_512B_FIFO_CNT_TGT0) & M_WR_DATA_512B_FIFO_CNT_TGT0)
#define A_MA_TARGET_1_ARBITER_INTERFACE_INTERNAL_REG0 0xa40e
#define S_WR_DATA_FSM1 23
#define V_WR_DATA_FSM1(x) ((x) << S_WR_DATA_FSM1)
#define F_WR_DATA_FSM1 V_WR_DATA_FSM1(1U)
#define S_RD_DATA_FSM1 22
#define V_RD_DATA_FSM1(x) ((x) << S_RD_DATA_FSM1)
#define F_RD_DATA_FSM1 V_RD_DATA_FSM1(1U)
#define S_TGT_CMD_FIFO_CNT1 19
#define M_TGT_CMD_FIFO_CNT1 0x7U
#define V_TGT_CMD_FIFO_CNT1(x) ((x) << S_TGT_CMD_FIFO_CNT1)
#define G_TGT_CMD_FIFO_CNT1(x) (((x) >> S_TGT_CMD_FIFO_CNT1) & M_TGT_CMD_FIFO_CNT1)
#define S_CLNT_NUM_FIFO_CNT1 16
#define M_CLNT_NUM_FIFO_CNT1 0x7U
#define V_CLNT_NUM_FIFO_CNT1(x) ((x) << S_CLNT_NUM_FIFO_CNT1)
#define G_CLNT_NUM_FIFO_CNT1(x) (((x) >> S_CLNT_NUM_FIFO_CNT1) & M_CLNT_NUM_FIFO_CNT1)
#define S_WR_CMD_TAG_FIFO_CNT_TGT1 8
#define M_WR_CMD_TAG_FIFO_CNT_TGT1 0xffU
#define V_WR_CMD_TAG_FIFO_CNT_TGT1(x) ((x) << S_WR_CMD_TAG_FIFO_CNT_TGT1)
#define G_WR_CMD_TAG_FIFO_CNT_TGT1(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT_TGT1) & M_WR_CMD_TAG_FIFO_CNT_TGT1)
#define S_WR_DATA_512B_FIFO_CNT_TGT1 0
#define M_WR_DATA_512B_FIFO_CNT_TGT1 0xffU
#define V_WR_DATA_512B_FIFO_CNT_TGT1(x) ((x) << S_WR_DATA_512B_FIFO_CNT_TGT1)
#define G_WR_DATA_512B_FIFO_CNT_TGT1(x) (((x) >> S_WR_DATA_512B_FIFO_CNT_TGT1) & M_WR_DATA_512B_FIFO_CNT_TGT1)
#define A_MA_TARGET_2_ARBITER_INTERFACE_INTERNAL_REG0 0xa40f
#define S_WR_DATA_FSM2 23
#define V_WR_DATA_FSM2(x) ((x) << S_WR_DATA_FSM2)
#define F_WR_DATA_FSM2 V_WR_DATA_FSM2(1U)
#define S_RD_DATA_FSM2 22
#define V_RD_DATA_FSM2(x) ((x) << S_RD_DATA_FSM2)
#define F_RD_DATA_FSM2 V_RD_DATA_FSM2(1U)
#define S_TGT_CMD_FIFO_CNT2 19
#define M_TGT_CMD_FIFO_CNT2 0x7U
#define V_TGT_CMD_FIFO_CNT2(x) ((x) << S_TGT_CMD_FIFO_CNT2)
#define G_TGT_CMD_FIFO_CNT2(x) (((x) >> S_TGT_CMD_FIFO_CNT2) & M_TGT_CMD_FIFO_CNT2)
#define S_CLNT_NUM_FIFO_CNT2 16
#define M_CLNT_NUM_FIFO_CNT2 0x7U
#define V_CLNT_NUM_FIFO_CNT2(x) ((x) << S_CLNT_NUM_FIFO_CNT2)
#define G_CLNT_NUM_FIFO_CNT2(x) (((x) >> S_CLNT_NUM_FIFO_CNT2) & M_CLNT_NUM_FIFO_CNT2)
#define S_WR_CMD_TAG_FIFO_CNT_TGT2 8
#define M_WR_CMD_TAG_FIFO_CNT_TGT2 0xffU
#define V_WR_CMD_TAG_FIFO_CNT_TGT2(x) ((x) << S_WR_CMD_TAG_FIFO_CNT_TGT2)
#define G_WR_CMD_TAG_FIFO_CNT_TGT2(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT_TGT2) & M_WR_CMD_TAG_FIFO_CNT_TGT2)
#define S_WR_DATA_512B_FIFO_CNT_TGT2 0
#define M_WR_DATA_512B_FIFO_CNT_TGT2 0xffU
#define V_WR_DATA_512B_FIFO_CNT_TGT2(x) ((x) << S_WR_DATA_512B_FIFO_CNT_TGT2)
#define G_WR_DATA_512B_FIFO_CNT_TGT2(x) (((x) >> S_WR_DATA_512B_FIFO_CNT_TGT2) & M_WR_DATA_512B_FIFO_CNT_TGT2)
#define A_MA_TARGET_3_ARBITER_INTERFACE_INTERNAL_REG0 0xa410
#define S_WR_DATA_FSM3 23
#define V_WR_DATA_FSM3(x) ((x) << S_WR_DATA_FSM3)
#define F_WR_DATA_FSM3 V_WR_DATA_FSM3(1U)
#define S_RD_DATA_FSM3 22
#define V_RD_DATA_FSM3(x) ((x) << S_RD_DATA_FSM3)
#define F_RD_DATA_FSM3 V_RD_DATA_FSM3(1U)
#define S_TGT_CMD_FIFO_CNT3 19
#define M_TGT_CMD_FIFO_CNT3 0x7U
#define V_TGT_CMD_FIFO_CNT3(x) ((x) << S_TGT_CMD_FIFO_CNT3)
#define G_TGT_CMD_FIFO_CNT3(x) (((x) >> S_TGT_CMD_FIFO_CNT3) & M_TGT_CMD_FIFO_CNT3)
#define S_CLNT_NUM_FIFO_CNT3 16
#define M_CLNT_NUM_FIFO_CNT3 0x7U
#define V_CLNT_NUM_FIFO_CNT3(x) ((x) << S_CLNT_NUM_FIFO_CNT3)
#define G_CLNT_NUM_FIFO_CNT3(x) (((x) >> S_CLNT_NUM_FIFO_CNT3) & M_CLNT_NUM_FIFO_CNT3)
#define S_WR_CMD_TAG_FIFO_CNT_TGT3 8
#define M_WR_CMD_TAG_FIFO_CNT_TGT3 0xffU
#define V_WR_CMD_TAG_FIFO_CNT_TGT3(x) ((x) << S_WR_CMD_TAG_FIFO_CNT_TGT3)
#define G_WR_CMD_TAG_FIFO_CNT_TGT3(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT_TGT3) & M_WR_CMD_TAG_FIFO_CNT_TGT3)
#define S_WR_DATA_512B_FIFO_CNT_TGT 0
#define M_WR_DATA_512B_FIFO_CNT_TGT 0xffU
#define V_WR_DATA_512B_FIFO_CNT_TGT(x) ((x) << S_WR_DATA_512B_FIFO_CNT_TGT)
#define G_WR_DATA_512B_FIFO_CNT_TGT(x) (((x) >> S_WR_DATA_512B_FIFO_CNT_TGT) & M_WR_DATA_512B_FIFO_CNT_TGT)
#define A_MA_SGE_THREAD_0_CLNT_EXP_RD_CYC_CNT_LO 0xa412
#define A_MA_SGE_THREAD_1_CLNT_EXP_RD_CYC_CNT_LO 0xa413
#define A_MA_ULP_TX_CLNT_EXP_RD_CYC_CNT_LO 0xa414
#define A_MA_ULP_RX_CLNT_EXP_RD_CYC_CNT_LO 0xa415
#define A_MA_ULP_TX_RX_CLNT_EXP_RD_CYC_CNT_LO 0xa416
#define A_MA_TP_THREAD_0_CLNT_EXP_RD_CYC_CNT_LO 0xa417
#define A_MA_TP_THREAD_1_CLNT_EXP_RD_CYC_CNT_LO 0xa418
#define A_MA_LE_CLNT_EXP_RD_CYC_CNT_LO 0xa419
#define A_MA_CIM_CLNT_EXP_RD_CYC_CNT_LO 0xa41a
#define A_MA_PCIE_CLNT_EXP_RD_CYC_CNT_LO 0xa41b
#define A_MA_PM_TX_CLNT_EXP_RD_CYC_CNT_LO 0xa41c
#define A_MA_PM_RX_CLNT_EXP_RD_CYC_CNT_LO 0xa41d
#define A_MA_HMA_CLNT_EXP_RD_CYC_CNT_LO 0xa41e
#define A_T6_MA_EDRAM0_WRDATA_CNT1 0xa800
#define A_T6_MA_EDRAM0_WRDATA_CNT0 0xa801
#define A_T6_MA_EDRAM1_WRDATA_CNT1 0xa802
#define A_T6_MA_EDRAM1_WRDATA_CNT0 0xa803
#define A_T6_MA_EXT_MEMORY0_WRDATA_CNT1 0xa804
#define A_T6_MA_EXT_MEMORY0_WRDATA_CNT0 0xa805
#define A_T6_MA_HOST_MEMORY_WRDATA_CNT1 0xa806
#define A_T6_MA_HOST_MEMORY_WRDATA_CNT0 0xa807
#define A_T6_MA_EXT_MEMORY1_WRDATA_CNT1 0xa808
#define A_T6_MA_EXT_MEMORY1_WRDATA_CNT0 0xa809
#define A_T6_MA_EDRAM0_RDDATA_CNT1 0xa80a
#define A_T6_MA_EDRAM0_RDDATA_CNT0 0xa80b
#define A_T6_MA_EDRAM1_RDDATA_CNT1 0xa80c
#define A_T6_MA_EDRAM1_RDDATA_CNT0 0xa80d
#define A_T6_MA_EXT_MEMORY0_RDDATA_CNT1 0xa80e
#define A_T6_MA_EXT_MEMORY0_RDDATA_CNT0 0xa80f
#define A_T6_MA_HOST_MEMORY_RDDATA_CNT1 0xa810
#define A_T6_MA_HOST_MEMORY_RDDATA_CNT0 0xa811
#define A_T6_MA_EXT_MEMORY1_RDDATA_CNT1 0xa812
#define A_T6_MA_EXT_MEMORY1_RDDATA_CNT0 0xa813
#define A_MA_SGE_THREAD_0_CLNT_ACT_WR_CYC_CNT_HI 0xac00
#define A_MA_SGE_THREAD_0_CLNT_ACT_WR_CYC_CNT_LO 0xac01
#define A_MA_SGE_THREAD_1_CLNT_ACT_WR_CYC_CNT_HI 0xac02
#define A_MA_SGE_THREAD_1_CLNT_ACT_WR_CYC_CNT_LO 0xac03
#define A_MA_ULP_TX_CLNT_ACT_WR_CYC_CNT_HI 0xac04
#define A_MA_ULP_TX_CLNT_ACT_WR_CYC_CNT_LO 0xac05
#define A_MA_ULP_RX_CLNT_ACT_WR_CYC_CNT_HI 0xac06
#define A_MA_ULP_RX_CLNT_ACT_WR_CYC_CNT_LO 0xac07
#define A_MA_ULP_TX_RX_CLNT_ACT_WR_CYC_CNT_HI 0xac08
#define A_MA_ULP_TX_RX_CLNT_ACT_WR_CYC_CNT_LO 0xac09
#define A_MA_TP_THREAD_0_CLNT_ACT_WR_CYC_CNT_HI 0xac0a
#define A_MA_TP_THREAD_0_CLNT_ACT_WR_CYC_CNT_LO 0xac0b
#define A_MA_TP_THREAD_1_CLNT_ACT_WR_CYC_CNT_HI 0xac0c
#define A_MA_TP_THREAD_1_CLNT_ACT_WR_CYC_CNT_LO 0xac0d
#define A_MA_LE_CLNT_ACT_WR_CYC_CNT_HI 0xac0e
#define A_MA_LE_CLNT_ACT_WR_CYC_CNT_LO 0xac0f
#define A_MA_CIM_CLNT_ACT_WR_CYC_CNT_HI 0xac10
#define A_MA_CIM_CLNT_ACT_WR_CYC_CNT_LO 0xac11
#define A_MA_PCIE_CLNT_ACT_WR_CYC_CNT_HI 0xac12
#define A_MA_PCIE_CLNT_ACT_WR_CYC_CNT_LO 0xac13
#define A_MA_PM_TX_CLNT_ACT_WR_CYC_CNT_HI 0xac14
#define A_MA_PM_TX_CLNT_ACT_WR_CYC_CNT_LO 0xac15
#define A_MA_PM_RX_CLNT_ACT_WR_CYC_CNT_HI 0xac16
#define A_MA_PM_RX_CLNT_ACT_WR_CYC_CNT_LO 0xac17
#define A_MA_HMA_CLNT_ACT_WR_CYC_CNT_HI 0xac18
#define A_MA_HMA_CLNT_ACT_WR_CYC_CNT_LO 0xac19
#define A_MA_SGE_THREAD_0_CLNT_WR_REQ_CNT 0xb000
#define A_MA_SGE_THREAD_1_CLNT_WR_REQ_CNT 0xb001
#define A_MA_ULP_TX_CLNT_WR_REQ_CNT 0xb002
#define A_MA_ULP_RX_CLNT_WR_REQ_CNT 0xb003
#define A_MA_ULP_TX_RX_CLNT_WR_REQ_CNT 0xb004
#define A_MA_TP_THREAD_0_CLNT_WR_REQ_CNT 0xb005
#define A_MA_TP_THREAD_1_CLNT_WR_REQ_CNT 0xb006
#define A_MA_LE_CLNT_WR_REQ_CNT 0xb007
#define A_MA_CIM_CLNT_WR_REQ_CNT 0xb008
#define A_MA_PCIE_CLNT_WR_REQ_CNT 0xb009
#define A_MA_PM_TX_CLNT_WR_REQ_CNT 0xb00a
#define A_MA_PM_RX_CLNT_WR_REQ_CNT 0xb00b
#define A_MA_HMA_CLNT_WR_REQ_CNT 0xb00c
#define A_MA_SGE_THREAD_0_CLNT_RD_REQ_CNT 0xb00d
#define A_MA_SGE_THREAD_1_CLNT_RD_REQ_CNT 0xb00e
#define A_MA_ULP_TX_CLNT_RD_REQ_CNT 0xb00f
#define A_MA_ULP_RX_CLNT_RD_REQ_CNT 0xb010
#define A_MA_ULP_TX_RX_CLNT_RD_REQ_CNT 0xb011
#define A_MA_TP_THREAD_0_CLNT_RD_REQ_CNT 0xb012
#define A_MA_TP_THREAD_1_CLNT_RD_REQ_CNT 0xb013
#define A_MA_LE_CLNT_RD_REQ_CNT 0xb014
#define A_MA_CIM_CLNT_RD_REQ_CNT 0xb015
#define A_MA_PCIE_CLNT_RD_REQ_CNT 0xb016
#define A_MA_PM_TX_CLNT_RD_REQ_CNT 0xb017
#define A_MA_PM_RX_CLNT_RD_REQ_CNT 0xb018
#define A_MA_HMA_CLNT_RD_REQ_CNT 0xb019
#define A_MA_SGE_THREAD_0_CLNT_EXP_RD_CYC_CNT_HI 0xb400
#define A_MA_SGE_THREAD_1_CLNT_EXP_RD_CYC_CNT_HI 0xb401
#define A_MA_ULP_TX_CLNT_EXP_RD_CYC_CNT_HI 0xb402
#define A_MA_ULP_RX_CLNT_EXP_RD_CYC_CNT_HI 0xb403
#define A_MA_ULP_TX_RX_CLNT_EXP_RD_CYC_CNT_HI 0xb404
#define A_MA_TP_THREAD_0_CLNT_EXP_RD_CYC_CNT_HI 0xb405
#define A_MA_TP_THREAD_1_CLNT_EXP_RD_CYC_CNT_HI 0xb406
#define A_MA_LE_CLNT_EXP_RD_CYC_CNT_HI 0xb407
#define A_MA_CIM_CLNT_EXP_RD_CYC_CNT_HI 0xb408
#define A_MA_PCIE_CLNT_EXP_RD_CYC_CNT_HI 0xb409
#define A_MA_PM_TX_CLNT_EXP_RD_CYC_CNT_HI 0xb40a
#define A_MA_PM_RX_CLNT_EXP_RD_CYC_CNT_HI 0xb40b
#define A_MA_HMA_CLNT_EXP_RD_CYC_CNT_HI 0xb40c
#define A_MA_SGE_THREAD_0_CLNT_EXP_WR_CYC_CNT_HI 0xb40d
#define A_MA_SGE_THREAD_1_CLNT_EXP_WR_CYC_CNT_HI 0xb40e
#define A_MA_ULP_TX_CLNT_EXP_WR_CYC_CNT_HI 0xb40f
#define A_MA_ULP_RX_CLNT_EXP_WR_CYC_CNT_HI 0xb410
#define A_MA_ULP_TX_RX_CLNT_EXP_WR_CYC_CNT_HI 0xb411
#define A_MA_TP_THREAD_0_CLNT_EXP_WR_CYC_CNT_HI 0xb412
#define A_MA_TP_THREAD_1_CLNT_EXP_WR_CYC_CNT_HI 0xb413
#define A_MA_LE_CLNT_EXP_WR_CYC_CNT_HI 0xb414
#define A_MA_CIM_CLNT_EXP_WR_CYC_CNT_HI 0xb415
#define A_MA_PCIE_CLNT_EXP_WR_CYC_CNT_HI 0xb416
#define A_MA_PM_TX_CLNT_EXP_WR_CYC_CNT_HI 0xb417
#define A_MA_PM_RX_CLNT_EXP_WR_CYC_CNT_HI 0xb418
#define A_MA_HMA_CLNT_EXP_WR_CYC_CNT_HI 0xb419
#define A_MA_SGE_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG1 0xe400
#define S_WR_DATA_EXT_FIFO_CNT0 30
#define M_WR_DATA_EXT_FIFO_CNT0 0x3U
#define V_WR_DATA_EXT_FIFO_CNT0(x) ((x) << S_WR_DATA_EXT_FIFO_CNT0)
#define G_WR_DATA_EXT_FIFO_CNT0(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT0) & M_WR_DATA_EXT_FIFO_CNT0)
#define S_WR_CMD_TAG_FIFO_CNT0 26
#define M_WR_CMD_TAG_FIFO_CNT0 0xfU
#define V_WR_CMD_TAG_FIFO_CNT0(x) ((x) << S_WR_CMD_TAG_FIFO_CNT0)
#define G_WR_CMD_TAG_FIFO_CNT0(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT0) & M_WR_CMD_TAG_FIFO_CNT0)
#define S_WR_DATA_512B_FIFO_CNT0 18
#define M_WR_DATA_512B_FIFO_CNT0 0xffU
#define V_WR_DATA_512B_FIFO_CNT0(x) ((x) << S_WR_DATA_512B_FIFO_CNT0)
#define G_WR_DATA_512B_FIFO_CNT0(x) (((x) >> S_WR_DATA_512B_FIFO_CNT0) & M_WR_DATA_512B_FIFO_CNT0)
#define S_RD_DATA_ALIGN_FSM0 17
#define V_RD_DATA_ALIGN_FSM0(x) ((x) << S_RD_DATA_ALIGN_FSM0)
#define F_RD_DATA_ALIGN_FSM0 V_RD_DATA_ALIGN_FSM0(1U)
#define S_RD_DATA_FETCH_FSM0 16
#define V_RD_DATA_FETCH_FSM0(x) ((x) << S_RD_DATA_FETCH_FSM0)
#define F_RD_DATA_FETCH_FSM0 V_RD_DATA_FETCH_FSM0(1U)
#define S_COHERENCY_TX_FSM0 15
#define V_COHERENCY_TX_FSM0(x) ((x) << S_COHERENCY_TX_FSM0)
#define F_COHERENCY_TX_FSM0 V_COHERENCY_TX_FSM0(1U)
#define S_COHERENCY_RX_FSM0 14
#define V_COHERENCY_RX_FSM0(x) ((x) << S_COHERENCY_RX_FSM0)
#define F_COHERENCY_RX_FSM0 V_COHERENCY_RX_FSM0(1U)
#define S_ARB_REQ_FSM0 13
#define V_ARB_REQ_FSM0(x) ((x) << S_ARB_REQ_FSM0)
#define F_ARB_REQ_FSM0 V_ARB_REQ_FSM0(1U)
#define S_CMD_SPLIT_FSM0 10
#define M_CMD_SPLIT_FSM0 0x7U
#define V_CMD_SPLIT_FSM0(x) ((x) << S_CMD_SPLIT_FSM0)
#define G_CMD_SPLIT_FSM0(x) (((x) >> S_CMD_SPLIT_FSM0) & M_CMD_SPLIT_FSM0)
#define A_MA_SGE_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG1 0xe420
#define S_WR_DATA_EXT_FIFO_CNT1 30
#define M_WR_DATA_EXT_FIFO_CNT1 0x3U
#define V_WR_DATA_EXT_FIFO_CNT1(x) ((x) << S_WR_DATA_EXT_FIFO_CNT1)
#define G_WR_DATA_EXT_FIFO_CNT1(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT1) & M_WR_DATA_EXT_FIFO_CNT1)
#define S_WR_CMD_TAG_FIFO_CNT1 26
#define M_WR_CMD_TAG_FIFO_CNT1 0xfU
#define V_WR_CMD_TAG_FIFO_CNT1(x) ((x) << S_WR_CMD_TAG_FIFO_CNT1)
#define G_WR_CMD_TAG_FIFO_CNT1(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT1) & M_WR_CMD_TAG_FIFO_CNT1)
#define S_WR_DATA_512B_FIFO_CNT1 18
#define M_WR_DATA_512B_FIFO_CNT1 0xffU
#define V_WR_DATA_512B_FIFO_CNT1(x) ((x) << S_WR_DATA_512B_FIFO_CNT1)
#define G_WR_DATA_512B_FIFO_CNT1(x) (((x) >> S_WR_DATA_512B_FIFO_CNT1) & M_WR_DATA_512B_FIFO_CNT1)
#define S_RD_DATA_ALIGN_FSM1 17
#define V_RD_DATA_ALIGN_FSM1(x) ((x) << S_RD_DATA_ALIGN_FSM1)
#define F_RD_DATA_ALIGN_FSM1 V_RD_DATA_ALIGN_FSM1(1U)
#define S_RD_DATA_FETCH_FSM1 16
#define V_RD_DATA_FETCH_FSM1(x) ((x) << S_RD_DATA_FETCH_FSM1)
#define F_RD_DATA_FETCH_FSM1 V_RD_DATA_FETCH_FSM1(1U)
#define S_COHERENCY_TX_FSM1 15
#define V_COHERENCY_TX_FSM1(x) ((x) << S_COHERENCY_TX_FSM1)
#define F_COHERENCY_TX_FSM1 V_COHERENCY_TX_FSM1(1U)
#define S_COHERENCY_RX_FSM1 14
#define V_COHERENCY_RX_FSM1(x) ((x) << S_COHERENCY_RX_FSM1)
#define F_COHERENCY_RX_FSM1 V_COHERENCY_RX_FSM1(1U)
#define S_ARB_REQ_FSM1 13
#define V_ARB_REQ_FSM1(x) ((x) << S_ARB_REQ_FSM1)
#define F_ARB_REQ_FSM1 V_ARB_REQ_FSM1(1U)
#define S_CMD_SPLIT_FSM1 10
#define M_CMD_SPLIT_FSM1 0x7U
#define V_CMD_SPLIT_FSM1(x) ((x) << S_CMD_SPLIT_FSM1)
#define G_CMD_SPLIT_FSM1(x) (((x) >> S_CMD_SPLIT_FSM1) & M_CMD_SPLIT_FSM1)
#define A_MA_ULP_TX_CLIENT_INTERFACE_INTERNAL_REG1 0xe440
#define S_WR_DATA_EXT_FIFO_CNT2 30
#define M_WR_DATA_EXT_FIFO_CNT2 0x3U
#define V_WR_DATA_EXT_FIFO_CNT2(x) ((x) << S_WR_DATA_EXT_FIFO_CNT2)
#define G_WR_DATA_EXT_FIFO_CNT2(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT2) & M_WR_DATA_EXT_FIFO_CNT2)
#define S_WR_CMD_TAG_FIFO_CNT2 26
#define M_WR_CMD_TAG_FIFO_CNT2 0xfU
#define V_WR_CMD_TAG_FIFO_CNT2(x) ((x) << S_WR_CMD_TAG_FIFO_CNT2)
#define G_WR_CMD_TAG_FIFO_CNT2(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT2) & M_WR_CMD_TAG_FIFO_CNT2)
#define S_WR_DATA_512B_FIFO_CNT2 18
#define M_WR_DATA_512B_FIFO_CNT2 0xffU
#define V_WR_DATA_512B_FIFO_CNT2(x) ((x) << S_WR_DATA_512B_FIFO_CNT2)
#define G_WR_DATA_512B_FIFO_CNT2(x) (((x) >> S_WR_DATA_512B_FIFO_CNT2) & M_WR_DATA_512B_FIFO_CNT2)
#define S_RD_DATA_ALIGN_FSM2 17
#define V_RD_DATA_ALIGN_FSM2(x) ((x) << S_RD_DATA_ALIGN_FSM2)
#define F_RD_DATA_ALIGN_FSM2 V_RD_DATA_ALIGN_FSM2(1U)
#define S_RD_DATA_FETCH_FSM2 16
#define V_RD_DATA_FETCH_FSM2(x) ((x) << S_RD_DATA_FETCH_FSM2)
#define F_RD_DATA_FETCH_FSM2 V_RD_DATA_FETCH_FSM2(1U)
#define S_COHERENCY_TX_FSM2 15
#define V_COHERENCY_TX_FSM2(x) ((x) << S_COHERENCY_TX_FSM2)
#define F_COHERENCY_TX_FSM2 V_COHERENCY_TX_FSM2(1U)
#define S_COHERENCY_RX_FSM2 14
#define V_COHERENCY_RX_FSM2(x) ((x) << S_COHERENCY_RX_FSM2)
#define F_COHERENCY_RX_FSM2 V_COHERENCY_RX_FSM2(1U)
#define S_ARB_REQ_FSM2 13
#define V_ARB_REQ_FSM2(x) ((x) << S_ARB_REQ_FSM2)
#define F_ARB_REQ_FSM2 V_ARB_REQ_FSM2(1U)
#define S_CMD_SPLIT_FSM2 10
#define M_CMD_SPLIT_FSM2 0x7U
#define V_CMD_SPLIT_FSM2(x) ((x) << S_CMD_SPLIT_FSM2)
#define G_CMD_SPLIT_FSM2(x) (((x) >> S_CMD_SPLIT_FSM2) & M_CMD_SPLIT_FSM2)
#define A_MA_ULP_RX_CLIENT_INTERFACE_INTERNAL_REG1 0xe460
#define S_WR_DATA_EXT_FIFO_CNT3 30
#define M_WR_DATA_EXT_FIFO_CNT3 0x3U
#define V_WR_DATA_EXT_FIFO_CNT3(x) ((x) << S_WR_DATA_EXT_FIFO_CNT3)
#define G_WR_DATA_EXT_FIFO_CNT3(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT3) & M_WR_DATA_EXT_FIFO_CNT3)
#define S_WR_CMD_TAG_FIFO_CNT3 26
#define M_WR_CMD_TAG_FIFO_CNT3 0xfU
#define V_WR_CMD_TAG_FIFO_CNT3(x) ((x) << S_WR_CMD_TAG_FIFO_CNT3)
#define G_WR_CMD_TAG_FIFO_CNT3(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT3) & M_WR_CMD_TAG_FIFO_CNT3)
#define S_WR_DATA_512B_FIFO_CNT3 18
#define M_WR_DATA_512B_FIFO_CNT3 0xffU
#define V_WR_DATA_512B_FIFO_CNT3(x) ((x) << S_WR_DATA_512B_FIFO_CNT3)
#define G_WR_DATA_512B_FIFO_CNT3(x) (((x) >> S_WR_DATA_512B_FIFO_CNT3) & M_WR_DATA_512B_FIFO_CNT3)
#define S_RD_DATA_ALIGN_FSM3 17
#define V_RD_DATA_ALIGN_FSM3(x) ((x) << S_RD_DATA_ALIGN_FSM3)
#define F_RD_DATA_ALIGN_FSM3 V_RD_DATA_ALIGN_FSM3(1U)
#define S_RD_DATA_FETCH_FSM3 16
#define V_RD_DATA_FETCH_FSM3(x) ((x) << S_RD_DATA_FETCH_FSM3)
#define F_RD_DATA_FETCH_FSM3 V_RD_DATA_FETCH_FSM3(1U)
#define S_COHERENCY_TX_FSM3 15
#define V_COHERENCY_TX_FSM3(x) ((x) << S_COHERENCY_TX_FSM3)
#define F_COHERENCY_TX_FSM3 V_COHERENCY_TX_FSM3(1U)
#define S_COHERENCY_RX_FSM3 14
#define V_COHERENCY_RX_FSM3(x) ((x) << S_COHERENCY_RX_FSM3)
#define F_COHERENCY_RX_FSM3 V_COHERENCY_RX_FSM3(1U)
#define S_ARB_REQ_FSM3 13
#define V_ARB_REQ_FSM3(x) ((x) << S_ARB_REQ_FSM3)
#define F_ARB_REQ_FSM3 V_ARB_REQ_FSM3(1U)
#define S_CMD_SPLIT_FSM3 10
#define M_CMD_SPLIT_FSM3 0x7U
#define V_CMD_SPLIT_FSM3(x) ((x) << S_CMD_SPLIT_FSM3)
#define G_CMD_SPLIT_FSM3(x) (((x) >> S_CMD_SPLIT_FSM3) & M_CMD_SPLIT_FSM3)
#define A_MA_ULP_TX_RX_CLIENT_INTERFACE_INTERNAL_REG1 0xe480
#define S_WR_DATA_EXT_FIFO_CNT4 30
#define M_WR_DATA_EXT_FIFO_CNT4 0x3U
#define V_WR_DATA_EXT_FIFO_CNT4(x) ((x) << S_WR_DATA_EXT_FIFO_CNT4)
#define G_WR_DATA_EXT_FIFO_CNT4(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT4) & M_WR_DATA_EXT_FIFO_CNT4)
#define S_WR_CMD_TAG_FIFO_CNT4 26
#define M_WR_CMD_TAG_FIFO_CNT4 0xfU
#define V_WR_CMD_TAG_FIFO_CNT4(x) ((x) << S_WR_CMD_TAG_FIFO_CNT4)
#define G_WR_CMD_TAG_FIFO_CNT4(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT4) & M_WR_CMD_TAG_FIFO_CNT4)
#define S_WR_DATA_512B_FIFO_CNT4 18
#define M_WR_DATA_512B_FIFO_CNT4 0xffU
#define V_WR_DATA_512B_FIFO_CNT4(x) ((x) << S_WR_DATA_512B_FIFO_CNT4)
#define G_WR_DATA_512B_FIFO_CNT4(x) (((x) >> S_WR_DATA_512B_FIFO_CNT4) & M_WR_DATA_512B_FIFO_CNT4)
#define S_RD_DATA_ALIGN_FSM4 17
#define V_RD_DATA_ALIGN_FSM4(x) ((x) << S_RD_DATA_ALIGN_FSM4)
#define F_RD_DATA_ALIGN_FSM4 V_RD_DATA_ALIGN_FSM4(1U)
#define S_RD_DATA_FETCH_FSM4 16
#define V_RD_DATA_FETCH_FSM4(x) ((x) << S_RD_DATA_FETCH_FSM4)
#define F_RD_DATA_FETCH_FSM4 V_RD_DATA_FETCH_FSM4(1U)
#define S_COHERENCY_TX_FSM4 15
#define V_COHERENCY_TX_FSM4(x) ((x) << S_COHERENCY_TX_FSM4)
#define F_COHERENCY_TX_FSM4 V_COHERENCY_TX_FSM4(1U)
#define S_COHERENCY_RX_FSM4 14
#define V_COHERENCY_RX_FSM4(x) ((x) << S_COHERENCY_RX_FSM4)
#define F_COHERENCY_RX_FSM4 V_COHERENCY_RX_FSM4(1U)
#define S_ARB_REQ_FSM4 13
#define V_ARB_REQ_FSM4(x) ((x) << S_ARB_REQ_FSM4)
#define F_ARB_REQ_FSM4 V_ARB_REQ_FSM4(1U)
#define S_CMD_SPLIT_FSM4 10
#define M_CMD_SPLIT_FSM4 0x7U
#define V_CMD_SPLIT_FSM4(x) ((x) << S_CMD_SPLIT_FSM4)
#define G_CMD_SPLIT_FSM4(x) (((x) >> S_CMD_SPLIT_FSM4) & M_CMD_SPLIT_FSM4)
#define A_MA_TP_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG1 0xe4a0
#define S_WR_DATA_EXT_FIFO_CNT5 30
#define M_WR_DATA_EXT_FIFO_CNT5 0x3U
#define V_WR_DATA_EXT_FIFO_CNT5(x) ((x) << S_WR_DATA_EXT_FIFO_CNT5)
#define G_WR_DATA_EXT_FIFO_CNT5(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT5) & M_WR_DATA_EXT_FIFO_CNT5)
#define S_WR_CMD_TAG_FIFO_CNT5 26
#define M_WR_CMD_TAG_FIFO_CNT5 0xfU
#define V_WR_CMD_TAG_FIFO_CNT5(x) ((x) << S_WR_CMD_TAG_FIFO_CNT5)
#define G_WR_CMD_TAG_FIFO_CNT5(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT5) & M_WR_CMD_TAG_FIFO_CNT5)
#define S_WR_DATA_512B_FIFO_CNT5 18
#define M_WR_DATA_512B_FIFO_CNT5 0xffU
#define V_WR_DATA_512B_FIFO_CNT5(x) ((x) << S_WR_DATA_512B_FIFO_CNT5)
#define G_WR_DATA_512B_FIFO_CNT5(x) (((x) >> S_WR_DATA_512B_FIFO_CNT5) & M_WR_DATA_512B_FIFO_CNT5)
#define S_RD_DATA_ALIGN_FSM5 17
#define V_RD_DATA_ALIGN_FSM5(x) ((x) << S_RD_DATA_ALIGN_FSM5)
#define F_RD_DATA_ALIGN_FSM5 V_RD_DATA_ALIGN_FSM5(1U)
#define S_RD_DATA_FETCH_FSM5 16
#define V_RD_DATA_FETCH_FSM5(x) ((x) << S_RD_DATA_FETCH_FSM5)
#define F_RD_DATA_FETCH_FSM5 V_RD_DATA_FETCH_FSM5(1U)
#define S_COHERENCY_TX_FSM5 15
#define V_COHERENCY_TX_FSM5(x) ((x) << S_COHERENCY_TX_FSM5)
#define F_COHERENCY_TX_FSM5 V_COHERENCY_TX_FSM5(1U)
#define S_COHERENCY_RX_FSM5 14
#define V_COHERENCY_RX_FSM5(x) ((x) << S_COHERENCY_RX_FSM5)
#define F_COHERENCY_RX_FSM5 V_COHERENCY_RX_FSM5(1U)
#define S_ARB_REQ_FSM5 13
#define V_ARB_REQ_FSM5(x) ((x) << S_ARB_REQ_FSM5)
#define F_ARB_REQ_FSM5 V_ARB_REQ_FSM5(1U)
#define S_CMD_SPLIT_FSM5 10
#define M_CMD_SPLIT_FSM5 0x7U
#define V_CMD_SPLIT_FSM5(x) ((x) << S_CMD_SPLIT_FSM5)
#define G_CMD_SPLIT_FSM5(x) (((x) >> S_CMD_SPLIT_FSM5) & M_CMD_SPLIT_FSM5)
#define A_MA_TP_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG1 0xe4c0
#define S_WR_DATA_EXT_FIFO_CNT6 30
#define M_WR_DATA_EXT_FIFO_CNT6 0x3U
#define V_WR_DATA_EXT_FIFO_CNT6(x) ((x) << S_WR_DATA_EXT_FIFO_CNT6)
#define G_WR_DATA_EXT_FIFO_CNT6(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT6) & M_WR_DATA_EXT_FIFO_CNT6)
#define S_WR_CMD_TAG_FIFO_CNT6 26
#define M_WR_CMD_TAG_FIFO_CNT6 0xfU
#define V_WR_CMD_TAG_FIFO_CNT6(x) ((x) << S_WR_CMD_TAG_FIFO_CNT6)
#define G_WR_CMD_TAG_FIFO_CNT6(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT6) & M_WR_CMD_TAG_FIFO_CNT6)
#define S_WR_DATA_512B_FIFO_CNT6 18
#define M_WR_DATA_512B_FIFO_CNT6 0xffU
#define V_WR_DATA_512B_FIFO_CNT6(x) ((x) << S_WR_DATA_512B_FIFO_CNT6)
#define G_WR_DATA_512B_FIFO_CNT6(x) (((x) >> S_WR_DATA_512B_FIFO_CNT6) & M_WR_DATA_512B_FIFO_CNT6)
#define S_RD_DATA_ALIGN_FSM6 17
#define V_RD_DATA_ALIGN_FSM6(x) ((x) << S_RD_DATA_ALIGN_FSM6)
#define F_RD_DATA_ALIGN_FSM6 V_RD_DATA_ALIGN_FSM6(1U)
#define S_RD_DATA_FETCH_FSM6 16
#define V_RD_DATA_FETCH_FSM6(x) ((x) << S_RD_DATA_FETCH_FSM6)
#define F_RD_DATA_FETCH_FSM6 V_RD_DATA_FETCH_FSM6(1U)
#define S_COHERENCY_TX_FSM6 15
#define V_COHERENCY_TX_FSM6(x) ((x) << S_COHERENCY_TX_FSM6)
#define F_COHERENCY_TX_FSM6 V_COHERENCY_TX_FSM6(1U)
#define S_COHERENCY_RX_FSM6 14
#define V_COHERENCY_RX_FSM6(x) ((x) << S_COHERENCY_RX_FSM6)
#define F_COHERENCY_RX_FSM6 V_COHERENCY_RX_FSM6(1U)
#define S_ARB_REQ_FSM6 13
#define V_ARB_REQ_FSM6(x) ((x) << S_ARB_REQ_FSM6)
#define F_ARB_REQ_FSM6 V_ARB_REQ_FSM6(1U)
#define S_CMD_SPLIT_FSM6 10
#define M_CMD_SPLIT_FSM6 0x7U
#define V_CMD_SPLIT_FSM6(x) ((x) << S_CMD_SPLIT_FSM6)
#define G_CMD_SPLIT_FSM6(x) (((x) >> S_CMD_SPLIT_FSM6) & M_CMD_SPLIT_FSM6)
#define A_MA_LE_CLIENT_INTERFACE_INTERNAL_REG1 0xe4e0
#define S_WR_DATA_EXT_FIFO_CNT7 30
#define M_WR_DATA_EXT_FIFO_CNT7 0x3U
#define V_WR_DATA_EXT_FIFO_CNT7(x) ((x) << S_WR_DATA_EXT_FIFO_CNT7)
#define G_WR_DATA_EXT_FIFO_CNT7(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT7) & M_WR_DATA_EXT_FIFO_CNT7)
#define S_WR_CMD_TAG_FIFO_CNT7 26
#define M_WR_CMD_TAG_FIFO_CNT7 0xfU
#define V_WR_CMD_TAG_FIFO_CNT7(x) ((x) << S_WR_CMD_TAG_FIFO_CNT7)
#define G_WR_CMD_TAG_FIFO_CNT7(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT7) & M_WR_CMD_TAG_FIFO_CNT7)
#define S_WR_DATA_512B_FIFO_CNT7 18
#define M_WR_DATA_512B_FIFO_CNT7 0xffU
#define V_WR_DATA_512B_FIFO_CNT7(x) ((x) << S_WR_DATA_512B_FIFO_CNT7)
#define G_WR_DATA_512B_FIFO_CNT7(x) (((x) >> S_WR_DATA_512B_FIFO_CNT7) & M_WR_DATA_512B_FIFO_CNT7)
#define S_RD_DATA_ALIGN_FSM7 17
#define V_RD_DATA_ALIGN_FSM7(x) ((x) << S_RD_DATA_ALIGN_FSM7)
#define F_RD_DATA_ALIGN_FSM7 V_RD_DATA_ALIGN_FSM7(1U)
#define S_RD_DATA_FETCH_FSM7 16
#define V_RD_DATA_FETCH_FSM7(x) ((x) << S_RD_DATA_FETCH_FSM7)
#define F_RD_DATA_FETCH_FSM7 V_RD_DATA_FETCH_FSM7(1U)
#define S_COHERENCY_TX_FSM7 15
#define V_COHERENCY_TX_FSM7(x) ((x) << S_COHERENCY_TX_FSM7)
#define F_COHERENCY_TX_FSM7 V_COHERENCY_TX_FSM7(1U)
#define S_COHERENCY_RX_FSM7 14
#define V_COHERENCY_RX_FSM7(x) ((x) << S_COHERENCY_RX_FSM7)
#define F_COHERENCY_RX_FSM7 V_COHERENCY_RX_FSM7(1U)
#define S_ARB_REQ_FSM7 13
#define V_ARB_REQ_FSM7(x) ((x) << S_ARB_REQ_FSM7)
#define F_ARB_REQ_FSM7 V_ARB_REQ_FSM7(1U)
#define S_CMD_SPLIT_FSM7 10
#define M_CMD_SPLIT_FSM7 0x7U
#define V_CMD_SPLIT_FSM7(x) ((x) << S_CMD_SPLIT_FSM7)
#define G_CMD_SPLIT_FSM7(x) (((x) >> S_CMD_SPLIT_FSM7) & M_CMD_SPLIT_FSM7)
#define A_MA_CIM_CLIENT_INTERFACE_INTERNAL_REG1 0xe500
#define S_WR_DATA_EXT_FIFO_CNT8 30
#define M_WR_DATA_EXT_FIFO_CNT8 0x3U
#define V_WR_DATA_EXT_FIFO_CNT8(x) ((x) << S_WR_DATA_EXT_FIFO_CNT8)
#define G_WR_DATA_EXT_FIFO_CNT8(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT8) & M_WR_DATA_EXT_FIFO_CNT8)
#define S_WR_CMD_TAG_FIFO_CNT8 26
#define M_WR_CMD_TAG_FIFO_CNT8 0xfU
#define V_WR_CMD_TAG_FIFO_CNT8(x) ((x) << S_WR_CMD_TAG_FIFO_CNT8)
#define G_WR_CMD_TAG_FIFO_CNT8(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT8) & M_WR_CMD_TAG_FIFO_CNT8)
#define S_WR_DATA_512B_FIFO_CNT8 18
#define M_WR_DATA_512B_FIFO_CNT8 0xffU
#define V_WR_DATA_512B_FIFO_CNT8(x) ((x) << S_WR_DATA_512B_FIFO_CNT8)
#define G_WR_DATA_512B_FIFO_CNT8(x) (((x) >> S_WR_DATA_512B_FIFO_CNT8) & M_WR_DATA_512B_FIFO_CNT8)
#define S_RD_DATA_ALIGN_FSM8 17
#define V_RD_DATA_ALIGN_FSM8(x) ((x) << S_RD_DATA_ALIGN_FSM8)
#define F_RD_DATA_ALIGN_FSM8 V_RD_DATA_ALIGN_FSM8(1U)
#define S_RD_DATA_FETCH_FSM8 16
#define V_RD_DATA_FETCH_FSM8(x) ((x) << S_RD_DATA_FETCH_FSM8)
#define F_RD_DATA_FETCH_FSM8 V_RD_DATA_FETCH_FSM8(1U)
#define S_COHERENCY_TX_FSM8 15
#define V_COHERENCY_TX_FSM8(x) ((x) << S_COHERENCY_TX_FSM8)
#define F_COHERENCY_TX_FSM8 V_COHERENCY_TX_FSM8(1U)
#define S_COHERENCY_RX_FSM8 14
#define V_COHERENCY_RX_FSM8(x) ((x) << S_COHERENCY_RX_FSM8)
#define F_COHERENCY_RX_FSM8 V_COHERENCY_RX_FSM8(1U)
#define S_ARB_REQ_FSM8 13
#define V_ARB_REQ_FSM8(x) ((x) << S_ARB_REQ_FSM8)
#define F_ARB_REQ_FSM8 V_ARB_REQ_FSM8(1U)
#define S_CMD_SPLIT_FSM8 10
#define M_CMD_SPLIT_FSM8 0x7U
#define V_CMD_SPLIT_FSM8(x) ((x) << S_CMD_SPLIT_FSM8)
#define G_CMD_SPLIT_FSM8(x) (((x) >> S_CMD_SPLIT_FSM8) & M_CMD_SPLIT_FSM8)
#define A_MA_PCIE_CLIENT_INTERFACE_INTERNAL_REG1 0xe520
#define S_WR_DATA_EXT_FIFO_CNT9 30
#define M_WR_DATA_EXT_FIFO_CNT9 0x3U
#define V_WR_DATA_EXT_FIFO_CNT9(x) ((x) << S_WR_DATA_EXT_FIFO_CNT9)
#define G_WR_DATA_EXT_FIFO_CNT9(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT9) & M_WR_DATA_EXT_FIFO_CNT9)
#define S_WR_CMD_TAG_FIFO_CNT9 26
#define M_WR_CMD_TAG_FIFO_CNT9 0xfU
#define V_WR_CMD_TAG_FIFO_CNT9(x) ((x) << S_WR_CMD_TAG_FIFO_CNT9)
#define G_WR_CMD_TAG_FIFO_CNT9(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT9) & M_WR_CMD_TAG_FIFO_CNT9)
#define S_WR_DATA_512B_FIFO_CNT9 18
#define M_WR_DATA_512B_FIFO_CNT9 0xffU
#define V_WR_DATA_512B_FIFO_CNT9(x) ((x) << S_WR_DATA_512B_FIFO_CNT9)
#define G_WR_DATA_512B_FIFO_CNT9(x) (((x) >> S_WR_DATA_512B_FIFO_CNT9) & M_WR_DATA_512B_FIFO_CNT9)
#define S_RD_DATA_ALIGN_FSM9 17
#define V_RD_DATA_ALIGN_FSM9(x) ((x) << S_RD_DATA_ALIGN_FSM9)
#define F_RD_DATA_ALIGN_FSM9 V_RD_DATA_ALIGN_FSM9(1U)
#define S_RD_DATA_FETCH_FSM9 16
#define V_RD_DATA_FETCH_FSM9(x) ((x) << S_RD_DATA_FETCH_FSM9)
#define F_RD_DATA_FETCH_FSM9 V_RD_DATA_FETCH_FSM9(1U)
#define S_COHERENCY_TX_FSM9 15
#define V_COHERENCY_TX_FSM9(x) ((x) << S_COHERENCY_TX_FSM9)
#define F_COHERENCY_TX_FSM9 V_COHERENCY_TX_FSM9(1U)
#define S_COHERENCY_RX_FSM9 14
#define V_COHERENCY_RX_FSM9(x) ((x) << S_COHERENCY_RX_FSM9)
#define F_COHERENCY_RX_FSM9 V_COHERENCY_RX_FSM9(1U)
#define S_ARB_REQ_FSM9 13
#define V_ARB_REQ_FSM9(x) ((x) << S_ARB_REQ_FSM9)
#define F_ARB_REQ_FSM9 V_ARB_REQ_FSM9(1U)
#define S_CMD_SPLIT_FSM9 10
#define M_CMD_SPLIT_FSM9 0x7U
#define V_CMD_SPLIT_FSM9(x) ((x) << S_CMD_SPLIT_FSM9)
#define G_CMD_SPLIT_FSM9(x) (((x) >> S_CMD_SPLIT_FSM9) & M_CMD_SPLIT_FSM9)
#define A_MA_PM_TX_CLIENT_INTERFACE_INTERNAL_REG1 0xe540
#define S_WR_DATA_EXT_FIFO_CNT10 30
#define M_WR_DATA_EXT_FIFO_CNT10 0x3U
#define V_WR_DATA_EXT_FIFO_CNT10(x) ((x) << S_WR_DATA_EXT_FIFO_CNT10)
#define G_WR_DATA_EXT_FIFO_CNT10(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT10) & M_WR_DATA_EXT_FIFO_CNT10)
#define S_WR_CMD_TAG_FIFO_CNT10 26
#define M_WR_CMD_TAG_FIFO_CNT10 0xfU
#define V_WR_CMD_TAG_FIFO_CNT10(x) ((x) << S_WR_CMD_TAG_FIFO_CNT10)
#define G_WR_CMD_TAG_FIFO_CNT10(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT10) & M_WR_CMD_TAG_FIFO_CNT10)
#define S_WR_DATA_512B_FIFO_CNT10 18
#define M_WR_DATA_512B_FIFO_CNT10 0xffU
#define V_WR_DATA_512B_FIFO_CNT10(x) ((x) << S_WR_DATA_512B_FIFO_CNT10)
#define G_WR_DATA_512B_FIFO_CNT10(x) (((x) >> S_WR_DATA_512B_FIFO_CNT10) & M_WR_DATA_512B_FIFO_CNT10)
#define S_RD_DATA_ALIGN_FSM10 17
#define V_RD_DATA_ALIGN_FSM10(x) ((x) << S_RD_DATA_ALIGN_FSM10)
#define F_RD_DATA_ALIGN_FSM10 V_RD_DATA_ALIGN_FSM10(1U)
#define S_RD_DATA_FETCH_FSM10 16
#define V_RD_DATA_FETCH_FSM10(x) ((x) << S_RD_DATA_FETCH_FSM10)
#define F_RD_DATA_FETCH_FSM10 V_RD_DATA_FETCH_FSM10(1U)
#define S_COHERENCY_TX_FSM10 15
#define V_COHERENCY_TX_FSM10(x) ((x) << S_COHERENCY_TX_FSM10)
#define F_COHERENCY_TX_FSM10 V_COHERENCY_TX_FSM10(1U)
#define S_COHERENCY_RX_FSM10 14
#define V_COHERENCY_RX_FSM10(x) ((x) << S_COHERENCY_RX_FSM10)
#define F_COHERENCY_RX_FSM10 V_COHERENCY_RX_FSM10(1U)
#define S_ARB_REQ_FSM10 13
#define V_ARB_REQ_FSM10(x) ((x) << S_ARB_REQ_FSM10)
#define F_ARB_REQ_FSM10 V_ARB_REQ_FSM10(1U)
#define S_CMD_SPLIT_FSM10 10
#define M_CMD_SPLIT_FSM10 0x7U
#define V_CMD_SPLIT_FSM10(x) ((x) << S_CMD_SPLIT_FSM10)
#define G_CMD_SPLIT_FSM10(x) (((x) >> S_CMD_SPLIT_FSM10) & M_CMD_SPLIT_FSM10)
#define A_MA_PM_RX_CLIENT_INTERFACE_INTERNAL_REG1 0xe560
#define S_WR_DATA_EXT_FIFO_CNT11 30
#define M_WR_DATA_EXT_FIFO_CNT11 0x3U
#define V_WR_DATA_EXT_FIFO_CNT11(x) ((x) << S_WR_DATA_EXT_FIFO_CNT11)
#define G_WR_DATA_EXT_FIFO_CNT11(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT11) & M_WR_DATA_EXT_FIFO_CNT11)
#define S_WR_CMD_TAG_FIFO_CNT11 26
#define M_WR_CMD_TAG_FIFO_CNT11 0xfU
#define V_WR_CMD_TAG_FIFO_CNT11(x) ((x) << S_WR_CMD_TAG_FIFO_CNT11)
#define G_WR_CMD_TAG_FIFO_CNT11(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT11) & M_WR_CMD_TAG_FIFO_CNT11)
#define S_WR_DATA_512B_FIFO_CNT11 18
#define M_WR_DATA_512B_FIFO_CNT11 0xffU
#define V_WR_DATA_512B_FIFO_CNT11(x) ((x) << S_WR_DATA_512B_FIFO_CNT11)
#define G_WR_DATA_512B_FIFO_CNT11(x) (((x) >> S_WR_DATA_512B_FIFO_CNT11) & M_WR_DATA_512B_FIFO_CNT11)
#define S_RD_DATA_ALIGN_FSM11 17
#define V_RD_DATA_ALIGN_FSM11(x) ((x) << S_RD_DATA_ALIGN_FSM11)
#define F_RD_DATA_ALIGN_FSM11 V_RD_DATA_ALIGN_FSM11(1U)
#define S_RD_DATA_FETCH_FSM11 16
#define V_RD_DATA_FETCH_FSM11(x) ((x) << S_RD_DATA_FETCH_FSM11)
#define F_RD_DATA_FETCH_FSM11 V_RD_DATA_FETCH_FSM11(1U)
#define S_COHERENCY_TX_FSM11 15
#define V_COHERENCY_TX_FSM11(x) ((x) << S_COHERENCY_TX_FSM11)
#define F_COHERENCY_TX_FSM11 V_COHERENCY_TX_FSM11(1U)
#define S_COHERENCY_RX_FSM11 14
#define V_COHERENCY_RX_FSM11(x) ((x) << S_COHERENCY_RX_FSM11)
#define F_COHERENCY_RX_FSM11 V_COHERENCY_RX_FSM11(1U)
#define S_ARB_REQ_FSM11 13
#define V_ARB_REQ_FSM11(x) ((x) << S_ARB_REQ_FSM11)
#define F_ARB_REQ_FSM11 V_ARB_REQ_FSM11(1U)
#define S_CMD_SPLIT_FSM11 10
#define M_CMD_SPLIT_FSM11 0x7U
#define V_CMD_SPLIT_FSM11(x) ((x) << S_CMD_SPLIT_FSM11)
#define G_CMD_SPLIT_FSM11(x) (((x) >> S_CMD_SPLIT_FSM11) & M_CMD_SPLIT_FSM11)
#define A_MA_HMA_CLIENT_INTERFACE_INTERNAL_REG1 0xe580
#define S_WR_DATA_EXT_FIFO_CNT12 30
#define M_WR_DATA_EXT_FIFO_CNT12 0x3U
#define V_WR_DATA_EXT_FIFO_CNT12(x) ((x) << S_WR_DATA_EXT_FIFO_CNT12)
#define G_WR_DATA_EXT_FIFO_CNT12(x) (((x) >> S_WR_DATA_EXT_FIFO_CNT12) & M_WR_DATA_EXT_FIFO_CNT12)
#define S_WR_CMD_TAG_FIFO_CNT12 26
#define M_WR_CMD_TAG_FIFO_CNT12 0xfU
#define V_WR_CMD_TAG_FIFO_CNT12(x) ((x) << S_WR_CMD_TAG_FIFO_CNT12)
#define G_WR_CMD_TAG_FIFO_CNT12(x) (((x) >> S_WR_CMD_TAG_FIFO_CNT12) & M_WR_CMD_TAG_FIFO_CNT12)
#define S_WR_DATA_512B_FIFO_CNT12 18
#define M_WR_DATA_512B_FIFO_CNT12 0xffU
#define V_WR_DATA_512B_FIFO_CNT12(x) ((x) << S_WR_DATA_512B_FIFO_CNT12)
#define G_WR_DATA_512B_FIFO_CNT12(x) (((x) >> S_WR_DATA_512B_FIFO_CNT12) & M_WR_DATA_512B_FIFO_CNT12)
#define S_RD_DATA_ALIGN_FSM12 17
#define V_RD_DATA_ALIGN_FSM12(x) ((x) << S_RD_DATA_ALIGN_FSM12)
#define F_RD_DATA_ALIGN_FSM12 V_RD_DATA_ALIGN_FSM12(1U)
#define S_RD_DATA_FETCH_FSM12 16
#define V_RD_DATA_FETCH_FSM12(x) ((x) << S_RD_DATA_FETCH_FSM12)
#define F_RD_DATA_FETCH_FSM12 V_RD_DATA_FETCH_FSM12(1U)
#define S_COHERENCY_TX_FSM12 15
#define V_COHERENCY_TX_FSM12(x) ((x) << S_COHERENCY_TX_FSM12)
#define F_COHERENCY_TX_FSM12 V_COHERENCY_TX_FSM12(1U)
#define S_COHERENCY_RX_FSM12 14
#define V_COHERENCY_RX_FSM12(x) ((x) << S_COHERENCY_RX_FSM12)
#define F_COHERENCY_RX_FSM12 V_COHERENCY_RX_FSM12(1U)
#define S_ARB_REQ_FSM12 13
#define V_ARB_REQ_FSM12(x) ((x) << S_ARB_REQ_FSM12)
#define F_ARB_REQ_FSM12 V_ARB_REQ_FSM12(1U)
#define S_CMD_SPLIT_FSM12 10
#define M_CMD_SPLIT_FSM12 0x7U
#define V_CMD_SPLIT_FSM12(x) ((x) << S_CMD_SPLIT_FSM12)
#define G_CMD_SPLIT_FSM12(x) (((x) >> S_CMD_SPLIT_FSM12) & M_CMD_SPLIT_FSM12)
#define A_MA_TARGET_0_ARBITER_INTERFACE_INTERNAL_REG1 0xe5a0
#define S_RD_CMD_TAG_FIFO_CNT0 8
#define M_RD_CMD_TAG_FIFO_CNT0 0xffU
#define V_RD_CMD_TAG_FIFO_CNT0(x) ((x) << S_RD_CMD_TAG_FIFO_CNT0)
#define G_RD_CMD_TAG_FIFO_CNT0(x) (((x) >> S_RD_CMD_TAG_FIFO_CNT0) & M_RD_CMD_TAG_FIFO_CNT0)
#define S_RD_DATA_FIFO_CNT0 0
#define M_RD_DATA_FIFO_CNT0 0xffU
#define V_RD_DATA_FIFO_CNT0(x) ((x) << S_RD_DATA_FIFO_CNT0)
#define G_RD_DATA_FIFO_CNT0(x) (((x) >> S_RD_DATA_FIFO_CNT0) & M_RD_DATA_FIFO_CNT0)
#define A_MA_TARGET_1_ARBITER_INTERFACE_INTERNAL_REG1 0xe5c0
#define S_RD_CMD_TAG_FIFO_CNT1 8
#define M_RD_CMD_TAG_FIFO_CNT1 0xffU
#define V_RD_CMD_TAG_FIFO_CNT1(x) ((x) << S_RD_CMD_TAG_FIFO_CNT1)
#define G_RD_CMD_TAG_FIFO_CNT1(x) (((x) >> S_RD_CMD_TAG_FIFO_CNT1) & M_RD_CMD_TAG_FIFO_CNT1)
#define S_RD_DATA_FIFO_CNT1 0
#define M_RD_DATA_FIFO_CNT1 0xffU
#define V_RD_DATA_FIFO_CNT1(x) ((x) << S_RD_DATA_FIFO_CNT1)
#define G_RD_DATA_FIFO_CNT1(x) (((x) >> S_RD_DATA_FIFO_CNT1) & M_RD_DATA_FIFO_CNT1)
#define A_MA_TARGET_2_ARBITER_INTERFACE_INTERNAL_REG1 0xe5e0
#define S_RD_CMD_TAG_FIFO_CNT2 8
#define M_RD_CMD_TAG_FIFO_CNT2 0xffU
#define V_RD_CMD_TAG_FIFO_CNT2(x) ((x) << S_RD_CMD_TAG_FIFO_CNT2)
#define G_RD_CMD_TAG_FIFO_CNT2(x) (((x) >> S_RD_CMD_TAG_FIFO_CNT2) & M_RD_CMD_TAG_FIFO_CNT2)
#define S_RD_DATA_FIFO_CNT2 0
#define M_RD_DATA_FIFO_CNT2 0xffU
#define V_RD_DATA_FIFO_CNT2(x) ((x) << S_RD_DATA_FIFO_CNT2)
#define G_RD_DATA_FIFO_CNT2(x) (((x) >> S_RD_DATA_FIFO_CNT2) & M_RD_DATA_FIFO_CNT2)
#define A_MA_TARGET_3_ARBITER_INTERFACE_INTERNAL_REG1 0xe600
#define S_RD_CMD_TAG_FIFO_CNT3 8
#define M_RD_CMD_TAG_FIFO_CNT3 0xffU
#define V_RD_CMD_TAG_FIFO_CNT3(x) ((x) << S_RD_CMD_TAG_FIFO_CNT3)
#define G_RD_CMD_TAG_FIFO_CNT3(x) (((x) >> S_RD_CMD_TAG_FIFO_CNT3) & M_RD_CMD_TAG_FIFO_CNT3)
#define S_RD_DATA_FIFO_CNT3 0
#define M_RD_DATA_FIFO_CNT3 0xffU
#define V_RD_DATA_FIFO_CNT3(x) ((x) << S_RD_DATA_FIFO_CNT3)
#define G_RD_DATA_FIFO_CNT3(x) (((x) >> S_RD_DATA_FIFO_CNT3) & M_RD_DATA_FIFO_CNT3)
#define A_MA_SGE_THREAD_0_CLNT_EXP_WR_CYC_CNT_LO 0xe640
#define A_MA_SGE_THREAD_1_CLNT_EXP_WR_CYC_CNT_LO 0xe660
#define A_MA_ULP_TX_CLNT_EXP_WR_CYC_CNT_LO 0xe680
#define A_MA_ULP_RX_CLNT_EXP_WR_CYC_CNT_LO 0xe6a0
#define A_MA_ULP_TX_RX_CLNT_EXP_WR_CYC_CNT_LO 0xe6c0
#define A_MA_TP_THREAD_0_CLNT_EXP_WR_CYC_CNT_LO 0xe6e0
#define A_MA_TP_THREAD_1_CLNT_EXP_WR_CYC_CNT_LO 0xe700
#define A_MA_LE_CLNT_EXP_WR_CYC_CNT_LO 0xe720
#define A_MA_CIM_CLNT_EXP_WR_CYC_CNT_LO 0xe740
#define A_MA_PCIE_CLNT_EXP_WR_CYC_CNT_LO 0xe760
#define A_MA_PM_TX_CLNT_EXP_WR_CYC_CNT_LO 0xe780
#define A_MA_PM_RX_CLNT_EXP_WR_CYC_CNT_LO 0xe7a0
#define A_MA_HMA_CLNT_EXP_WR_CYC_CNT_LO 0xe7c0
#define A_MA_EDRAM0_WR_REQ_CNT_HI 0xe800
#define A_MA_EDRAM0_WR_REQ_CNT_LO 0xe820
#define A_MA_EDRAM1_WR_REQ_CNT_HI 0xe840
#define A_MA_EDRAM1_WR_REQ_CNT_LO 0xe860
#define A_MA_EXT_MEMORY0_WR_REQ_CNT_HI 0xe880
#define A_MA_EXT_MEMORY0_WR_REQ_CNT_LO 0xe8a0
#define A_MA_EXT_MEMORY1_WR_REQ_CNT_HI 0xe8c0
#define A_MA_EXT_MEMORY1_WR_REQ_CNT_LO 0xe8e0
#define A_MA_EDRAM0_RD_REQ_CNT_HI 0xe900
#define A_MA_EDRAM0_RD_REQ_CNT_LO 0xe920
#define A_MA_EDRAM1_RD_REQ_CNT_HI 0xe940
#define A_MA_EDRAM1_RD_REQ_CNT_LO 0xe960
#define A_MA_EXT_MEMORY0_RD_REQ_CNT_HI 0xe980
#define A_MA_EXT_MEMORY0_RD_REQ_CNT_LO 0xe9a0
#define A_MA_EXT_MEMORY1_RD_REQ_CNT_HI 0xe9c0
#define A_MA_EXT_MEMORY1_RD_REQ_CNT_LO 0xe9e0
#define A_MA_SGE_THREAD_0_CLNT_ACT_RD_CYC_CNT_HI 0xec00
#define A_MA_SGE_THREAD_0_CLNT_ACT_RD_CYC_CNT_LO 0xec20
#define A_MA_SGE_THREAD_1_CLNT_ACT_RD_CYC_CNT_HI 0xec40
#define A_MA_SGE_THREAD_1_CLNT_ACT_RD_CYC_CNT_LO 0xec60
#define A_MA_ULP_TX_CLNT_ACT_RD_CYC_CNT_HI 0xec80
#define A_MA_ULP_TX_CLNT_ACT_RD_CYC_CNT_LO 0xeca0
#define A_MA_ULP_RX_CLNT_ACT_RD_CYC_CNT_HI 0xecc0
#define A_MA_ULP_RX_CLNT_ACT_RD_CYC_CNT_LO 0xece0
#define A_MA_ULP_TX_RX_CLNT_ACT_RD_CYC_CNT_HI 0xed00
#define A_MA_ULP_TX_RX_CLNT_ACT_RD_CYC_CNT_LO 0xed20
#define A_MA_TP_THREAD_0_CLNT_ACT_RD_CYC_CNT_HI 0xed40
#define A_MA_TP_THREAD_0_CLNT_ACT_RD_CYC_CNT_LO 0xed60
#define A_MA_TP_THREAD_1_CLNT_ACT_RD_CYC_CNT_HI 0xed80
#define A_MA_TP_THREAD_1_CLNT_ACT_RD_CYC_CNT_LO 0xeda0
#define A_MA_LE_CLNT_ACT_RD_CYC_CNT_HI 0xedc0
#define A_MA_LE_CLNT_ACT_RD_CYC_CNT_LO 0xede0
#define A_MA_CIM_CLNT_ACT_RD_CYC_CNT_HI 0xee00
#define A_MA_CIM_CLNT_ACT_RD_CYC_CNT_LO 0xee20
#define A_MA_PCIE_CLNT_ACT_RD_CYC_CNT_HI 0xee40
#define A_MA_PCIE_CLNT_ACT_RD_CYC_CNT_LO 0xee60
#define A_MA_PM_TX_CLNT_ACT_RD_CYC_CNT_HI 0xee80
#define A_MA_PM_TX_CLNT_ACT_RD_CYC_CNT_LO 0xeea0
#define A_MA_PM_RX_CLNT_ACT_RD_CYC_CNT_HI 0xeec0
#define A_MA_PM_RX_CLNT_ACT_RD_CYC_CNT_LO 0xeee0
#define A_MA_HMA_CLNT_ACT_RD_CYC_CNT_HI 0xef00
#define A_MA_HMA_CLNT_ACT_RD_CYC_CNT_LO 0xef20
#define A_MA_PM_TX_RD_THROTTLE_STATUS 0xf000
#define S_PTMAXTRANS 16
#define V_PTMAXTRANS(x) ((x) << S_PTMAXTRANS)
#define F_PTMAXTRANS V_PTMAXTRANS(1U)
#define S_PTFLITCNT 0
#define M_PTFLITCNT 0xffU
#define V_PTFLITCNT(x) ((x) << S_PTFLITCNT)
#define G_PTFLITCNT(x) (((x) >> S_PTFLITCNT) & M_PTFLITCNT)
#define A_MA_PM_RX_RD_THROTTLE_STATUS 0xf020
#define S_PRMAXTRANS 16
#define V_PRMAXTRANS(x) ((x) << S_PRMAXTRANS)
#define F_PRMAXTRANS V_PRMAXTRANS(1U)
#define S_PRFLITCNT 0
#define M_PRFLITCNT 0xffU
#define V_PRFLITCNT(x) ((x) << S_PRFLITCNT)
#define G_PRFLITCNT(x) (((x) >> S_PRFLITCNT) & M_PRFLITCNT)
/* registers for module EDC_0 */
#define EDC_0_BASE_ADDR 0x7900
#define A_EDC_REF 0x7900
#define S_EDC_INST_NUM 18
#define V_EDC_INST_NUM(x) ((x) << S_EDC_INST_NUM)
#define F_EDC_INST_NUM V_EDC_INST_NUM(1U)
#define S_ENABLE_PERF 17
#define V_ENABLE_PERF(x) ((x) << S_ENABLE_PERF)
#define F_ENABLE_PERF V_ENABLE_PERF(1U)
#define S_ECC_BYPASS 16
#define V_ECC_BYPASS(x) ((x) << S_ECC_BYPASS)
#define F_ECC_BYPASS V_ECC_BYPASS(1U)
#define S_REFFREQ 0
#define M_REFFREQ 0xffffU
#define V_REFFREQ(x) ((x) << S_REFFREQ)
#define G_REFFREQ(x) (((x) >> S_REFFREQ) & M_REFFREQ)
#define A_EDC_BIST_CMD 0x7904
#define A_EDC_BIST_CMD_ADDR 0x7908
#define A_EDC_BIST_CMD_LEN 0x790c
#define A_EDC_BIST_DATA_PATTERN 0x7910
#define A_EDC_BIST_USER_WDATA0 0x7914
#define A_EDC_BIST_USER_WDATA1 0x7918
#define A_EDC_BIST_USER_WDATA2 0x791c
#define A_EDC_BIST_NUM_ERR 0x7920
#define A_EDC_BIST_ERR_FIRST_ADDR 0x7924
#define A_EDC_BIST_STATUS_RDATA 0x7928
#define A_EDC_PAR_ENABLE 0x7970
#define S_ECC_UE 2
#define V_ECC_UE(x) ((x) << S_ECC_UE)
#define F_ECC_UE V_ECC_UE(1U)
#define S_ECC_CE 1
#define V_ECC_CE(x) ((x) << S_ECC_CE)
#define F_ECC_CE V_ECC_CE(1U)
#define A_EDC_INT_ENABLE 0x7974
#define A_EDC_INT_CAUSE 0x7978
#define S_ECC_UE_PAR 5
#define V_ECC_UE_PAR(x) ((x) << S_ECC_UE_PAR)
#define F_ECC_UE_PAR V_ECC_UE_PAR(1U)
#define S_ECC_CE_PAR 4
#define V_ECC_CE_PAR(x) ((x) << S_ECC_CE_PAR)
#define F_ECC_CE_PAR V_ECC_CE_PAR(1U)
#define S_PERR_PAR_CAUSE 3
#define V_PERR_PAR_CAUSE(x) ((x) << S_PERR_PAR_CAUSE)
#define F_PERR_PAR_CAUSE V_PERR_PAR_CAUSE(1U)
#define A_EDC_ECC_STATUS 0x797c
/* registers for module EDC_1 */
#define EDC_1_BASE_ADDR 0x7980
/* registers for module HMA */
#define HMA_BASE_ADDR 0x7a00
/* registers for module CIM */
#define CIM_BASE_ADDR 0x7b00
#define A_CIM_VF_EXT_MAILBOX_CTRL 0x0
#define S_VFMBGENERIC 4
#define M_VFMBGENERIC 0xfU
#define V_VFMBGENERIC(x) ((x) << S_VFMBGENERIC)
#define G_VFMBGENERIC(x) (((x) >> S_VFMBGENERIC) & M_VFMBGENERIC)
#define A_CIM_VF_EXT_MAILBOX_STATUS 0x4
#define S_MBVFREADY 0
#define V_MBVFREADY(x) ((x) << S_MBVFREADY)
#define F_MBVFREADY V_MBVFREADY(1U)
#define A_CIM_PF_MAILBOX_DATA 0x240
#define A_CIM_PF_MAILBOX_CTRL 0x280
#define S_MBGENERIC 4
#define M_MBGENERIC 0xfffffffU
#define V_MBGENERIC(x) ((x) << S_MBGENERIC)
#define G_MBGENERIC(x) (((x) >> S_MBGENERIC) & M_MBGENERIC)
#define S_MBMSGVALID 3
#define V_MBMSGVALID(x) ((x) << S_MBMSGVALID)
#define F_MBMSGVALID V_MBMSGVALID(1U)
#define S_MBINTREQ 2
#define V_MBINTREQ(x) ((x) << S_MBINTREQ)
#define F_MBINTREQ V_MBINTREQ(1U)
#define S_MBOWNER 0
#define M_MBOWNER 0x3U
#define V_MBOWNER(x) ((x) << S_MBOWNER)
#define G_MBOWNER(x) (((x) >> S_MBOWNER) & M_MBOWNER)
#define A_CIM_PF_MAILBOX_ACC_STATUS 0x284
#define S_MBWRBUSY 31
#define V_MBWRBUSY(x) ((x) << S_MBWRBUSY)
#define F_MBWRBUSY V_MBWRBUSY(1U)
#define A_CIM_PF_HOST_INT_ENABLE 0x288
#define S_MBMSGRDYINTEN 19
#define V_MBMSGRDYINTEN(x) ((x) << S_MBMSGRDYINTEN)
#define F_MBMSGRDYINTEN V_MBMSGRDYINTEN(1U)
#define A_CIM_PF_HOST_INT_CAUSE 0x28c
#define S_MBMSGRDYINT 19
#define V_MBMSGRDYINT(x) ((x) << S_MBMSGRDYINT)
#define F_MBMSGRDYINT V_MBMSGRDYINT(1U)
#define A_CIM_PF_MAILBOX_CTRL_SHADOW_COPY 0x290
#define A_CIM_BOOT_CFG 0x7b00
#define S_BOOTADDR 8
#define M_BOOTADDR 0xffffffU
#define V_BOOTADDR(x) ((x) << S_BOOTADDR)
#define G_BOOTADDR(x) (((x) >> S_BOOTADDR) & M_BOOTADDR)
#define S_UPGEN 2
#define M_UPGEN 0x3fU
#define V_UPGEN(x) ((x) << S_UPGEN)
#define G_UPGEN(x) (((x) >> S_UPGEN) & M_UPGEN)
#define S_BOOTSDRAM 1
#define V_BOOTSDRAM(x) ((x) << S_BOOTSDRAM)
#define F_BOOTSDRAM V_BOOTSDRAM(1U)
#define S_UPCRST 0
#define V_UPCRST(x) ((x) << S_UPCRST)
#define F_UPCRST V_UPCRST(1U)
#define A_CIM_FLASH_BASE_ADDR 0x7b04
#define S_FLASHBASEADDR 6
#define M_FLASHBASEADDR 0x3ffffU
#define V_FLASHBASEADDR(x) ((x) << S_FLASHBASEADDR)
#define G_FLASHBASEADDR(x) (((x) >> S_FLASHBASEADDR) & M_FLASHBASEADDR)
#define A_CIM_FLASH_ADDR_SIZE 0x7b08
#define S_FLASHADDRSIZE 4
#define M_FLASHADDRSIZE 0xfffffU
#define V_FLASHADDRSIZE(x) ((x) << S_FLASHADDRSIZE)
#define G_FLASHADDRSIZE(x) (((x) >> S_FLASHADDRSIZE) & M_FLASHADDRSIZE)
#define A_CIM_EEPROM_BASE_ADDR 0x7b0c
#define S_EEPROMBASEADDR 6
#define M_EEPROMBASEADDR 0x3ffffU
#define V_EEPROMBASEADDR(x) ((x) << S_EEPROMBASEADDR)
#define G_EEPROMBASEADDR(x) (((x) >> S_EEPROMBASEADDR) & M_EEPROMBASEADDR)
#define A_CIM_EEPROM_ADDR_SIZE 0x7b10
#define S_EEPROMADDRSIZE 4
#define M_EEPROMADDRSIZE 0xfffffU
#define V_EEPROMADDRSIZE(x) ((x) << S_EEPROMADDRSIZE)
#define G_EEPROMADDRSIZE(x) (((x) >> S_EEPROMADDRSIZE) & M_EEPROMADDRSIZE)
#define A_CIM_SDRAM_BASE_ADDR 0x7b14
#define S_SDRAMBASEADDR 6
#define M_SDRAMBASEADDR 0x3ffffffU
#define V_SDRAMBASEADDR(x) ((x) << S_SDRAMBASEADDR)
#define G_SDRAMBASEADDR(x) (((x) >> S_SDRAMBASEADDR) & M_SDRAMBASEADDR)
#define A_CIM_SDRAM_ADDR_SIZE 0x7b18
#define S_SDRAMADDRSIZE 4
#define M_SDRAMADDRSIZE 0xfffffffU
#define V_SDRAMADDRSIZE(x) ((x) << S_SDRAMADDRSIZE)
#define G_SDRAMADDRSIZE(x) (((x) >> S_SDRAMADDRSIZE) & M_SDRAMADDRSIZE)
#define A_CIM_EXTMEM2_BASE_ADDR 0x7b1c
#define S_EXTMEM2BASEADDR 6
#define M_EXTMEM2BASEADDR 0x3ffffffU
#define V_EXTMEM2BASEADDR(x) ((x) << S_EXTMEM2BASEADDR)
#define G_EXTMEM2BASEADDR(x) (((x) >> S_EXTMEM2BASEADDR) & M_EXTMEM2BASEADDR)
#define A_CIM_EXTMEM2_ADDR_SIZE 0x7b20
#define S_EXTMEM2ADDRSIZE 4
#define M_EXTMEM2ADDRSIZE 0xfffffffU
#define V_EXTMEM2ADDRSIZE(x) ((x) << S_EXTMEM2ADDRSIZE)
#define G_EXTMEM2ADDRSIZE(x) (((x) >> S_EXTMEM2ADDRSIZE) & M_EXTMEM2ADDRSIZE)
#define A_CIM_UP_SPARE_INT 0x7b24
#define S_TDEBUGINT 4
#define V_TDEBUGINT(x) ((x) << S_TDEBUGINT)
#define F_TDEBUGINT V_TDEBUGINT(1U)
#define S_BOOTVECSEL 3
#define V_BOOTVECSEL(x) ((x) << S_BOOTVECSEL)
#define F_BOOTVECSEL V_BOOTVECSEL(1U)
#define S_UPSPAREINT 0
#define M_UPSPAREINT 0x7U
#define V_UPSPAREINT(x) ((x) << S_UPSPAREINT)
#define G_UPSPAREINT(x) (((x) >> S_UPSPAREINT) & M_UPSPAREINT)
#define A_CIM_HOST_INT_ENABLE 0x7b28
#define S_TIEQOUTPARERRINTEN 20
#define V_TIEQOUTPARERRINTEN(x) ((x) << S_TIEQOUTPARERRINTEN)
#define F_TIEQOUTPARERRINTEN V_TIEQOUTPARERRINTEN(1U)
#define S_TIEQINPARERRINTEN 19
#define V_TIEQINPARERRINTEN(x) ((x) << S_TIEQINPARERRINTEN)
#define F_TIEQINPARERRINTEN V_TIEQINPARERRINTEN(1U)
#define S_MBHOSTPARERR 18
#define V_MBHOSTPARERR(x) ((x) << S_MBHOSTPARERR)
#define F_MBHOSTPARERR V_MBHOSTPARERR(1U)
#define S_MBUPPARERR 17
#define V_MBUPPARERR(x) ((x) << S_MBUPPARERR)
#define F_MBUPPARERR V_MBUPPARERR(1U)
#define S_IBQTP0PARERR 16
#define V_IBQTP0PARERR(x) ((x) << S_IBQTP0PARERR)
#define F_IBQTP0PARERR V_IBQTP0PARERR(1U)
#define S_IBQTP1PARERR 15
#define V_IBQTP1PARERR(x) ((x) << S_IBQTP1PARERR)
#define F_IBQTP1PARERR V_IBQTP1PARERR(1U)
#define S_IBQULPPARERR 14
#define V_IBQULPPARERR(x) ((x) << S_IBQULPPARERR)
#define F_IBQULPPARERR V_IBQULPPARERR(1U)
#define S_IBQSGELOPARERR 13
#define V_IBQSGELOPARERR(x) ((x) << S_IBQSGELOPARERR)
#define F_IBQSGELOPARERR V_IBQSGELOPARERR(1U)
#define S_IBQSGEHIPARERR 12
#define V_IBQSGEHIPARERR(x) ((x) << S_IBQSGEHIPARERR)
#define F_IBQSGEHIPARERR V_IBQSGEHIPARERR(1U)
#define S_IBQNCSIPARERR 11
#define V_IBQNCSIPARERR(x) ((x) << S_IBQNCSIPARERR)
#define F_IBQNCSIPARERR V_IBQNCSIPARERR(1U)
#define S_OBQULP0PARERR 10
#define V_OBQULP0PARERR(x) ((x) << S_OBQULP0PARERR)
#define F_OBQULP0PARERR V_OBQULP0PARERR(1U)
#define S_OBQULP1PARERR 9
#define V_OBQULP1PARERR(x) ((x) << S_OBQULP1PARERR)
#define F_OBQULP1PARERR V_OBQULP1PARERR(1U)
#define S_OBQULP2PARERR 8
#define V_OBQULP2PARERR(x) ((x) << S_OBQULP2PARERR)
#define F_OBQULP2PARERR V_OBQULP2PARERR(1U)
#define S_OBQULP3PARERR 7
#define V_OBQULP3PARERR(x) ((x) << S_OBQULP3PARERR)
#define F_OBQULP3PARERR V_OBQULP3PARERR(1U)
#define S_OBQSGEPARERR 6
#define V_OBQSGEPARERR(x) ((x) << S_OBQSGEPARERR)
#define F_OBQSGEPARERR V_OBQSGEPARERR(1U)
#define S_OBQNCSIPARERR 5
#define V_OBQNCSIPARERR(x) ((x) << S_OBQNCSIPARERR)
#define F_OBQNCSIPARERR V_OBQNCSIPARERR(1U)
#define S_TIMER1INTEN 3
#define V_TIMER1INTEN(x) ((x) << S_TIMER1INTEN)
#define F_TIMER1INTEN V_TIMER1INTEN(1U)
#define S_TIMER0INTEN 2
#define V_TIMER0INTEN(x) ((x) << S_TIMER0INTEN)
#define F_TIMER0INTEN V_TIMER0INTEN(1U)
#define S_PREFDROPINTEN 1
#define V_PREFDROPINTEN(x) ((x) << S_PREFDROPINTEN)
#define F_PREFDROPINTEN V_PREFDROPINTEN(1U)
#define S_MA_CIM_INTFPERR 28
#define V_MA_CIM_INTFPERR(x) ((x) << S_MA_CIM_INTFPERR)
#define F_MA_CIM_INTFPERR V_MA_CIM_INTFPERR(1U)
#define S_PLCIM_MSTRSPDATAPARERR 27
#define V_PLCIM_MSTRSPDATAPARERR(x) ((x) << S_PLCIM_MSTRSPDATAPARERR)
#define F_PLCIM_MSTRSPDATAPARERR V_PLCIM_MSTRSPDATAPARERR(1U)
#define S_NCSI2CIMINTFPARERR 26
#define V_NCSI2CIMINTFPARERR(x) ((x) << S_NCSI2CIMINTFPARERR)
#define F_NCSI2CIMINTFPARERR V_NCSI2CIMINTFPARERR(1U)
#define S_SGE2CIMINTFPARERR 25
#define V_SGE2CIMINTFPARERR(x) ((x) << S_SGE2CIMINTFPARERR)
#define F_SGE2CIMINTFPARERR V_SGE2CIMINTFPARERR(1U)
#define S_ULP2CIMINTFPARERR 24
#define V_ULP2CIMINTFPARERR(x) ((x) << S_ULP2CIMINTFPARERR)
#define F_ULP2CIMINTFPARERR V_ULP2CIMINTFPARERR(1U)
#define S_TP2CIMINTFPARERR 23
#define V_TP2CIMINTFPARERR(x) ((x) << S_TP2CIMINTFPARERR)
#define F_TP2CIMINTFPARERR V_TP2CIMINTFPARERR(1U)
#define S_OBQSGERX1PARERR 22
#define V_OBQSGERX1PARERR(x) ((x) << S_OBQSGERX1PARERR)
#define F_OBQSGERX1PARERR V_OBQSGERX1PARERR(1U)
#define S_OBQSGERX0PARERR 21
#define V_OBQSGERX0PARERR(x) ((x) << S_OBQSGERX0PARERR)
#define F_OBQSGERX0PARERR V_OBQSGERX0PARERR(1U)
#define S_PCIE2CIMINTFPARERR 29
#define V_PCIE2CIMINTFPARERR(x) ((x) << S_PCIE2CIMINTFPARERR)
#define F_PCIE2CIMINTFPARERR V_PCIE2CIMINTFPARERR(1U)
#define S_IBQPCIEPARERR 12
#define V_IBQPCIEPARERR(x) ((x) << S_IBQPCIEPARERR)
#define F_IBQPCIEPARERR V_IBQPCIEPARERR(1U)
#define A_CIM_HOST_INT_CAUSE 0x7b2c
#define S_TIEQOUTPARERRINT 20
#define V_TIEQOUTPARERRINT(x) ((x) << S_TIEQOUTPARERRINT)
#define F_TIEQOUTPARERRINT V_TIEQOUTPARERRINT(1U)
#define S_TIEQINPARERRINT 19
#define V_TIEQINPARERRINT(x) ((x) << S_TIEQINPARERRINT)
#define F_TIEQINPARERRINT V_TIEQINPARERRINT(1U)
#define S_TIMER1INT 3
#define V_TIMER1INT(x) ((x) << S_TIMER1INT)
#define F_TIMER1INT V_TIMER1INT(1U)
#define S_TIMER0INT 2
#define V_TIMER0INT(x) ((x) << S_TIMER0INT)
#define F_TIMER0INT V_TIMER0INT(1U)
#define S_PREFDROPINT 1
#define V_PREFDROPINT(x) ((x) << S_PREFDROPINT)
#define F_PREFDROPINT V_PREFDROPINT(1U)
#define S_UPACCNONZERO 0
#define V_UPACCNONZERO(x) ((x) << S_UPACCNONZERO)
#define F_UPACCNONZERO V_UPACCNONZERO(1U)
#define A_CIM_HOST_UPACC_INT_ENABLE 0x7b30
#define S_EEPROMWRINTEN 30
#define V_EEPROMWRINTEN(x) ((x) << S_EEPROMWRINTEN)
#define F_EEPROMWRINTEN V_EEPROMWRINTEN(1U)
#define S_TIMEOUTMAINTEN 29
#define V_TIMEOUTMAINTEN(x) ((x) << S_TIMEOUTMAINTEN)
#define F_TIMEOUTMAINTEN V_TIMEOUTMAINTEN(1U)
#define S_TIMEOUTINTEN 28
#define V_TIMEOUTINTEN(x) ((x) << S_TIMEOUTINTEN)
#define F_TIMEOUTINTEN V_TIMEOUTINTEN(1U)
#define S_RSPOVRLOOKUPINTEN 27
#define V_RSPOVRLOOKUPINTEN(x) ((x) << S_RSPOVRLOOKUPINTEN)
#define F_RSPOVRLOOKUPINTEN V_RSPOVRLOOKUPINTEN(1U)
#define S_REQOVRLOOKUPINTEN 26
#define V_REQOVRLOOKUPINTEN(x) ((x) << S_REQOVRLOOKUPINTEN)
#define F_REQOVRLOOKUPINTEN V_REQOVRLOOKUPINTEN(1U)
#define S_BLKWRPLINTEN 25
#define V_BLKWRPLINTEN(x) ((x) << S_BLKWRPLINTEN)
#define F_BLKWRPLINTEN V_BLKWRPLINTEN(1U)
#define S_BLKRDPLINTEN 24
#define V_BLKRDPLINTEN(x) ((x) << S_BLKRDPLINTEN)
#define F_BLKRDPLINTEN V_BLKRDPLINTEN(1U)
#define S_SGLWRPLINTEN 23
#define V_SGLWRPLINTEN(x) ((x) << S_SGLWRPLINTEN)
#define F_SGLWRPLINTEN V_SGLWRPLINTEN(1U)
#define S_SGLRDPLINTEN 22
#define V_SGLRDPLINTEN(x) ((x) << S_SGLRDPLINTEN)
#define F_SGLRDPLINTEN V_SGLRDPLINTEN(1U)
#define S_BLKWRCTLINTEN 21
#define V_BLKWRCTLINTEN(x) ((x) << S_BLKWRCTLINTEN)
#define F_BLKWRCTLINTEN V_BLKWRCTLINTEN(1U)
#define S_BLKRDCTLINTEN 20
#define V_BLKRDCTLINTEN(x) ((x) << S_BLKRDCTLINTEN)
#define F_BLKRDCTLINTEN V_BLKRDCTLINTEN(1U)
#define S_SGLWRCTLINTEN 19
#define V_SGLWRCTLINTEN(x) ((x) << S_SGLWRCTLINTEN)
#define F_SGLWRCTLINTEN V_SGLWRCTLINTEN(1U)
#define S_SGLRDCTLINTEN 18
#define V_SGLRDCTLINTEN(x) ((x) << S_SGLRDCTLINTEN)
#define F_SGLRDCTLINTEN V_SGLRDCTLINTEN(1U)
#define S_BLKWREEPROMINTEN 17
#define V_BLKWREEPROMINTEN(x) ((x) << S_BLKWREEPROMINTEN)
#define F_BLKWREEPROMINTEN V_BLKWREEPROMINTEN(1U)
#define S_BLKRDEEPROMINTEN 16
#define V_BLKRDEEPROMINTEN(x) ((x) << S_BLKRDEEPROMINTEN)
#define F_BLKRDEEPROMINTEN V_BLKRDEEPROMINTEN(1U)
#define S_SGLWREEPROMINTEN 15
#define V_SGLWREEPROMINTEN(x) ((x) << S_SGLWREEPROMINTEN)
#define F_SGLWREEPROMINTEN V_SGLWREEPROMINTEN(1U)
#define S_SGLRDEEPROMINTEN 14
#define V_SGLRDEEPROMINTEN(x) ((x) << S_SGLRDEEPROMINTEN)
#define F_SGLRDEEPROMINTEN V_SGLRDEEPROMINTEN(1U)
#define S_BLKWRFLASHINTEN 13
#define V_BLKWRFLASHINTEN(x) ((x) << S_BLKWRFLASHINTEN)
#define F_BLKWRFLASHINTEN V_BLKWRFLASHINTEN(1U)
#define S_BLKRDFLASHINTEN 12
#define V_BLKRDFLASHINTEN(x) ((x) << S_BLKRDFLASHINTEN)
#define F_BLKRDFLASHINTEN V_BLKRDFLASHINTEN(1U)
#define S_SGLWRFLASHINTEN 11
#define V_SGLWRFLASHINTEN(x) ((x) << S_SGLWRFLASHINTEN)
#define F_SGLWRFLASHINTEN V_SGLWRFLASHINTEN(1U)
#define S_SGLRDFLASHINTEN 10
#define V_SGLRDFLASHINTEN(x) ((x) << S_SGLRDFLASHINTEN)
#define F_SGLRDFLASHINTEN V_SGLRDFLASHINTEN(1U)
#define S_BLKWRBOOTINTEN 9
#define V_BLKWRBOOTINTEN(x) ((x) << S_BLKWRBOOTINTEN)
#define F_BLKWRBOOTINTEN V_BLKWRBOOTINTEN(1U)
#define S_BLKRDBOOTINTEN 8
#define V_BLKRDBOOTINTEN(x) ((x) << S_BLKRDBOOTINTEN)
#define F_BLKRDBOOTINTEN V_BLKRDBOOTINTEN(1U)
#define S_SGLWRBOOTINTEN 7
#define V_SGLWRBOOTINTEN(x) ((x) << S_SGLWRBOOTINTEN)
#define F_SGLWRBOOTINTEN V_SGLWRBOOTINTEN(1U)
#define S_SGLRDBOOTINTEN 6
#define V_SGLRDBOOTINTEN(x) ((x) << S_SGLRDBOOTINTEN)
#define F_SGLRDBOOTINTEN V_SGLRDBOOTINTEN(1U)
#define S_ILLWRBEINTEN 5
#define V_ILLWRBEINTEN(x) ((x) << S_ILLWRBEINTEN)
#define F_ILLWRBEINTEN V_ILLWRBEINTEN(1U)
#define S_ILLRDBEINTEN 4
#define V_ILLRDBEINTEN(x) ((x) << S_ILLRDBEINTEN)
#define F_ILLRDBEINTEN V_ILLRDBEINTEN(1U)
#define S_ILLRDINTEN 3
#define V_ILLRDINTEN(x) ((x) << S_ILLRDINTEN)
#define F_ILLRDINTEN V_ILLRDINTEN(1U)
#define S_ILLWRINTEN 2
#define V_ILLWRINTEN(x) ((x) << S_ILLWRINTEN)
#define F_ILLWRINTEN V_ILLWRINTEN(1U)
#define S_ILLTRANSINTEN 1
#define V_ILLTRANSINTEN(x) ((x) << S_ILLTRANSINTEN)
#define F_ILLTRANSINTEN V_ILLTRANSINTEN(1U)
#define S_RSVDSPACEINTEN 0
#define V_RSVDSPACEINTEN(x) ((x) << S_RSVDSPACEINTEN)
#define F_RSVDSPACEINTEN V_RSVDSPACEINTEN(1U)
#define A_CIM_HOST_UPACC_INT_CAUSE 0x7b34
#define S_EEPROMWRINT 30
#define V_EEPROMWRINT(x) ((x) << S_EEPROMWRINT)
#define F_EEPROMWRINT V_EEPROMWRINT(1U)
#define S_TIMEOUTMAINT 29
#define V_TIMEOUTMAINT(x) ((x) << S_TIMEOUTMAINT)
#define F_TIMEOUTMAINT V_TIMEOUTMAINT(1U)
#define S_TIMEOUTINT 28
#define V_TIMEOUTINT(x) ((x) << S_TIMEOUTINT)
#define F_TIMEOUTINT V_TIMEOUTINT(1U)
#define S_RSPOVRLOOKUPINT 27
#define V_RSPOVRLOOKUPINT(x) ((x) << S_RSPOVRLOOKUPINT)
#define F_RSPOVRLOOKUPINT V_RSPOVRLOOKUPINT(1U)
#define S_REQOVRLOOKUPINT 26
#define V_REQOVRLOOKUPINT(x) ((x) << S_REQOVRLOOKUPINT)
#define F_REQOVRLOOKUPINT V_REQOVRLOOKUPINT(1U)
#define S_BLKWRPLINT 25
#define V_BLKWRPLINT(x) ((x) << S_BLKWRPLINT)
#define F_BLKWRPLINT V_BLKWRPLINT(1U)
#define S_BLKRDPLINT 24
#define V_BLKRDPLINT(x) ((x) << S_BLKRDPLINT)
#define F_BLKRDPLINT V_BLKRDPLINT(1U)
#define S_SGLWRPLINT 23
#define V_SGLWRPLINT(x) ((x) << S_SGLWRPLINT)
#define F_SGLWRPLINT V_SGLWRPLINT(1U)
#define S_SGLRDPLINT 22
#define V_SGLRDPLINT(x) ((x) << S_SGLRDPLINT)
#define F_SGLRDPLINT V_SGLRDPLINT(1U)
#define S_BLKWRCTLINT 21
#define V_BLKWRCTLINT(x) ((x) << S_BLKWRCTLINT)
#define F_BLKWRCTLINT V_BLKWRCTLINT(1U)
#define S_BLKRDCTLINT 20
#define V_BLKRDCTLINT(x) ((x) << S_BLKRDCTLINT)
#define F_BLKRDCTLINT V_BLKRDCTLINT(1U)
#define S_SGLWRCTLINT 19
#define V_SGLWRCTLINT(x) ((x) << S_SGLWRCTLINT)
#define F_SGLWRCTLINT V_SGLWRCTLINT(1U)
#define S_SGLRDCTLINT 18
#define V_SGLRDCTLINT(x) ((x) << S_SGLRDCTLINT)
#define F_SGLRDCTLINT V_SGLRDCTLINT(1U)
#define S_BLKWREEPROMINT 17
#define V_BLKWREEPROMINT(x) ((x) << S_BLKWREEPROMINT)
#define F_BLKWREEPROMINT V_BLKWREEPROMINT(1U)
#define S_BLKRDEEPROMINT 16
#define V_BLKRDEEPROMINT(x) ((x) << S_BLKRDEEPROMINT)
#define F_BLKRDEEPROMINT V_BLKRDEEPROMINT(1U)
#define S_SGLWREEPROMINT 15
#define V_SGLWREEPROMINT(x) ((x) << S_SGLWREEPROMINT)
#define F_SGLWREEPROMINT V_SGLWREEPROMINT(1U)
#define S_SGLRDEEPROMINT 14
#define V_SGLRDEEPROMINT(x) ((x) << S_SGLRDEEPROMINT)
#define F_SGLRDEEPROMINT V_SGLRDEEPROMINT(1U)
#define S_BLKWRFLASHINT 13
#define V_BLKWRFLASHINT(x) ((x) << S_BLKWRFLASHINT)
#define F_BLKWRFLASHINT V_BLKWRFLASHINT(1U)
#define S_BLKRDFLASHINT 12
#define V_BLKRDFLASHINT(x) ((x) << S_BLKRDFLASHINT)
#define F_BLKRDFLASHINT V_BLKRDFLASHINT(1U)
#define S_SGLWRFLASHINT 11
#define V_SGLWRFLASHINT(x) ((x) << S_SGLWRFLASHINT)
#define F_SGLWRFLASHINT V_SGLWRFLASHINT(1U)
#define S_SGLRDFLASHINT 10
#define V_SGLRDFLASHINT(x) ((x) << S_SGLRDFLASHINT)
#define F_SGLRDFLASHINT V_SGLRDFLASHINT(1U)
#define S_BLKWRBOOTINT 9
#define V_BLKWRBOOTINT(x) ((x) << S_BLKWRBOOTINT)
#define F_BLKWRBOOTINT V_BLKWRBOOTINT(1U)
#define S_BLKRDBOOTINT 8
#define V_BLKRDBOOTINT(x) ((x) << S_BLKRDBOOTINT)
#define F_BLKRDBOOTINT V_BLKRDBOOTINT(1U)
#define S_SGLWRBOOTINT 7
#define V_SGLWRBOOTINT(x) ((x) << S_SGLWRBOOTINT)
#define F_SGLWRBOOTINT V_SGLWRBOOTINT(1U)
#define S_SGLRDBOOTINT 6
#define V_SGLRDBOOTINT(x) ((x) << S_SGLRDBOOTINT)
#define F_SGLRDBOOTINT V_SGLRDBOOTINT(1U)
#define S_ILLWRBEINT 5
#define V_ILLWRBEINT(x) ((x) << S_ILLWRBEINT)
#define F_ILLWRBEINT V_ILLWRBEINT(1U)
#define S_ILLRDBEINT 4
#define V_ILLRDBEINT(x) ((x) << S_ILLRDBEINT)
#define F_ILLRDBEINT V_ILLRDBEINT(1U)
#define S_ILLRDINT 3
#define V_ILLRDINT(x) ((x) << S_ILLRDINT)
#define F_ILLRDINT V_ILLRDINT(1U)
#define S_ILLWRINT 2
#define V_ILLWRINT(x) ((x) << S_ILLWRINT)
#define F_ILLWRINT V_ILLWRINT(1U)
#define S_ILLTRANSINT 1
#define V_ILLTRANSINT(x) ((x) << S_ILLTRANSINT)
#define F_ILLTRANSINT V_ILLTRANSINT(1U)
#define S_RSVDSPACEINT 0
#define V_RSVDSPACEINT(x) ((x) << S_RSVDSPACEINT)
#define F_RSVDSPACEINT V_RSVDSPACEINT(1U)
#define A_CIM_UP_INT_ENABLE 0x7b38
#define S_MSTPLINTEN 4
#define V_MSTPLINTEN(x) ((x) << S_MSTPLINTEN)
#define F_MSTPLINTEN V_MSTPLINTEN(1U)
#define A_CIM_UP_INT_CAUSE 0x7b3c
#define S_MSTPLINT 4
#define V_MSTPLINT(x) ((x) << S_MSTPLINT)
#define F_MSTPLINT V_MSTPLINT(1U)
#define A_CIM_UP_ACC_INT_ENABLE 0x7b40
#define A_CIM_UP_ACC_INT_CAUSE 0x7b44
#define A_CIM_QUEUE_CONFIG_REF 0x7b48
#define S_OBQSELECT 4
#define V_OBQSELECT(x) ((x) << S_OBQSELECT)
#define F_OBQSELECT V_OBQSELECT(1U)
#define S_IBQSELECT 3
#define V_IBQSELECT(x) ((x) << S_IBQSELECT)
#define F_IBQSELECT V_IBQSELECT(1U)
#define S_QUENUMSELECT 0
#define M_QUENUMSELECT 0x7U
#define V_QUENUMSELECT(x) ((x) << S_QUENUMSELECT)
#define G_QUENUMSELECT(x) (((x) >> S_QUENUMSELECT) & M_QUENUMSELECT)
#define A_CIM_QUEUE_CONFIG_CTRL 0x7b4c
#define S_CIMQSIZE 24
#define M_CIMQSIZE 0x3fU
#define V_CIMQSIZE(x) ((x) << S_CIMQSIZE)
#define G_CIMQSIZE(x) (((x) >> S_CIMQSIZE) & M_CIMQSIZE)
#define S_CIMQBASE 16
#define M_CIMQBASE 0x3fU
#define V_CIMQBASE(x) ((x) << S_CIMQBASE)
#define G_CIMQBASE(x) (((x) >> S_CIMQBASE) & M_CIMQBASE)
#define S_CIMQDBG8BEN 9
#define V_CIMQDBG8BEN(x) ((x) << S_CIMQDBG8BEN)
#define F_CIMQDBG8BEN V_CIMQDBG8BEN(1U)
#define S_QUEFULLTHRSH 0
#define M_QUEFULLTHRSH 0x1ffU
#define V_QUEFULLTHRSH(x) ((x) << S_QUEFULLTHRSH)
#define G_QUEFULLTHRSH(x) (((x) >> S_QUEFULLTHRSH) & M_QUEFULLTHRSH)
#define S_CIMQ1KEN 30
#define V_CIMQ1KEN(x) ((x) << S_CIMQ1KEN)
#define F_CIMQ1KEN V_CIMQ1KEN(1U)
#define A_CIM_HOST_ACC_CTRL 0x7b50
#define S_HOSTBUSY 17
#define V_HOSTBUSY(x) ((x) << S_HOSTBUSY)
#define F_HOSTBUSY V_HOSTBUSY(1U)
#define S_HOSTWRITE 16
#define V_HOSTWRITE(x) ((x) << S_HOSTWRITE)
#define F_HOSTWRITE V_HOSTWRITE(1U)
#define S_HOSTADDR 0
#define M_HOSTADDR 0xffffU
#define V_HOSTADDR(x) ((x) << S_HOSTADDR)
#define G_HOSTADDR(x) (((x) >> S_HOSTADDR) & M_HOSTADDR)
#define A_CIM_HOST_ACC_DATA 0x7b54
#define A_CIM_CDEBUGDATA 0x7b58
#define S_CDEBUGDATAH 16
#define M_CDEBUGDATAH 0xffffU
#define V_CDEBUGDATAH(x) ((x) << S_CDEBUGDATAH)
#define G_CDEBUGDATAH(x) (((x) >> S_CDEBUGDATAH) & M_CDEBUGDATAH)
#define S_CDEBUGDATAL 0
#define M_CDEBUGDATAL 0xffffU
#define V_CDEBUGDATAL(x) ((x) << S_CDEBUGDATAL)
#define G_CDEBUGDATAL(x) (((x) >> S_CDEBUGDATAL) & M_CDEBUGDATAL)
#define A_CIM_IBQ_DBG_CFG 0x7b60
#define S_IBQDBGADDR 16
#define M_IBQDBGADDR 0xfffU
#define V_IBQDBGADDR(x) ((x) << S_IBQDBGADDR)
#define G_IBQDBGADDR(x) (((x) >> S_IBQDBGADDR) & M_IBQDBGADDR)
#define S_IBQDBGWR 2
#define V_IBQDBGWR(x) ((x) << S_IBQDBGWR)
#define F_IBQDBGWR V_IBQDBGWR(1U)
#define S_IBQDBGBUSY 1
#define V_IBQDBGBUSY(x) ((x) << S_IBQDBGBUSY)
#define F_IBQDBGBUSY V_IBQDBGBUSY(1U)
#define S_IBQDBGEN 0
#define V_IBQDBGEN(x) ((x) << S_IBQDBGEN)
#define F_IBQDBGEN V_IBQDBGEN(1U)
#define A_CIM_OBQ_DBG_CFG 0x7b64
#define S_OBQDBGADDR 16
#define M_OBQDBGADDR 0xfffU
#define V_OBQDBGADDR(x) ((x) << S_OBQDBGADDR)
#define G_OBQDBGADDR(x) (((x) >> S_OBQDBGADDR) & M_OBQDBGADDR)
#define S_OBQDBGWR 2
#define V_OBQDBGWR(x) ((x) << S_OBQDBGWR)
#define F_OBQDBGWR V_OBQDBGWR(1U)
#define S_OBQDBGBUSY 1
#define V_OBQDBGBUSY(x) ((x) << S_OBQDBGBUSY)
#define F_OBQDBGBUSY V_OBQDBGBUSY(1U)
#define S_OBQDBGEN 0
#define V_OBQDBGEN(x) ((x) << S_OBQDBGEN)
#define F_OBQDBGEN V_OBQDBGEN(1U)
#define A_CIM_IBQ_DBG_DATA 0x7b68
#define A_CIM_OBQ_DBG_DATA 0x7b6c
#define A_CIM_DEBUGCFG 0x7b70
#define S_POLADBGRDPTR 23
#define M_POLADBGRDPTR 0x1ffU
#define V_POLADBGRDPTR(x) ((x) << S_POLADBGRDPTR)
#define G_POLADBGRDPTR(x) (((x) >> S_POLADBGRDPTR) & M_POLADBGRDPTR)
#define S_PILADBGRDPTR 14
#define M_PILADBGRDPTR 0x1ffU
#define V_PILADBGRDPTR(x) ((x) << S_PILADBGRDPTR)
#define G_PILADBGRDPTR(x) (((x) >> S_PILADBGRDPTR) & M_PILADBGRDPTR)
#define S_LAMASKTRIG 13
#define V_LAMASKTRIG(x) ((x) << S_LAMASKTRIG)
#define F_LAMASKTRIG V_LAMASKTRIG(1U)
#define S_LADBGEN 12
#define V_LADBGEN(x) ((x) << S_LADBGEN)
#define F_LADBGEN V_LADBGEN(1U)
#define S_LAFILLONCE 11
#define V_LAFILLONCE(x) ((x) << S_LAFILLONCE)
#define F_LAFILLONCE V_LAFILLONCE(1U)
#define S_LAMASKSTOP 10
#define V_LAMASKSTOP(x) ((x) << S_LAMASKSTOP)
#define F_LAMASKSTOP V_LAMASKSTOP(1U)
#define S_DEBUGSELH 5
#define M_DEBUGSELH 0x1fU
#define V_DEBUGSELH(x) ((x) << S_DEBUGSELH)
#define G_DEBUGSELH(x) (((x) >> S_DEBUGSELH) & M_DEBUGSELH)
#define S_DEBUGSELL 0
#define M_DEBUGSELL 0x1fU
#define V_DEBUGSELL(x) ((x) << S_DEBUGSELL)
#define G_DEBUGSELL(x) (((x) >> S_DEBUGSELL) & M_DEBUGSELL)
#define A_CIM_DEBUGSTS 0x7b74
#define S_LARESET 31
#define V_LARESET(x) ((x) << S_LARESET)
#define F_LARESET V_LARESET(1U)
#define S_POLADBGWRPTR 16
#define M_POLADBGWRPTR 0x1ffU
#define V_POLADBGWRPTR(x) ((x) << S_POLADBGWRPTR)
#define G_POLADBGWRPTR(x) (((x) >> S_POLADBGWRPTR) & M_POLADBGWRPTR)
#define S_PILADBGWRPTR 0
#define M_PILADBGWRPTR 0x1ffU
#define V_PILADBGWRPTR(x) ((x) << S_PILADBGWRPTR)
#define G_PILADBGWRPTR(x) (((x) >> S_PILADBGWRPTR) & M_PILADBGWRPTR)
#define A_CIM_PO_LA_DEBUGDATA 0x7b78
#define A_CIM_PI_LA_DEBUGDATA 0x7b7c
#define A_CIM_PO_LA_MADEBUGDATA 0x7b80
#define A_CIM_PI_LA_MADEBUGDATA 0x7b84
#define A_CIM_PO_LA_PIFSMDEBUGDATA 0x7b8c
#define A_CIM_MEM_ZONE0_VA 0x7b90
#define S_MEM_ZONE_VA 4
#define M_MEM_ZONE_VA 0xfffffffU
#define V_MEM_ZONE_VA(x) ((x) << S_MEM_ZONE_VA)
#define G_MEM_ZONE_VA(x) (((x) >> S_MEM_ZONE_VA) & M_MEM_ZONE_VA)
#define A_CIM_MEM_ZONE0_BA 0x7b94
#define S_MEM_ZONE_BA 6
#define M_MEM_ZONE_BA 0x3ffffffU
#define V_MEM_ZONE_BA(x) ((x) << S_MEM_ZONE_BA)
#define G_MEM_ZONE_BA(x) (((x) >> S_MEM_ZONE_BA) & M_MEM_ZONE_BA)
#define S_PBT_ENABLE 5
#define V_PBT_ENABLE(x) ((x) << S_PBT_ENABLE)
#define F_PBT_ENABLE V_PBT_ENABLE(1U)
#define S_ZONE_DST 0
#define M_ZONE_DST 0x3U
#define V_ZONE_DST(x) ((x) << S_ZONE_DST)
#define G_ZONE_DST(x) (((x) >> S_ZONE_DST) & M_ZONE_DST)
#define A_CIM_MEM_ZONE0_LEN 0x7b98
#define S_MEM_ZONE_LEN 4
#define M_MEM_ZONE_LEN 0xfffffffU
#define V_MEM_ZONE_LEN(x) ((x) << S_MEM_ZONE_LEN)
#define G_MEM_ZONE_LEN(x) (((x) >> S_MEM_ZONE_LEN) & M_MEM_ZONE_LEN)
#define A_CIM_MEM_ZONE1_VA 0x7b9c
#define A_CIM_MEM_ZONE1_BA 0x7ba0
#define A_CIM_MEM_ZONE1_LEN 0x7ba4
#define A_CIM_MEM_ZONE2_VA 0x7ba8
#define A_CIM_MEM_ZONE2_BA 0x7bac
#define A_CIM_MEM_ZONE2_LEN 0x7bb0
#define A_CIM_MEM_ZONE3_VA 0x7bb4
#define A_CIM_MEM_ZONE3_BA 0x7bb8
#define A_CIM_MEM_ZONE3_LEN 0x7bbc
#define A_CIM_MEM_ZONE4_VA 0x7bc0
#define A_CIM_MEM_ZONE4_BA 0x7bc4
#define A_CIM_MEM_ZONE4_LEN 0x7bc8
#define A_CIM_MEM_ZONE5_VA 0x7bcc
#define A_CIM_MEM_ZONE5_BA 0x7bd0
#define A_CIM_MEM_ZONE5_LEN 0x7bd4
#define A_CIM_MEM_ZONE6_VA 0x7bd8
#define A_CIM_MEM_ZONE6_BA 0x7bdc
#define A_CIM_MEM_ZONE6_LEN 0x7be0
#define A_CIM_MEM_ZONE7_VA 0x7be4
#define A_CIM_MEM_ZONE7_BA 0x7be8
#define A_CIM_MEM_ZONE7_LEN 0x7bec
#define A_CIM_BOOT_LEN 0x7bf0
#define S_BOOTLEN 4
#define M_BOOTLEN 0xfffffffU
#define V_BOOTLEN(x) ((x) << S_BOOTLEN)
#define G_BOOTLEN(x) (((x) >> S_BOOTLEN) & M_BOOTLEN)
#define A_CIM_GLB_TIMER_CTL 0x7bf4
#define S_TIMER1EN 4
#define V_TIMER1EN(x) ((x) << S_TIMER1EN)
#define F_TIMER1EN V_TIMER1EN(1U)
#define S_TIMER0EN 3
#define V_TIMER0EN(x) ((x) << S_TIMER0EN)
#define F_TIMER0EN V_TIMER0EN(1U)
#define S_TIMEREN 1
#define V_TIMEREN(x) ((x) << S_TIMEREN)
#define F_TIMEREN V_TIMEREN(1U)
#define A_CIM_GLB_TIMER 0x7bf8
#define A_CIM_GLB_TIMER_TICK 0x7bfc
#define S_GLBLTTICK 0
#define M_GLBLTTICK 0xffffU
#define V_GLBLTTICK(x) ((x) << S_GLBLTTICK)
#define G_GLBLTTICK(x) (((x) >> S_GLBLTTICK) & M_GLBLTTICK)
#define A_CIM_TIMER0 0x7c00
#define A_CIM_TIMER1 0x7c04
#define A_CIM_DEBUG_ADDR_TIMEOUT 0x7c08
#define S_DADDRTIMEOUT 2
#define M_DADDRTIMEOUT 0x3fffffffU
#define V_DADDRTIMEOUT(x) ((x) << S_DADDRTIMEOUT)
#define G_DADDRTIMEOUT(x) (((x) >> S_DADDRTIMEOUT) & M_DADDRTIMEOUT)
#define S_DADDRTIMEOUTTYPE 0
#define M_DADDRTIMEOUTTYPE 0x3U
#define V_DADDRTIMEOUTTYPE(x) ((x) << S_DADDRTIMEOUTTYPE)
#define G_DADDRTIMEOUTTYPE(x) (((x) >> S_DADDRTIMEOUTTYPE) & M_DADDRTIMEOUTTYPE)
#define A_CIM_DEBUG_ADDR_ILLEGAL 0x7c0c
#define S_DADDRILLEGAL 2
#define M_DADDRILLEGAL 0x3fffffffU
#define V_DADDRILLEGAL(x) ((x) << S_DADDRILLEGAL)
#define G_DADDRILLEGAL(x) (((x) >> S_DADDRILLEGAL) & M_DADDRILLEGAL)
#define S_DADDRILLEGALTYPE 0
#define M_DADDRILLEGALTYPE 0x3U
#define V_DADDRILLEGALTYPE(x) ((x) << S_DADDRILLEGALTYPE)
#define G_DADDRILLEGALTYPE(x) (((x) >> S_DADDRILLEGALTYPE) & M_DADDRILLEGALTYPE)
#define A_CIM_DEBUG_PIF_CAUSE_MASK 0x7c10
#define S_DPIFHOSTMASK 0
#define M_DPIFHOSTMASK 0x1fffffU
#define V_DPIFHOSTMASK(x) ((x) << S_DPIFHOSTMASK)
#define G_DPIFHOSTMASK(x) (((x) >> S_DPIFHOSTMASK) & M_DPIFHOSTMASK)
#define S_T5_DPIFHOSTMASK 0
#define M_T5_DPIFHOSTMASK 0x1fffffffU
#define V_T5_DPIFHOSTMASK(x) ((x) << S_T5_DPIFHOSTMASK)
#define G_T5_DPIFHOSTMASK(x) (((x) >> S_T5_DPIFHOSTMASK) & M_T5_DPIFHOSTMASK)
#define S_T6_T5_DPIFHOSTMASK 0
#define M_T6_T5_DPIFHOSTMASK 0x3fffffffU
#define V_T6_T5_DPIFHOSTMASK(x) ((x) << S_T6_T5_DPIFHOSTMASK)
#define G_T6_T5_DPIFHOSTMASK(x) (((x) >> S_T6_T5_DPIFHOSTMASK) & M_T6_T5_DPIFHOSTMASK)
#define A_CIM_DEBUG_PIF_UPACC_CAUSE_MASK 0x7c14
#define S_DPIFHUPAMASK 0
#define M_DPIFHUPAMASK 0x7fffffffU
#define V_DPIFHUPAMASK(x) ((x) << S_DPIFHUPAMASK)
#define G_DPIFHUPAMASK(x) (((x) >> S_DPIFHUPAMASK) & M_DPIFHUPAMASK)
#define A_CIM_DEBUG_UP_CAUSE_MASK 0x7c18
#define S_DUPMASK 0
#define M_DUPMASK 0x1fffffU
#define V_DUPMASK(x) ((x) << S_DUPMASK)
#define G_DUPMASK(x) (((x) >> S_DUPMASK) & M_DUPMASK)
#define S_T5_DUPMASK 0
#define M_T5_DUPMASK 0x1fffffffU
#define V_T5_DUPMASK(x) ((x) << S_T5_DUPMASK)
#define G_T5_DUPMASK(x) (((x) >> S_T5_DUPMASK) & M_T5_DUPMASK)
#define S_T6_T5_DUPMASK 0
#define M_T6_T5_DUPMASK 0x3fffffffU
#define V_T6_T5_DUPMASK(x) ((x) << S_T6_T5_DUPMASK)
#define G_T6_T5_DUPMASK(x) (((x) >> S_T6_T5_DUPMASK) & M_T6_T5_DUPMASK)
#define A_CIM_DEBUG_UP_UPACC_CAUSE_MASK 0x7c1c
#define S_DUPUACCMASK 0
#define M_DUPUACCMASK 0x7fffffffU
#define V_DUPUACCMASK(x) ((x) << S_DUPUACCMASK)
#define G_DUPUACCMASK(x) (((x) >> S_DUPUACCMASK) & M_DUPUACCMASK)
#define A_CIM_PERR_INJECT 0x7c20
#define A_CIM_PERR_ENABLE 0x7c24
#define S_PERREN 0
#define M_PERREN 0x1fffffU
#define V_PERREN(x) ((x) << S_PERREN)
#define G_PERREN(x) (((x) >> S_PERREN) & M_PERREN)
#define S_T5_PERREN 0
#define M_T5_PERREN 0x1fffffffU
#define V_T5_PERREN(x) ((x) << S_T5_PERREN)
#define G_T5_PERREN(x) (((x) >> S_T5_PERREN) & M_T5_PERREN)
#define S_T6_T5_PERREN 0
#define M_T6_T5_PERREN 0x3fffffffU
#define V_T6_T5_PERREN(x) ((x) << S_T6_T5_PERREN)
#define G_T6_T5_PERREN(x) (((x) >> S_T6_T5_PERREN) & M_T6_T5_PERREN)
#define A_CIM_EEPROM_BUSY_BIT 0x7c28
#define S_EEPROMBUSY 0
#define V_EEPROMBUSY(x) ((x) << S_EEPROMBUSY)
#define F_EEPROMBUSY V_EEPROMBUSY(1U)
#define A_CIM_MA_TIMER_EN 0x7c2c
#define S_MA_TIMER_ENABLE 0
#define V_MA_TIMER_ENABLE(x) ((x) << S_MA_TIMER_ENABLE)
#define F_MA_TIMER_ENABLE V_MA_TIMER_ENABLE(1U)
#define S_SLOW_TIMER_ENABLE 1
#define V_SLOW_TIMER_ENABLE(x) ((x) << S_SLOW_TIMER_ENABLE)
#define F_SLOW_TIMER_ENABLE V_SLOW_TIMER_ENABLE(1U)
#define A_CIM_UP_PO_SINGLE_OUTSTANDING 0x7c30
#define S_UP_PO_SINGLE_OUTSTANDING 0
#define V_UP_PO_SINGLE_OUTSTANDING(x) ((x) << S_UP_PO_SINGLE_OUTSTANDING)
#define F_UP_PO_SINGLE_OUTSTANDING V_UP_PO_SINGLE_OUTSTANDING(1U)
#define A_CIM_CIM_DEBUG_SPARE 0x7c34
#define A_CIM_UP_OPERATION_FREQ 0x7c38
#define A_CIM_CIM_IBQ_ERR_CODE 0x7c3c
#define S_CIM_ULP_TX_PKT_ERR_CODE 16
#define M_CIM_ULP_TX_PKT_ERR_CODE 0xffU
#define V_CIM_ULP_TX_PKT_ERR_CODE(x) ((x) << S_CIM_ULP_TX_PKT_ERR_CODE)
#define G_CIM_ULP_TX_PKT_ERR_CODE(x) (((x) >> S_CIM_ULP_TX_PKT_ERR_CODE) & M_CIM_ULP_TX_PKT_ERR_CODE)
#define S_CIM_SGE1_PKT_ERR_CODE 8
#define M_CIM_SGE1_PKT_ERR_CODE 0xffU
#define V_CIM_SGE1_PKT_ERR_CODE(x) ((x) << S_CIM_SGE1_PKT_ERR_CODE)
#define G_CIM_SGE1_PKT_ERR_CODE(x) (((x) >> S_CIM_SGE1_PKT_ERR_CODE) & M_CIM_SGE1_PKT_ERR_CODE)
#define S_CIM_SGE0_PKT_ERR_CODE 0
#define M_CIM_SGE0_PKT_ERR_CODE 0xffU
#define V_CIM_SGE0_PKT_ERR_CODE(x) ((x) << S_CIM_SGE0_PKT_ERR_CODE)
#define G_CIM_SGE0_PKT_ERR_CODE(x) (((x) >> S_CIM_SGE0_PKT_ERR_CODE) & M_CIM_SGE0_PKT_ERR_CODE)
#define S_CIM_PCIE_PKT_ERR_CODE 8
#define M_CIM_PCIE_PKT_ERR_CODE 0xffU
#define V_CIM_PCIE_PKT_ERR_CODE(x) ((x) << S_CIM_PCIE_PKT_ERR_CODE)
#define G_CIM_PCIE_PKT_ERR_CODE(x) (((x) >> S_CIM_PCIE_PKT_ERR_CODE) & M_CIM_PCIE_PKT_ERR_CODE)
#define A_CIM_IBQ_DBG_WAIT_COUNTER 0x7c40
#define A_CIM_PIO_UP_MST_CFG_SEL 0x7c44
#define S_PIO_UP_MST_CFG_SEL 0
#define V_PIO_UP_MST_CFG_SEL(x) ((x) << S_PIO_UP_MST_CFG_SEL)
#define F_PIO_UP_MST_CFG_SEL V_PIO_UP_MST_CFG_SEL(1U)
#define A_CIM_CGEN 0x7c48
#define S_TSCH_CGEN 0
#define V_TSCH_CGEN(x) ((x) << S_TSCH_CGEN)
#define F_TSCH_CGEN V_TSCH_CGEN(1U)
#define A_CIM_QUEUE_FEATURE_DISABLE 0x7c4c
#define S_OBQ_THROUTTLE_ON_EOP 4
#define V_OBQ_THROUTTLE_ON_EOP(x) ((x) << S_OBQ_THROUTTLE_ON_EOP)
#define F_OBQ_THROUTTLE_ON_EOP V_OBQ_THROUTTLE_ON_EOP(1U)
#define S_OBQ_READ_CTL_PERF_MODE_DISABLE 3
#define V_OBQ_READ_CTL_PERF_MODE_DISABLE(x) ((x) << S_OBQ_READ_CTL_PERF_MODE_DISABLE)
#define F_OBQ_READ_CTL_PERF_MODE_DISABLE V_OBQ_READ_CTL_PERF_MODE_DISABLE(1U)
#define S_OBQ_WAIT_FOR_EOP_FLUSH_DISABLE 2
#define V_OBQ_WAIT_FOR_EOP_FLUSH_DISABLE(x) ((x) << S_OBQ_WAIT_FOR_EOP_FLUSH_DISABLE)
#define F_OBQ_WAIT_FOR_EOP_FLUSH_DISABLE V_OBQ_WAIT_FOR_EOP_FLUSH_DISABLE(1U)
#define S_IBQ_RRA_DSBL 1
#define V_IBQ_RRA_DSBL(x) ((x) << S_IBQ_RRA_DSBL)
#define F_IBQ_RRA_DSBL V_IBQ_RRA_DSBL(1U)
#define S_IBQ_SKID_FIFO_EOP_FLSH_DSBL 0
#define V_IBQ_SKID_FIFO_EOP_FLSH_DSBL(x) ((x) << S_IBQ_SKID_FIFO_EOP_FLSH_DSBL)
#define F_IBQ_SKID_FIFO_EOP_FLSH_DSBL V_IBQ_SKID_FIFO_EOP_FLSH_DSBL(1U)
#define S_PCIE_OBQ_IF_DISABLE 5
#define V_PCIE_OBQ_IF_DISABLE(x) ((x) << S_PCIE_OBQ_IF_DISABLE)
#define F_PCIE_OBQ_IF_DISABLE V_PCIE_OBQ_IF_DISABLE(1U)
#define A_CIM_CGEN_GLOBAL 0x7c50
#define S_CGEN_GLOBAL 0
#define V_CGEN_GLOBAL(x) ((x) << S_CGEN_GLOBAL)
#define F_CGEN_GLOBAL V_CGEN_GLOBAL(1U)
#define A_CIM_DPSLP_EN 0x7c54
#define S_PIFDBGLA_DPSLP_EN 0
#define V_PIFDBGLA_DPSLP_EN(x) ((x) << S_PIFDBGLA_DPSLP_EN)
#define F_PIFDBGLA_DPSLP_EN V_PIFDBGLA_DPSLP_EN(1U)
/* registers for module TP */
#define TP_BASE_ADDR 0x7d00
#define A_TP_IN_CONFIG 0x7d00
#define S_TCPOPTPARSERDISCH3 27
#define V_TCPOPTPARSERDISCH3(x) ((x) << S_TCPOPTPARSERDISCH3)
#define F_TCPOPTPARSERDISCH3 V_TCPOPTPARSERDISCH3(1U)
#define S_TCPOPTPARSERDISCH2 26
#define V_TCPOPTPARSERDISCH2(x) ((x) << S_TCPOPTPARSERDISCH2)
#define F_TCPOPTPARSERDISCH2 V_TCPOPTPARSERDISCH2(1U)
#define S_TCPOPTPARSERDISCH1 25
#define V_TCPOPTPARSERDISCH1(x) ((x) << S_TCPOPTPARSERDISCH1)
#define F_TCPOPTPARSERDISCH1 V_TCPOPTPARSERDISCH1(1U)
#define S_TCPOPTPARSERDISCH0 24
#define V_TCPOPTPARSERDISCH0(x) ((x) << S_TCPOPTPARSERDISCH0)
#define F_TCPOPTPARSERDISCH0 V_TCPOPTPARSERDISCH0(1U)
#define S_CRCPASSPRT3 23
#define V_CRCPASSPRT3(x) ((x) << S_CRCPASSPRT3)
#define F_CRCPASSPRT3 V_CRCPASSPRT3(1U)
#define S_CRCPASSPRT2 22
#define V_CRCPASSPRT2(x) ((x) << S_CRCPASSPRT2)
#define F_CRCPASSPRT2 V_CRCPASSPRT2(1U)
#define S_CRCPASSPRT1 21
#define V_CRCPASSPRT1(x) ((x) << S_CRCPASSPRT1)
#define F_CRCPASSPRT1 V_CRCPASSPRT1(1U)
#define S_CRCPASSPRT0 20
#define V_CRCPASSPRT0(x) ((x) << S_CRCPASSPRT0)
#define F_CRCPASSPRT0 V_CRCPASSPRT0(1U)
#define S_VEPAMODE 19
#define V_VEPAMODE(x) ((x) << S_VEPAMODE)
#define F_VEPAMODE V_VEPAMODE(1U)
#define S_FIPUPEN 18
#define V_FIPUPEN(x) ((x) << S_FIPUPEN)
#define F_FIPUPEN V_FIPUPEN(1U)
#define S_FCOEUPEN 17
#define V_FCOEUPEN(x) ((x) << S_FCOEUPEN)
#define F_FCOEUPEN V_FCOEUPEN(1U)
#define S_FCOEENABLE 16
#define V_FCOEENABLE(x) ((x) << S_FCOEENABLE)
#define F_FCOEENABLE V_FCOEENABLE(1U)
#define S_IPV6ENABLE 15
#define V_IPV6ENABLE(x) ((x) << S_IPV6ENABLE)
#define F_IPV6ENABLE V_IPV6ENABLE(1U)
#define S_NICMODE 14
#define V_NICMODE(x) ((x) << S_NICMODE)
#define F_NICMODE V_NICMODE(1U)
#define S_ECHECKSUMCHECKTCP 13
#define V_ECHECKSUMCHECKTCP(x) ((x) << S_ECHECKSUMCHECKTCP)
#define F_ECHECKSUMCHECKTCP V_ECHECKSUMCHECKTCP(1U)
#define S_ECHECKSUMCHECKIP 12
#define V_ECHECKSUMCHECKIP(x) ((x) << S_ECHECKSUMCHECKIP)
#define F_ECHECKSUMCHECKIP V_ECHECKSUMCHECKIP(1U)
#define S_EREPORTUDPHDRLEN 11
#define V_EREPORTUDPHDRLEN(x) ((x) << S_EREPORTUDPHDRLEN)
#define F_EREPORTUDPHDRLEN V_EREPORTUDPHDRLEN(1U)
#define S_IN_ECPL 10
#define V_IN_ECPL(x) ((x) << S_IN_ECPL)
#define F_IN_ECPL V_IN_ECPL(1U)
#define S_VNTAGENABLE 9
#define V_VNTAGENABLE(x) ((x) << S_VNTAGENABLE)
#define F_VNTAGENABLE V_VNTAGENABLE(1U)
#define S_IN_EETH 8
#define V_IN_EETH(x) ((x) << S_IN_EETH)
#define F_IN_EETH V_IN_EETH(1U)
#define S_CCHECKSUMCHECKTCP 6
#define V_CCHECKSUMCHECKTCP(x) ((x) << S_CCHECKSUMCHECKTCP)
#define F_CCHECKSUMCHECKTCP V_CCHECKSUMCHECKTCP(1U)
#define S_CCHECKSUMCHECKIP 5
#define V_CCHECKSUMCHECKIP(x) ((x) << S_CCHECKSUMCHECKIP)
#define F_CCHECKSUMCHECKIP V_CCHECKSUMCHECKIP(1U)
#define S_CTAG 4
#define V_CTAG(x) ((x) << S_CTAG)
#define F_CTAG V_CTAG(1U)
#define S_IN_CCPL 3
#define V_IN_CCPL(x) ((x) << S_IN_CCPL)
#define F_IN_CCPL V_IN_CCPL(1U)
#define S_IN_CETH 1
#define V_IN_CETH(x) ((x) << S_IN_CETH)
#define F_IN_CETH V_IN_CETH(1U)
#define S_CTUNNEL 0
#define V_CTUNNEL(x) ((x) << S_CTUNNEL)
#define F_CTUNNEL V_CTUNNEL(1U)
#define S_VLANEXTENPORT3 31
#define V_VLANEXTENPORT3(x) ((x) << S_VLANEXTENPORT3)
#define F_VLANEXTENPORT3 V_VLANEXTENPORT3(1U)
#define S_VLANEXTENPORT2 30
#define V_VLANEXTENPORT2(x) ((x) << S_VLANEXTENPORT2)
#define F_VLANEXTENPORT2 V_VLANEXTENPORT2(1U)
#define S_VLANEXTENPORT1 29
#define V_VLANEXTENPORT1(x) ((x) << S_VLANEXTENPORT1)
#define F_VLANEXTENPORT1 V_VLANEXTENPORT1(1U)
#define S_VLANEXTENPORT0 28
#define V_VLANEXTENPORT0(x) ((x) << S_VLANEXTENPORT0)
#define F_VLANEXTENPORT0 V_VLANEXTENPORT0(1U)
#define S_VNTAGDEFAULTVAL 13
#define V_VNTAGDEFAULTVAL(x) ((x) << S_VNTAGDEFAULTVAL)
#define F_VNTAGDEFAULTVAL V_VNTAGDEFAULTVAL(1U)
#define S_ECHECKUDPLEN 12
#define V_ECHECKUDPLEN(x) ((x) << S_ECHECKUDPLEN)
#define F_ECHECKUDPLEN V_ECHECKUDPLEN(1U)
#define S_FCOEFPMA 10
#define V_FCOEFPMA(x) ((x) << S_FCOEFPMA)
#define F_FCOEFPMA V_FCOEFPMA(1U)
#define S_VNTAGETHENABLE 8
#define V_VNTAGETHENABLE(x) ((x) << S_VNTAGETHENABLE)
#define F_VNTAGETHENABLE V_VNTAGETHENABLE(1U)
#define S_IP_CCSM 7
#define V_IP_CCSM(x) ((x) << S_IP_CCSM)
#define F_IP_CCSM V_IP_CCSM(1U)
#define S_CCHECKSUMCHECKUDP 6
#define V_CCHECKSUMCHECKUDP(x) ((x) << S_CCHECKSUMCHECKUDP)
#define F_CCHECKSUMCHECKUDP V_CCHECKSUMCHECKUDP(1U)
#define S_TCP_CCSM 5
#define V_TCP_CCSM(x) ((x) << S_TCP_CCSM)
#define F_TCP_CCSM V_TCP_CCSM(1U)
#define S_CDEMUX 3
#define V_CDEMUX(x) ((x) << S_CDEMUX)
#define F_CDEMUX V_CDEMUX(1U)
#define S_ETHUPEN 2
#define V_ETHUPEN(x) ((x) << S_ETHUPEN)
#define F_ETHUPEN V_ETHUPEN(1U)
#define S_CXOFFOVERRIDE 3
#define V_CXOFFOVERRIDE(x) ((x) << S_CXOFFOVERRIDE)
#define F_CXOFFOVERRIDE V_CXOFFOVERRIDE(1U)
#define S_EGREDROPEN 1
#define V_EGREDROPEN(x) ((x) << S_EGREDROPEN)
#define F_EGREDROPEN V_EGREDROPEN(1U)
#define S_CFASTDEMUXEN 0
#define V_CFASTDEMUXEN(x) ((x) << S_CFASTDEMUXEN)
#define F_CFASTDEMUXEN V_CFASTDEMUXEN(1U)
#define A_TP_OUT_CONFIG 0x7d04
#define S_PORTQFCEN 28
#define M_PORTQFCEN 0xfU
#define V_PORTQFCEN(x) ((x) << S_PORTQFCEN)
#define G_PORTQFCEN(x) (((x) >> S_PORTQFCEN) & M_PORTQFCEN)
#define S_EPKTDISTCHN3 23
#define V_EPKTDISTCHN3(x) ((x) << S_EPKTDISTCHN3)
#define F_EPKTDISTCHN3 V_EPKTDISTCHN3(1U)
#define S_EPKTDISTCHN2 22
#define V_EPKTDISTCHN2(x) ((x) << S_EPKTDISTCHN2)
#define F_EPKTDISTCHN2 V_EPKTDISTCHN2(1U)
#define S_EPKTDISTCHN1 21
#define V_EPKTDISTCHN1(x) ((x) << S_EPKTDISTCHN1)
#define F_EPKTDISTCHN1 V_EPKTDISTCHN1(1U)
#define S_EPKTDISTCHN0 20
#define V_EPKTDISTCHN0(x) ((x) << S_EPKTDISTCHN0)
#define F_EPKTDISTCHN0 V_EPKTDISTCHN0(1U)
#define S_TTLMODE 19
#define V_TTLMODE(x) ((x) << S_TTLMODE)
#define F_TTLMODE V_TTLMODE(1U)
#define S_EQFCDMAC 18
#define V_EQFCDMAC(x) ((x) << S_EQFCDMAC)
#define F_EQFCDMAC V_EQFCDMAC(1U)
#define S_ELPBKINCMPSSTAT 17
#define V_ELPBKINCMPSSTAT(x) ((x) << S_ELPBKINCMPSSTAT)
#define F_ELPBKINCMPSSTAT V_ELPBKINCMPSSTAT(1U)
#define S_IPIDSPLITMODE 16
#define V_IPIDSPLITMODE(x) ((x) << S_IPIDSPLITMODE)
#define F_IPIDSPLITMODE V_IPIDSPLITMODE(1U)
#define S_VLANEXTENABLEPORT3 15
#define V_VLANEXTENABLEPORT3(x) ((x) << S_VLANEXTENABLEPORT3)
#define F_VLANEXTENABLEPORT3 V_VLANEXTENABLEPORT3(1U)
#define S_VLANEXTENABLEPORT2 14
#define V_VLANEXTENABLEPORT2(x) ((x) << S_VLANEXTENABLEPORT2)
#define F_VLANEXTENABLEPORT2 V_VLANEXTENABLEPORT2(1U)
#define S_VLANEXTENABLEPORT1 13
#define V_VLANEXTENABLEPORT1(x) ((x) << S_VLANEXTENABLEPORT1)
#define F_VLANEXTENABLEPORT1 V_VLANEXTENABLEPORT1(1U)
#define S_VLANEXTENABLEPORT0 12
#define V_VLANEXTENABLEPORT0(x) ((x) << S_VLANEXTENABLEPORT0)
#define F_VLANEXTENABLEPORT0 V_VLANEXTENABLEPORT0(1U)
#define S_ECHECKSUMINSERTTCP 11
#define V_ECHECKSUMINSERTTCP(x) ((x) << S_ECHECKSUMINSERTTCP)
#define F_ECHECKSUMINSERTTCP V_ECHECKSUMINSERTTCP(1U)
#define S_ECHECKSUMINSERTIP 10
#define V_ECHECKSUMINSERTIP(x) ((x) << S_ECHECKSUMINSERTIP)
#define F_ECHECKSUMINSERTIP V_ECHECKSUMINSERTIP(1U)
#define S_ECPL 8
#define V_ECPL(x) ((x) << S_ECPL)
#define F_ECPL V_ECPL(1U)
#define S_EPRIORITY 7
#define V_EPRIORITY(x) ((x) << S_EPRIORITY)
#define F_EPRIORITY V_EPRIORITY(1U)
#define S_EETHERNET 6
#define V_EETHERNET(x) ((x) << S_EETHERNET)
#define F_EETHERNET V_EETHERNET(1U)
#define S_CCHECKSUMINSERTTCP 5
#define V_CCHECKSUMINSERTTCP(x) ((x) << S_CCHECKSUMINSERTTCP)
#define F_CCHECKSUMINSERTTCP V_CCHECKSUMINSERTTCP(1U)
#define S_CCHECKSUMINSERTIP 4
#define V_CCHECKSUMINSERTIP(x) ((x) << S_CCHECKSUMINSERTIP)
#define F_CCHECKSUMINSERTIP V_CCHECKSUMINSERTIP(1U)
#define S_CCPL 2
#define V_CCPL(x) ((x) << S_CCPL)
#define F_CCPL V_CCPL(1U)
#define S_CETHERNET 0
#define V_CETHERNET(x) ((x) << S_CETHERNET)
#define F_CETHERNET V_CETHERNET(1U)
#define S_EVNTAGEN 9
#define V_EVNTAGEN(x) ((x) << S_EVNTAGEN)
#define F_EVNTAGEN V_EVNTAGEN(1U)
#define S_CCPLACKMODE 13
#define V_CCPLACKMODE(x) ((x) << S_CCPLACKMODE)
#define F_CCPLACKMODE V_CCPLACKMODE(1U)
#define S_RMWHINTENABLE 12
#define V_RMWHINTENABLE(x) ((x) << S_RMWHINTENABLE)
#define F_RMWHINTENABLE V_RMWHINTENABLE(1U)
#define S_EV6FLWEN 8
#define V_EV6FLWEN(x) ((x) << S_EV6FLWEN)
#define F_EV6FLWEN V_EV6FLWEN(1U)
#define S_EVLANPRIO 6
#define V_EVLANPRIO(x) ((x) << S_EVLANPRIO)
#define F_EVLANPRIO V_EVLANPRIO(1U)
#define S_CRXPKTENC 3
#define V_CRXPKTENC(x) ((x) << S_CRXPKTENC)
#define F_CRXPKTENC V_CRXPKTENC(1U)
#define S_CRXPKTXT 1
#define V_CRXPKTXT(x) ((x) << S_CRXPKTXT)
#define F_CRXPKTXT V_CRXPKTXT(1U)
#define A_TP_GLOBAL_CONFIG 0x7d08
#define S_SYNCOOKIEPARAMS 26
#define M_SYNCOOKIEPARAMS 0x3fU
#define V_SYNCOOKIEPARAMS(x) ((x) << S_SYNCOOKIEPARAMS)
#define G_SYNCOOKIEPARAMS(x) (((x) >> S_SYNCOOKIEPARAMS) & M_SYNCOOKIEPARAMS)
#define S_RXFLOWCONTROLDISABLE 25
#define V_RXFLOWCONTROLDISABLE(x) ((x) << S_RXFLOWCONTROLDISABLE)
#define F_RXFLOWCONTROLDISABLE V_RXFLOWCONTROLDISABLE(1U)
#define S_TXPACINGENABLE 24
#define V_TXPACINGENABLE(x) ((x) << S_TXPACINGENABLE)
#define F_TXPACINGENABLE V_TXPACINGENABLE(1U)
#define S_ATTACKFILTERENABLE 23
#define V_ATTACKFILTERENABLE(x) ((x) << S_ATTACKFILTERENABLE)
#define F_ATTACKFILTERENABLE V_ATTACKFILTERENABLE(1U)
#define S_SYNCOOKIENOOPTIONS 22
#define V_SYNCOOKIENOOPTIONS(x) ((x) << S_SYNCOOKIENOOPTIONS)
#define F_SYNCOOKIENOOPTIONS V_SYNCOOKIENOOPTIONS(1U)
#define S_PROTECTEDMODE 21
#define V_PROTECTEDMODE(x) ((x) << S_PROTECTEDMODE)
#define F_PROTECTEDMODE V_PROTECTEDMODE(1U)
#define S_PINGDROP 20
#define V_PINGDROP(x) ((x) << S_PINGDROP)
#define F_PINGDROP V_PINGDROP(1U)
#define S_FRAGMENTDROP 19
#define V_FRAGMENTDROP(x) ((x) << S_FRAGMENTDROP)
#define F_FRAGMENTDROP V_FRAGMENTDROP(1U)
#define S_FIVETUPLELOOKUP 17
#define M_FIVETUPLELOOKUP 0x3U
#define V_FIVETUPLELOOKUP(x) ((x) << S_FIVETUPLELOOKUP)
#define G_FIVETUPLELOOKUP(x) (((x) >> S_FIVETUPLELOOKUP) & M_FIVETUPLELOOKUP)
#define S_OFDMPSSTATS 16
#define V_OFDMPSSTATS(x) ((x) << S_OFDMPSSTATS)
#define F_OFDMPSSTATS V_OFDMPSSTATS(1U)
#define S_DONTFRAGMENT 15
#define V_DONTFRAGMENT(x) ((x) << S_DONTFRAGMENT)
#define F_DONTFRAGMENT V_DONTFRAGMENT(1U)
#define S_IPIDENTSPLIT 14
#define V_IPIDENTSPLIT(x) ((x) << S_IPIDENTSPLIT)
#define F_IPIDENTSPLIT V_IPIDENTSPLIT(1U)
#define S_IPCHECKSUMOFFLOAD 13
#define V_IPCHECKSUMOFFLOAD(x) ((x) << S_IPCHECKSUMOFFLOAD)
#define F_IPCHECKSUMOFFLOAD V_IPCHECKSUMOFFLOAD(1U)
#define S_UDPCHECKSUMOFFLOAD 12
#define V_UDPCHECKSUMOFFLOAD(x) ((x) << S_UDPCHECKSUMOFFLOAD)
#define F_UDPCHECKSUMOFFLOAD V_UDPCHECKSUMOFFLOAD(1U)
#define S_TCPCHECKSUMOFFLOAD 11
#define V_TCPCHECKSUMOFFLOAD(x) ((x) << S_TCPCHECKSUMOFFLOAD)
#define F_TCPCHECKSUMOFFLOAD V_TCPCHECKSUMOFFLOAD(1U)
#define S_RSSLOOPBACKENABLE 10
#define V_RSSLOOPBACKENABLE(x) ((x) << S_RSSLOOPBACKENABLE)
#define F_RSSLOOPBACKENABLE V_RSSLOOPBACKENABLE(1U)
#define S_TCAMSERVERUSE 8
#define M_TCAMSERVERUSE 0x3U
#define V_TCAMSERVERUSE(x) ((x) << S_TCAMSERVERUSE)
#define G_TCAMSERVERUSE(x) (((x) >> S_TCAMSERVERUSE) & M_TCAMSERVERUSE)
#define S_IPTTL 0
#define M_IPTTL 0xffU
#define V_IPTTL(x) ((x) << S_IPTTL)
#define G_IPTTL(x) (((x) >> S_IPTTL) & M_IPTTL)
#define S_RSSSYNSTEERENABLE 12
#define V_RSSSYNSTEERENABLE(x) ((x) << S_RSSSYNSTEERENABLE)
#define F_RSSSYNSTEERENABLE V_RSSSYNSTEERENABLE(1U)
#define S_ISSFROMCPLENABLE 11
#define V_ISSFROMCPLENABLE(x) ((x) << S_ISSFROMCPLENABLE)
#define F_ISSFROMCPLENABLE V_ISSFROMCPLENABLE(1U)
#define S_ACTIVEFILTERCOUNTS 22
#define V_ACTIVEFILTERCOUNTS(x) ((x) << S_ACTIVEFILTERCOUNTS)
#define F_ACTIVEFILTERCOUNTS V_ACTIVEFILTERCOUNTS(1U)
#define A_TP_DB_CONFIG 0x7d0c
#define S_DBMAXOPCNT 24
#define M_DBMAXOPCNT 0xffU
#define V_DBMAXOPCNT(x) ((x) << S_DBMAXOPCNT)
#define G_DBMAXOPCNT(x) (((x) >> S_DBMAXOPCNT) & M_DBMAXOPCNT)
#define S_CXMAXOPCNTDISABLE 23
#define V_CXMAXOPCNTDISABLE(x) ((x) << S_CXMAXOPCNTDISABLE)
#define F_CXMAXOPCNTDISABLE V_CXMAXOPCNTDISABLE(1U)
#define S_CXMAXOPCNT 16
#define M_CXMAXOPCNT 0x7fU
#define V_CXMAXOPCNT(x) ((x) << S_CXMAXOPCNT)
#define G_CXMAXOPCNT(x) (((x) >> S_CXMAXOPCNT) & M_CXMAXOPCNT)
#define S_TXMAXOPCNTDISABLE 15
#define V_TXMAXOPCNTDISABLE(x) ((x) << S_TXMAXOPCNTDISABLE)
#define F_TXMAXOPCNTDISABLE V_TXMAXOPCNTDISABLE(1U)
#define S_TXMAXOPCNT 8
#define M_TXMAXOPCNT 0x7fU
#define V_TXMAXOPCNT(x) ((x) << S_TXMAXOPCNT)
#define G_TXMAXOPCNT(x) (((x) >> S_TXMAXOPCNT) & M_TXMAXOPCNT)
#define S_RXMAXOPCNTDISABLE 7
#define V_RXMAXOPCNTDISABLE(x) ((x) << S_RXMAXOPCNTDISABLE)
#define F_RXMAXOPCNTDISABLE V_RXMAXOPCNTDISABLE(1U)
#define S_RXMAXOPCNT 0
#define M_RXMAXOPCNT 0x7fU
#define V_RXMAXOPCNT(x) ((x) << S_RXMAXOPCNT)
#define G_RXMAXOPCNT(x) (((x) >> S_RXMAXOPCNT) & M_RXMAXOPCNT)
#define A_TP_CMM_TCB_BASE 0x7d10
#define A_TP_CMM_MM_BASE 0x7d14
#define A_TP_CMM_TIMER_BASE 0x7d18
#define A_TP_CMM_MM_FLST_SIZE 0x7d1c
#define S_RXPOOLSIZE 16
#define M_RXPOOLSIZE 0xffffU
#define V_RXPOOLSIZE(x) ((x) << S_RXPOOLSIZE)
#define G_RXPOOLSIZE(x) (((x) >> S_RXPOOLSIZE) & M_RXPOOLSIZE)
#define S_TXPOOLSIZE 0
#define M_TXPOOLSIZE 0xffffU
#define V_TXPOOLSIZE(x) ((x) << S_TXPOOLSIZE)
#define G_TXPOOLSIZE(x) (((x) >> S_TXPOOLSIZE) & M_TXPOOLSIZE)
#define A_TP_PMM_TX_BASE 0x7d20
#define A_TP_PMM_DEFRAG_BASE 0x7d24
#define A_TP_PMM_RX_BASE 0x7d28
#define A_TP_PMM_RX_PAGE_SIZE 0x7d2c
#define A_TP_PMM_RX_MAX_PAGE 0x7d30
#define S_PMRXNUMCHN 31
#define V_PMRXNUMCHN(x) ((x) << S_PMRXNUMCHN)
#define F_PMRXNUMCHN V_PMRXNUMCHN(1U)
#define S_PMRXMAXPAGE 0
#define M_PMRXMAXPAGE 0x1fffffU
#define V_PMRXMAXPAGE(x) ((x) << S_PMRXMAXPAGE)
#define G_PMRXMAXPAGE(x) (((x) >> S_PMRXMAXPAGE) & M_PMRXMAXPAGE)
#define A_TP_PMM_TX_PAGE_SIZE 0x7d34
#define A_TP_PMM_TX_MAX_PAGE 0x7d38
#define S_PMTXNUMCHN 30
#define M_PMTXNUMCHN 0x3U
#define V_PMTXNUMCHN(x) ((x) << S_PMTXNUMCHN)
#define G_PMTXNUMCHN(x) (((x) >> S_PMTXNUMCHN) & M_PMTXNUMCHN)
#define S_PMTXMAXPAGE 0
#define M_PMTXMAXPAGE 0x1fffffU
#define V_PMTXMAXPAGE(x) ((x) << S_PMTXMAXPAGE)
#define G_PMTXMAXPAGE(x) (((x) >> S_PMTXMAXPAGE) & M_PMTXMAXPAGE)
#define A_TP_TCP_OPTIONS 0x7d40
#define S_MTUDEFAULT 16
#define M_MTUDEFAULT 0xffffU
#define V_MTUDEFAULT(x) ((x) << S_MTUDEFAULT)
#define G_MTUDEFAULT(x) (((x) >> S_MTUDEFAULT) & M_MTUDEFAULT)
#define S_MTUENABLE 10
#define V_MTUENABLE(x) ((x) << S_MTUENABLE)
#define F_MTUENABLE V_MTUENABLE(1U)
#define S_SACKTX 9
#define V_SACKTX(x) ((x) << S_SACKTX)
#define F_SACKTX V_SACKTX(1U)
#define S_SACKRX 8
#define V_SACKRX(x) ((x) << S_SACKRX)
#define F_SACKRX V_SACKRX(1U)
#define S_SACKMODE 4
#define M_SACKMODE 0x3U
#define V_SACKMODE(x) ((x) << S_SACKMODE)
#define G_SACKMODE(x) (((x) >> S_SACKMODE) & M_SACKMODE)
#define S_WINDOWSCALEMODE 2
#define M_WINDOWSCALEMODE 0x3U
#define V_WINDOWSCALEMODE(x) ((x) << S_WINDOWSCALEMODE)
#define G_WINDOWSCALEMODE(x) (((x) >> S_WINDOWSCALEMODE) & M_WINDOWSCALEMODE)
#define S_TIMESTAMPSMODE 0
#define M_TIMESTAMPSMODE 0x3U
#define V_TIMESTAMPSMODE(x) ((x) << S_TIMESTAMPSMODE)
#define G_TIMESTAMPSMODE(x) (((x) >> S_TIMESTAMPSMODE) & M_TIMESTAMPSMODE)
#define A_TP_DACK_CONFIG 0x7d44
#define S_AUTOSTATE3 30
#define M_AUTOSTATE3 0x3U
#define V_AUTOSTATE3(x) ((x) << S_AUTOSTATE3)
#define G_AUTOSTATE3(x) (((x) >> S_AUTOSTATE3) & M_AUTOSTATE3)
#define S_AUTOSTATE2 28
#define M_AUTOSTATE2 0x3U
#define V_AUTOSTATE2(x) ((x) << S_AUTOSTATE2)
#define G_AUTOSTATE2(x) (((x) >> S_AUTOSTATE2) & M_AUTOSTATE2)
#define S_AUTOSTATE1 26
#define M_AUTOSTATE1 0x3U
#define V_AUTOSTATE1(x) ((x) << S_AUTOSTATE1)
#define G_AUTOSTATE1(x) (((x) >> S_AUTOSTATE1) & M_AUTOSTATE1)
#define S_BYTETHRESHOLD 8
#define M_BYTETHRESHOLD 0x3ffffU
#define V_BYTETHRESHOLD(x) ((x) << S_BYTETHRESHOLD)
#define G_BYTETHRESHOLD(x) (((x) >> S_BYTETHRESHOLD) & M_BYTETHRESHOLD)
#define S_MSSTHRESHOLD 4
#define M_MSSTHRESHOLD 0x7U
#define V_MSSTHRESHOLD(x) ((x) << S_MSSTHRESHOLD)
#define G_MSSTHRESHOLD(x) (((x) >> S_MSSTHRESHOLD) & M_MSSTHRESHOLD)
#define S_AUTOCAREFUL 2
#define V_AUTOCAREFUL(x) ((x) << S_AUTOCAREFUL)
#define F_AUTOCAREFUL V_AUTOCAREFUL(1U)
#define S_AUTOENABLE 1
#define V_AUTOENABLE(x) ((x) << S_AUTOENABLE)
#define F_AUTOENABLE V_AUTOENABLE(1U)
#define S_MODE 0
#define V_MODE(x) ((x) << S_MODE)
#define F_MODE V_MODE(1U)
#define A_TP_PC_CONFIG 0x7d48
#define S_CMCACHEDISABLE 31
#define V_CMCACHEDISABLE(x) ((x) << S_CMCACHEDISABLE)
#define F_CMCACHEDISABLE V_CMCACHEDISABLE(1U)
#define S_ENABLEOCSPIFULL 30
#define V_ENABLEOCSPIFULL(x) ((x) << S_ENABLEOCSPIFULL)
#define F_ENABLEOCSPIFULL V_ENABLEOCSPIFULL(1U)
#define S_ENABLEFLMERRORDDP 29
#define V_ENABLEFLMERRORDDP(x) ((x) << S_ENABLEFLMERRORDDP)
#define F_ENABLEFLMERRORDDP V_ENABLEFLMERRORDDP(1U)
#define S_LOCKTID 28
#define V_LOCKTID(x) ((x) << S_LOCKTID)
#define F_LOCKTID V_LOCKTID(1U)
#define S_DISABLEINVPEND 27
#define V_DISABLEINVPEND(x) ((x) << S_DISABLEINVPEND)
#define F_DISABLEINVPEND V_DISABLEINVPEND(1U)
#define S_ENABLEFILTERCOUNT 26
#define V_ENABLEFILTERCOUNT(x) ((x) << S_ENABLEFILTERCOUNT)
#define F_ENABLEFILTERCOUNT V_ENABLEFILTERCOUNT(1U)
#define S_RDDPCONGEN 25
#define V_RDDPCONGEN(x) ((x) << S_RDDPCONGEN)
#define F_RDDPCONGEN V_RDDPCONGEN(1U)
#define S_ENABLEONFLYPDU 24
#define V_ENABLEONFLYPDU(x) ((x) << S_ENABLEONFLYPDU)
#define F_ENABLEONFLYPDU V_ENABLEONFLYPDU(1U)
#define S_ENABLEMINRCVWND 23
#define V_ENABLEMINRCVWND(x) ((x) << S_ENABLEMINRCVWND)
#define F_ENABLEMINRCVWND V_ENABLEMINRCVWND(1U)
#define S_ENABLEMAXRCVWND 22
#define V_ENABLEMAXRCVWND(x) ((x) << S_ENABLEMAXRCVWND)
#define F_ENABLEMAXRCVWND V_ENABLEMAXRCVWND(1U)
#define S_TXDATAACKRATEENABLE 21
#define V_TXDATAACKRATEENABLE(x) ((x) << S_TXDATAACKRATEENABLE)
#define F_TXDATAACKRATEENABLE V_TXDATAACKRATEENABLE(1U)
#define S_TXDEFERENABLE 20
#define V_TXDEFERENABLE(x) ((x) << S_TXDEFERENABLE)
#define F_TXDEFERENABLE V_TXDEFERENABLE(1U)
#define S_RXCONGESTIONMODE 19
#define V_RXCONGESTIONMODE(x) ((x) << S_RXCONGESTIONMODE)
#define F_RXCONGESTIONMODE V_RXCONGESTIONMODE(1U)
#define S_HEARBEATONCEDACK 18
#define V_HEARBEATONCEDACK(x) ((x) << S_HEARBEATONCEDACK)
#define F_HEARBEATONCEDACK V_HEARBEATONCEDACK(1U)
#define S_HEARBEATONCEHEAP 17
#define V_HEARBEATONCEHEAP(x) ((x) << S_HEARBEATONCEHEAP)
#define F_HEARBEATONCEHEAP V_HEARBEATONCEHEAP(1U)
#define S_HEARBEATDACK 16
#define V_HEARBEATDACK(x) ((x) << S_HEARBEATDACK)
#define F_HEARBEATDACK V_HEARBEATDACK(1U)
#define S_TXCONGESTIONMODE 15
#define V_TXCONGESTIONMODE(x) ((x) << S_TXCONGESTIONMODE)
#define F_TXCONGESTIONMODE V_TXCONGESTIONMODE(1U)
#define S_ACCEPTLATESTRCVADV 14
#define V_ACCEPTLATESTRCVADV(x) ((x) << S_ACCEPTLATESTRCVADV)
#define F_ACCEPTLATESTRCVADV V_ACCEPTLATESTRCVADV(1U)
#define S_DISABLESYNDATA 13
#define V_DISABLESYNDATA(x) ((x) << S_DISABLESYNDATA)
#define F_DISABLESYNDATA V_DISABLESYNDATA(1U)
#define S_DISABLEWINDOWPSH 12
#define V_DISABLEWINDOWPSH(x) ((x) << S_DISABLEWINDOWPSH)
#define F_DISABLEWINDOWPSH V_DISABLEWINDOWPSH(1U)
#define S_DISABLEFINOLDDATA 11
#define V_DISABLEFINOLDDATA(x) ((x) << S_DISABLEFINOLDDATA)
#define F_DISABLEFINOLDDATA V_DISABLEFINOLDDATA(1U)
#define S_ENABLEFLMERROR 10
#define V_ENABLEFLMERROR(x) ((x) << S_ENABLEFLMERROR)
#define F_ENABLEFLMERROR V_ENABLEFLMERROR(1U)
#define S_ENABLEOPTMTU 9
#define V_ENABLEOPTMTU(x) ((x) << S_ENABLEOPTMTU)
#define F_ENABLEOPTMTU V_ENABLEOPTMTU(1U)
#define S_FILTERPEERFIN 8
#define V_FILTERPEERFIN(x) ((x) << S_FILTERPEERFIN)
#define F_FILTERPEERFIN V_FILTERPEERFIN(1U)
#define S_ENABLEFEEDBACKSEND 7
#define V_ENABLEFEEDBACKSEND(x) ((x) << S_ENABLEFEEDBACKSEND)
#define F_ENABLEFEEDBACKSEND V_ENABLEFEEDBACKSEND(1U)
#define S_ENABLERDMAERROR 6
#define V_ENABLERDMAERROR(x) ((x) << S_ENABLERDMAERROR)
#define F_ENABLERDMAERROR V_ENABLERDMAERROR(1U)
#define S_ENABLEDDPFLOWCONTROL 5
#define V_ENABLEDDPFLOWCONTROL(x) ((x) << S_ENABLEDDPFLOWCONTROL)
#define F_ENABLEDDPFLOWCONTROL V_ENABLEDDPFLOWCONTROL(1U)
#define S_DISABLEHELDFIN 4
#define V_DISABLEHELDFIN(x) ((x) << S_DISABLEHELDFIN)
#define F_DISABLEHELDFIN V_DISABLEHELDFIN(1U)
#define S_ENABLEOFDOVLAN 3
#define V_ENABLEOFDOVLAN(x) ((x) << S_ENABLEOFDOVLAN)
#define F_ENABLEOFDOVLAN V_ENABLEOFDOVLAN(1U)
#define S_DISABLETIMEWAIT 2
#define V_DISABLETIMEWAIT(x) ((x) << S_DISABLETIMEWAIT)
#define F_DISABLETIMEWAIT V_DISABLETIMEWAIT(1U)
#define S_ENABLEVLANCHECK 1
#define V_ENABLEVLANCHECK(x) ((x) << S_ENABLEVLANCHECK)
#define F_ENABLEVLANCHECK V_ENABLEVLANCHECK(1U)
#define S_TXDATAACKPAGEENABLE 0
#define V_TXDATAACKPAGEENABLE(x) ((x) << S_TXDATAACKPAGEENABLE)
#define F_TXDATAACKPAGEENABLE V_TXDATAACKPAGEENABLE(1U)
#define S_ENABLEFILTERNAT 5
#define V_ENABLEFILTERNAT(x) ((x) << S_ENABLEFILTERNAT)
#define F_ENABLEFILTERNAT V_ENABLEFILTERNAT(1U)
#define S_ENABLEFINCHECK 31
#define V_ENABLEFINCHECK(x) ((x) << S_ENABLEFINCHECK)
#define F_ENABLEFINCHECK V_ENABLEFINCHECK(1U)
#define S_ENABLEMIBVFPLD 21
#define V_ENABLEMIBVFPLD(x) ((x) << S_ENABLEMIBVFPLD)
#define F_ENABLEMIBVFPLD V_ENABLEMIBVFPLD(1U)
#define S_DISABLESEPPSHFLAG 4
#define V_DISABLESEPPSHFLAG(x) ((x) << S_DISABLESEPPSHFLAG)
#define F_DISABLESEPPSHFLAG V_DISABLESEPPSHFLAG(1U)
#define A_TP_PC_CONFIG2 0x7d4c
#define S_ENABLEMTUVFMODE 31
#define V_ENABLEMTUVFMODE(x) ((x) << S_ENABLEMTUVFMODE)
#define F_ENABLEMTUVFMODE V_ENABLEMTUVFMODE(1U)
#define S_ENABLEMIBVFMODE 30
#define V_ENABLEMIBVFMODE(x) ((x) << S_ENABLEMIBVFMODE)
#define F_ENABLEMIBVFMODE V_ENABLEMIBVFMODE(1U)
#define S_DISABLELBKCHECK 29
#define V_DISABLELBKCHECK(x) ((x) << S_DISABLELBKCHECK)
#define F_DISABLELBKCHECK V_DISABLELBKCHECK(1U)
#define S_ENABLEURGDDPOFF 28
#define V_ENABLEURGDDPOFF(x) ((x) << S_ENABLEURGDDPOFF)
#define F_ENABLEURGDDPOFF V_ENABLEURGDDPOFF(1U)
#define S_ENABLEFILTERLPBK 27
#define V_ENABLEFILTERLPBK(x) ((x) << S_ENABLEFILTERLPBK)
#define F_ENABLEFILTERLPBK V_ENABLEFILTERLPBK(1U)
#define S_DISABLETBLMMGR 26
#define V_DISABLETBLMMGR(x) ((x) << S_DISABLETBLMMGR)
#define F_DISABLETBLMMGR V_DISABLETBLMMGR(1U)
#define S_CNGRECSNDNXT 25
#define V_CNGRECSNDNXT(x) ((x) << S_CNGRECSNDNXT)
#define F_CNGRECSNDNXT V_CNGRECSNDNXT(1U)
#define S_ENABLELBKCHN 24
#define V_ENABLELBKCHN(x) ((x) << S_ENABLELBKCHN)
#define F_ENABLELBKCHN V_ENABLELBKCHN(1U)
#define S_ENABLELROECN 23
#define V_ENABLELROECN(x) ((x) << S_ENABLELROECN)
#define F_ENABLELROECN V_ENABLELROECN(1U)
#define S_ENABLEPCMDCHECK 22
#define V_ENABLEPCMDCHECK(x) ((x) << S_ENABLEPCMDCHECK)
#define F_ENABLEPCMDCHECK V_ENABLEPCMDCHECK(1U)
#define S_ENABLEELBKAFULL 21
#define V_ENABLEELBKAFULL(x) ((x) << S_ENABLEELBKAFULL)
#define F_ENABLEELBKAFULL V_ENABLEELBKAFULL(1U)
#define S_ENABLECLBKAFULL 20
#define V_ENABLECLBKAFULL(x) ((x) << S_ENABLECLBKAFULL)
#define F_ENABLECLBKAFULL V_ENABLECLBKAFULL(1U)
#define S_ENABLEOESPIFULL 19
#define V_ENABLEOESPIFULL(x) ((x) << S_ENABLEOESPIFULL)
#define F_ENABLEOESPIFULL V_ENABLEOESPIFULL(1U)
#define S_DISABLEHITCHECK 18
#define V_DISABLEHITCHECK(x) ((x) << S_DISABLEHITCHECK)
#define F_DISABLEHITCHECK V_DISABLEHITCHECK(1U)
#define S_ENABLERSSERRCHECK 17
#define V_ENABLERSSERRCHECK(x) ((x) << S_ENABLERSSERRCHECK)
#define F_ENABLERSSERRCHECK V_ENABLERSSERRCHECK(1U)
#define S_DISABLENEWPSHFLAG 16
#define V_DISABLENEWPSHFLAG(x) ((x) << S_DISABLENEWPSHFLAG)
#define F_DISABLENEWPSHFLAG V_DISABLENEWPSHFLAG(1U)
#define S_ENABLERDDPRCVADVCLR 15
#define V_ENABLERDDPRCVADVCLR(x) ((x) << S_ENABLERDDPRCVADVCLR)
#define F_ENABLERDDPRCVADVCLR V_ENABLERDDPRCVADVCLR(1U)
#define S_ENABLETXDATAARPMISS 14
#define V_ENABLETXDATAARPMISS(x) ((x) << S_ENABLETXDATAARPMISS)
#define F_ENABLETXDATAARPMISS V_ENABLETXDATAARPMISS(1U)
#define S_ENABLEARPMISS 13
#define V_ENABLEARPMISS(x) ((x) << S_ENABLEARPMISS)
#define F_ENABLEARPMISS V_ENABLEARPMISS(1U)
#define S_ENABLERSTPAWS 12
#define V_ENABLERSTPAWS(x) ((x) << S_ENABLERSTPAWS)
#define F_ENABLERSTPAWS V_ENABLERSTPAWS(1U)
#define S_ENABLEIPV6RSS 11
#define V_ENABLEIPV6RSS(x) ((x) << S_ENABLEIPV6RSS)
#define F_ENABLEIPV6RSS V_ENABLEIPV6RSS(1U)
#define S_ENABLENONOFDHYBRSS 10
#define V_ENABLENONOFDHYBRSS(x) ((x) << S_ENABLENONOFDHYBRSS)
#define F_ENABLENONOFDHYBRSS V_ENABLENONOFDHYBRSS(1U)
#define S_ENABLEUDP4TUPRSS 9
#define V_ENABLEUDP4TUPRSS(x) ((x) << S_ENABLEUDP4TUPRSS)
#define F_ENABLEUDP4TUPRSS V_ENABLEUDP4TUPRSS(1U)
#define S_ENABLERXPKTTMSTPRSS 8
#define V_ENABLERXPKTTMSTPRSS(x) ((x) << S_ENABLERXPKTTMSTPRSS)
#define F_ENABLERXPKTTMSTPRSS V_ENABLERXPKTTMSTPRSS(1U)
#define S_ENABLEEPCMDAFULL 7
#define V_ENABLEEPCMDAFULL(x) ((x) << S_ENABLEEPCMDAFULL)
#define F_ENABLEEPCMDAFULL V_ENABLEEPCMDAFULL(1U)
#define S_ENABLECPCMDAFULL 6
#define V_ENABLECPCMDAFULL(x) ((x) << S_ENABLECPCMDAFULL)
#define F_ENABLECPCMDAFULL V_ENABLECPCMDAFULL(1U)
#define S_ENABLEEHDRAFULL 5
#define V_ENABLEEHDRAFULL(x) ((x) << S_ENABLEEHDRAFULL)
#define F_ENABLEEHDRAFULL V_ENABLEEHDRAFULL(1U)
#define S_ENABLECHDRAFULL 4
#define V_ENABLECHDRAFULL(x) ((x) << S_ENABLECHDRAFULL)
#define F_ENABLECHDRAFULL V_ENABLECHDRAFULL(1U)
#define S_ENABLEEMACAFULL 3
#define V_ENABLEEMACAFULL(x) ((x) << S_ENABLEEMACAFULL)
#define F_ENABLEEMACAFULL V_ENABLEEMACAFULL(1U)
#define S_ENABLENONOFDTIDRSS 2
#define V_ENABLENONOFDTIDRSS(x) ((x) << S_ENABLENONOFDTIDRSS)
#define F_ENABLENONOFDTIDRSS V_ENABLENONOFDTIDRSS(1U)
#define S_ENABLENONOFDTCBRSS 1
#define V_ENABLENONOFDTCBRSS(x) ((x) << S_ENABLENONOFDTCBRSS)
#define F_ENABLENONOFDTCBRSS V_ENABLENONOFDTCBRSS(1U)
#define S_ENABLETNLOFDCLOSED 0
#define V_ENABLETNLOFDCLOSED(x) ((x) << S_ENABLETNLOFDCLOSED)
#define F_ENABLETNLOFDCLOSED V_ENABLETNLOFDCLOSED(1U)
#define S_ENABLEFINDDPOFF 14
#define V_ENABLEFINDDPOFF(x) ((x) << S_ENABLEFINDDPOFF)
#define F_ENABLEFINDDPOFF V_ENABLEFINDDPOFF(1U)
#define A_TP_TCP_BACKOFF_REG0 0x7d50
#define S_TIMERBACKOFFINDEX3 24
#define M_TIMERBACKOFFINDEX3 0xffU
#define V_TIMERBACKOFFINDEX3(x) ((x) << S_TIMERBACKOFFINDEX3)
#define G_TIMERBACKOFFINDEX3(x) (((x) >> S_TIMERBACKOFFINDEX3) & M_TIMERBACKOFFINDEX3)
#define S_TIMERBACKOFFINDEX2 16
#define M_TIMERBACKOFFINDEX2 0xffU
#define V_TIMERBACKOFFINDEX2(x) ((x) << S_TIMERBACKOFFINDEX2)
#define G_TIMERBACKOFFINDEX2(x) (((x) >> S_TIMERBACKOFFINDEX2) & M_TIMERBACKOFFINDEX2)
#define S_TIMERBACKOFFINDEX1 8
#define M_TIMERBACKOFFINDEX1 0xffU
#define V_TIMERBACKOFFINDEX1(x) ((x) << S_TIMERBACKOFFINDEX1)
#define G_TIMERBACKOFFINDEX1(x) (((x) >> S_TIMERBACKOFFINDEX1) & M_TIMERBACKOFFINDEX1)
#define S_TIMERBACKOFFINDEX0 0
#define M_TIMERBACKOFFINDEX0 0xffU
#define V_TIMERBACKOFFINDEX0(x) ((x) << S_TIMERBACKOFFINDEX0)
#define G_TIMERBACKOFFINDEX0(x) (((x) >> S_TIMERBACKOFFINDEX0) & M_TIMERBACKOFFINDEX0)
#define A_TP_TCP_BACKOFF_REG1 0x7d54
#define S_TIMERBACKOFFINDEX7 24
#define M_TIMERBACKOFFINDEX7 0xffU
#define V_TIMERBACKOFFINDEX7(x) ((x) << S_TIMERBACKOFFINDEX7)
#define G_TIMERBACKOFFINDEX7(x) (((x) >> S_TIMERBACKOFFINDEX7) & M_TIMERBACKOFFINDEX7)
#define S_TIMERBACKOFFINDEX6 16
#define M_TIMERBACKOFFINDEX6 0xffU
#define V_TIMERBACKOFFINDEX6(x) ((x) << S_TIMERBACKOFFINDEX6)
#define G_TIMERBACKOFFINDEX6(x) (((x) >> S_TIMERBACKOFFINDEX6) & M_TIMERBACKOFFINDEX6)
#define S_TIMERBACKOFFINDEX5 8
#define M_TIMERBACKOFFINDEX5 0xffU
#define V_TIMERBACKOFFINDEX5(x) ((x) << S_TIMERBACKOFFINDEX5)
#define G_TIMERBACKOFFINDEX5(x) (((x) >> S_TIMERBACKOFFINDEX5) & M_TIMERBACKOFFINDEX5)
#define S_TIMERBACKOFFINDEX4 0
#define M_TIMERBACKOFFINDEX4 0xffU
#define V_TIMERBACKOFFINDEX4(x) ((x) << S_TIMERBACKOFFINDEX4)
#define G_TIMERBACKOFFINDEX4(x) (((x) >> S_TIMERBACKOFFINDEX4) & M_TIMERBACKOFFINDEX4)
#define A_TP_TCP_BACKOFF_REG2 0x7d58
#define S_TIMERBACKOFFINDEX11 24
#define M_TIMERBACKOFFINDEX11 0xffU
#define V_TIMERBACKOFFINDEX11(x) ((x) << S_TIMERBACKOFFINDEX11)
#define G_TIMERBACKOFFINDEX11(x) (((x) >> S_TIMERBACKOFFINDEX11) & M_TIMERBACKOFFINDEX11)
#define S_TIMERBACKOFFINDEX10 16
#define M_TIMERBACKOFFINDEX10 0xffU
#define V_TIMERBACKOFFINDEX10(x) ((x) << S_TIMERBACKOFFINDEX10)
#define G_TIMERBACKOFFINDEX10(x) (((x) >> S_TIMERBACKOFFINDEX10) & M_TIMERBACKOFFINDEX10)
#define S_TIMERBACKOFFINDEX9 8
#define M_TIMERBACKOFFINDEX9 0xffU
#define V_TIMERBACKOFFINDEX9(x) ((x) << S_TIMERBACKOFFINDEX9)
#define G_TIMERBACKOFFINDEX9(x) (((x) >> S_TIMERBACKOFFINDEX9) & M_TIMERBACKOFFINDEX9)
#define S_TIMERBACKOFFINDEX8 0
#define M_TIMERBACKOFFINDEX8 0xffU
#define V_TIMERBACKOFFINDEX8(x) ((x) << S_TIMERBACKOFFINDEX8)
#define G_TIMERBACKOFFINDEX8(x) (((x) >> S_TIMERBACKOFFINDEX8) & M_TIMERBACKOFFINDEX8)
#define A_TP_TCP_BACKOFF_REG3 0x7d5c
#define S_TIMERBACKOFFINDEX15 24
#define M_TIMERBACKOFFINDEX15 0xffU
#define V_TIMERBACKOFFINDEX15(x) ((x) << S_TIMERBACKOFFINDEX15)
#define G_TIMERBACKOFFINDEX15(x) (((x) >> S_TIMERBACKOFFINDEX15) & M_TIMERBACKOFFINDEX15)
#define S_TIMERBACKOFFINDEX14 16
#define M_TIMERBACKOFFINDEX14 0xffU
#define V_TIMERBACKOFFINDEX14(x) ((x) << S_TIMERBACKOFFINDEX14)
#define G_TIMERBACKOFFINDEX14(x) (((x) >> S_TIMERBACKOFFINDEX14) & M_TIMERBACKOFFINDEX14)
#define S_TIMERBACKOFFINDEX13 8
#define M_TIMERBACKOFFINDEX13 0xffU
#define V_TIMERBACKOFFINDEX13(x) ((x) << S_TIMERBACKOFFINDEX13)
#define G_TIMERBACKOFFINDEX13(x) (((x) >> S_TIMERBACKOFFINDEX13) & M_TIMERBACKOFFINDEX13)
#define S_TIMERBACKOFFINDEX12 0
#define M_TIMERBACKOFFINDEX12 0xffU
#define V_TIMERBACKOFFINDEX12(x) ((x) << S_TIMERBACKOFFINDEX12)
#define G_TIMERBACKOFFINDEX12(x) (((x) >> S_TIMERBACKOFFINDEX12) & M_TIMERBACKOFFINDEX12)
#define A_TP_PARA_REG0 0x7d60
#define S_INITCWNDIDLE 27
#define V_INITCWNDIDLE(x) ((x) << S_INITCWNDIDLE)
#define F_INITCWNDIDLE V_INITCWNDIDLE(1U)
#define S_INITCWND 24
#define M_INITCWND 0x7U
#define V_INITCWND(x) ((x) << S_INITCWND)
#define G_INITCWND(x) (((x) >> S_INITCWND) & M_INITCWND)
#define S_DUPACKTHRESH 20
#define M_DUPACKTHRESH 0xfU
#define V_DUPACKTHRESH(x) ((x) << S_DUPACKTHRESH)
#define G_DUPACKTHRESH(x) (((x) >> S_DUPACKTHRESH) & M_DUPACKTHRESH)
#define S_CPLERRENABLE 12
#define V_CPLERRENABLE(x) ((x) << S_CPLERRENABLE)
#define F_CPLERRENABLE V_CPLERRENABLE(1U)
#define S_FASTTNLCNT 11
#define V_FASTTNLCNT(x) ((x) << S_FASTTNLCNT)
#define F_FASTTNLCNT V_FASTTNLCNT(1U)
#define S_FASTTBLCNT 10
#define V_FASTTBLCNT(x) ((x) << S_FASTTBLCNT)
#define F_FASTTBLCNT V_FASTTBLCNT(1U)
#define S_TPTCAMKEY 9
#define V_TPTCAMKEY(x) ((x) << S_TPTCAMKEY)
#define F_TPTCAMKEY V_TPTCAMKEY(1U)
#define S_SWSMODE 8
#define V_SWSMODE(x) ((x) << S_SWSMODE)
#define F_SWSMODE V_SWSMODE(1U)
#define S_TSMPMODE 6
#define M_TSMPMODE 0x3U
#define V_TSMPMODE(x) ((x) << S_TSMPMODE)
#define G_TSMPMODE(x) (((x) >> S_TSMPMODE) & M_TSMPMODE)
#define S_BYTECOUNTLIMIT 4
#define M_BYTECOUNTLIMIT 0x3U
#define V_BYTECOUNTLIMIT(x) ((x) << S_BYTECOUNTLIMIT)
#define G_BYTECOUNTLIMIT(x) (((x) >> S_BYTECOUNTLIMIT) & M_BYTECOUNTLIMIT)
#define S_SWSSHOVE 3
#define V_SWSSHOVE(x) ((x) << S_SWSSHOVE)
#define F_SWSSHOVE V_SWSSHOVE(1U)
#define S_TBLTIMER 2
#define V_TBLTIMER(x) ((x) << S_TBLTIMER)
#define F_TBLTIMER V_TBLTIMER(1U)
#define S_RXTPACE 1
#define V_RXTPACE(x) ((x) << S_RXTPACE)
#define F_RXTPACE V_RXTPACE(1U)
#define S_SWSTIMER 0
#define V_SWSTIMER(x) ((x) << S_SWSTIMER)
#define F_SWSTIMER V_SWSTIMER(1U)
#define S_LIMTXTHRESH 28
#define M_LIMTXTHRESH 0xfU
#define V_LIMTXTHRESH(x) ((x) << S_LIMTXTHRESH)
#define G_LIMTXTHRESH(x) (((x) >> S_LIMTXTHRESH) & M_LIMTXTHRESH)
#define S_CHNERRENABLE 14
#define V_CHNERRENABLE(x) ((x) << S_CHNERRENABLE)
#define F_CHNERRENABLE V_CHNERRENABLE(1U)
#define S_SETTIMEENABLE 13
#define V_SETTIMEENABLE(x) ((x) << S_SETTIMEENABLE)
#define F_SETTIMEENABLE V_SETTIMEENABLE(1U)
#define S_ECNCNGFIFO 19
#define V_ECNCNGFIFO(x) ((x) << S_ECNCNGFIFO)
#define F_ECNCNGFIFO V_ECNCNGFIFO(1U)
#define S_ECNSYNACK 18
#define V_ECNSYNACK(x) ((x) << S_ECNSYNACK)
#define F_ECNSYNACK V_ECNSYNACK(1U)
#define S_ECNTHRESH 16
#define M_ECNTHRESH 0x3U
#define V_ECNTHRESH(x) ((x) << S_ECNTHRESH)
#define G_ECNTHRESH(x) (((x) >> S_ECNTHRESH) & M_ECNTHRESH)
#define S_ECNMODE 15
#define V_ECNMODE(x) ((x) << S_ECNMODE)
#define F_ECNMODE V_ECNMODE(1U)
#define S_ECNMODECWR 14
#define V_ECNMODECWR(x) ((x) << S_ECNMODECWR)
#define F_ECNMODECWR V_ECNMODECWR(1U)
#define S_FORCESHOVE 10
#define V_FORCESHOVE(x) ((x) << S_FORCESHOVE)
#define F_FORCESHOVE V_FORCESHOVE(1U)
#define A_TP_PARA_REG1 0x7d64
#define S_INITRWND 16
#define M_INITRWND 0xffffU
#define V_INITRWND(x) ((x) << S_INITRWND)
#define G_INITRWND(x) (((x) >> S_INITRWND) & M_INITRWND)
#define S_INITIALSSTHRESH 0
#define M_INITIALSSTHRESH 0xffffU
#define V_INITIALSSTHRESH(x) ((x) << S_INITIALSSTHRESH)
#define G_INITIALSSTHRESH(x) (((x) >> S_INITIALSSTHRESH) & M_INITIALSSTHRESH)
#define A_TP_PARA_REG2 0x7d68
#define S_MAXRXDATA 16
#define M_MAXRXDATA 0xffffU
#define V_MAXRXDATA(x) ((x) << S_MAXRXDATA)
#define G_MAXRXDATA(x) (((x) >> S_MAXRXDATA) & M_MAXRXDATA)
#define S_RXCOALESCESIZE 0
#define M_RXCOALESCESIZE 0xffffU
#define V_RXCOALESCESIZE(x) ((x) << S_RXCOALESCESIZE)
#define G_RXCOALESCESIZE(x) (((x) >> S_RXCOALESCESIZE) & M_RXCOALESCESIZE)
#define A_TP_PARA_REG3 0x7d6c
#define S_ENABLETNLCNGLPBK 31
#define V_ENABLETNLCNGLPBK(x) ((x) << S_ENABLETNLCNGLPBK)
#define F_ENABLETNLCNGLPBK V_ENABLETNLCNGLPBK(1U)
#define S_ENABLETNLCNGFIFO 30
#define V_ENABLETNLCNGFIFO(x) ((x) << S_ENABLETNLCNGFIFO)
#define F_ENABLETNLCNGFIFO V_ENABLETNLCNGFIFO(1U)
#define S_ENABLETNLCNGHDR 29
#define V_ENABLETNLCNGHDR(x) ((x) << S_ENABLETNLCNGHDR)
#define F_ENABLETNLCNGHDR V_ENABLETNLCNGHDR(1U)
#define S_ENABLETNLCNGSGE 28
#define V_ENABLETNLCNGSGE(x) ((x) << S_ENABLETNLCNGSGE)
#define F_ENABLETNLCNGSGE V_ENABLETNLCNGSGE(1U)
#define S_RXMACCHECK 27
#define V_RXMACCHECK(x) ((x) << S_RXMACCHECK)
#define F_RXMACCHECK V_RXMACCHECK(1U)
#define S_RXSYNFILTER 26
#define V_RXSYNFILTER(x) ((x) << S_RXSYNFILTER)
#define F_RXSYNFILTER V_RXSYNFILTER(1U)
#define S_CNGCTRLECN 25
#define V_CNGCTRLECN(x) ((x) << S_CNGCTRLECN)
#define F_CNGCTRLECN V_CNGCTRLECN(1U)
#define S_RXDDPOFFINIT 24
#define V_RXDDPOFFINIT(x) ((x) << S_RXDDPOFFINIT)
#define F_RXDDPOFFINIT V_RXDDPOFFINIT(1U)
#define S_TUNNELCNGDROP3 23
#define V_TUNNELCNGDROP3(x) ((x) << S_TUNNELCNGDROP3)
#define F_TUNNELCNGDROP3 V_TUNNELCNGDROP3(1U)
#define S_TUNNELCNGDROP2 22
#define V_TUNNELCNGDROP2(x) ((x) << S_TUNNELCNGDROP2)
#define F_TUNNELCNGDROP2 V_TUNNELCNGDROP2(1U)
#define S_TUNNELCNGDROP1 21
#define V_TUNNELCNGDROP1(x) ((x) << S_TUNNELCNGDROP1)
#define F_TUNNELCNGDROP1 V_TUNNELCNGDROP1(1U)
#define S_TUNNELCNGDROP0 20
#define V_TUNNELCNGDROP0(x) ((x) << S_TUNNELCNGDROP0)
#define F_TUNNELCNGDROP0 V_TUNNELCNGDROP0(1U)
#define S_TXDATAACKIDX 16
#define M_TXDATAACKIDX 0xfU
#define V_TXDATAACKIDX(x) ((x) << S_TXDATAACKIDX)
#define G_TXDATAACKIDX(x) (((x) >> S_TXDATAACKIDX) & M_TXDATAACKIDX)
#define S_RXFRAGENABLE 12
#define M_RXFRAGENABLE 0x7U
#define V_RXFRAGENABLE(x) ((x) << S_RXFRAGENABLE)
#define G_RXFRAGENABLE(x) (((x) >> S_RXFRAGENABLE) & M_RXFRAGENABLE)
#define S_TXPACEFIXEDSTRICT 11
#define V_TXPACEFIXEDSTRICT(x) ((x) << S_TXPACEFIXEDSTRICT)
#define F_TXPACEFIXEDSTRICT V_TXPACEFIXEDSTRICT(1U)
#define S_TXPACEAUTOSTRICT 10
#define V_TXPACEAUTOSTRICT(x) ((x) << S_TXPACEAUTOSTRICT)
#define F_TXPACEAUTOSTRICT V_TXPACEAUTOSTRICT(1U)
#define S_TXPACEFIXED 9
#define V_TXPACEFIXED(x) ((x) << S_TXPACEFIXED)
#define F_TXPACEFIXED V_TXPACEFIXED(1U)
#define S_TXPACEAUTO 8
#define V_TXPACEAUTO(x) ((x) << S_TXPACEAUTO)
#define F_TXPACEAUTO V_TXPACEAUTO(1U)
#define S_RXCHNTUNNEL 7
#define V_RXCHNTUNNEL(x) ((x) << S_RXCHNTUNNEL)
#define F_RXCHNTUNNEL V_RXCHNTUNNEL(1U)
#define S_RXURGTUNNEL 6
#define V_RXURGTUNNEL(x) ((x) << S_RXURGTUNNEL)
#define F_RXURGTUNNEL V_RXURGTUNNEL(1U)
#define S_RXURGMODE 5
#define V_RXURGMODE(x) ((x) << S_RXURGMODE)
#define F_RXURGMODE V_RXURGMODE(1U)
#define S_TXURGMODE 4
#define V_TXURGMODE(x) ((x) << S_TXURGMODE)
#define F_TXURGMODE V_TXURGMODE(1U)
#define S_CNGCTRLMODE 2
#define M_CNGCTRLMODE 0x3U
#define V_CNGCTRLMODE(x) ((x) << S_CNGCTRLMODE)
#define G_CNGCTRLMODE(x) (((x) >> S_CNGCTRLMODE) & M_CNGCTRLMODE)
#define S_RXCOALESCEENABLE 1
#define V_RXCOALESCEENABLE(x) ((x) << S_RXCOALESCEENABLE)
#define F_RXCOALESCEENABLE V_RXCOALESCEENABLE(1U)
#define S_RXCOALESCEPSHEN 0
#define V_RXCOALESCEPSHEN(x) ((x) << S_RXCOALESCEPSHEN)
#define F_RXCOALESCEPSHEN V_RXCOALESCEPSHEN(1U)
#define A_TP_PARA_REG4 0x7d70
#define S_HIGHSPEEDCFG 24
#define M_HIGHSPEEDCFG 0xffU
#define V_HIGHSPEEDCFG(x) ((x) << S_HIGHSPEEDCFG)
#define G_HIGHSPEEDCFG(x) (((x) >> S_HIGHSPEEDCFG) & M_HIGHSPEEDCFG)
#define S_NEWRENOCFG 16
#define M_NEWRENOCFG 0xffU
#define V_NEWRENOCFG(x) ((x) << S_NEWRENOCFG)
#define G_NEWRENOCFG(x) (((x) >> S_NEWRENOCFG) & M_NEWRENOCFG)
#define S_TAHOECFG 8
#define M_TAHOECFG 0xffU
#define V_TAHOECFG(x) ((x) << S_TAHOECFG)
#define G_TAHOECFG(x) (((x) >> S_TAHOECFG) & M_TAHOECFG)
#define S_RENOCFG 0
#define M_RENOCFG 0xffU
#define V_RENOCFG(x) ((x) << S_RENOCFG)
#define G_RENOCFG(x) (((x) >> S_RENOCFG) & M_RENOCFG)
#define S_IDLECWNDHIGHSPEED 28
#define V_IDLECWNDHIGHSPEED(x) ((x) << S_IDLECWNDHIGHSPEED)
#define F_IDLECWNDHIGHSPEED V_IDLECWNDHIGHSPEED(1U)
#define S_RXMTCWNDHIGHSPEED 27
#define V_RXMTCWNDHIGHSPEED(x) ((x) << S_RXMTCWNDHIGHSPEED)
#define F_RXMTCWNDHIGHSPEED V_RXMTCWNDHIGHSPEED(1U)
#define S_OVERDRIVEHIGHSPEED 25
#define M_OVERDRIVEHIGHSPEED 0x3U
#define V_OVERDRIVEHIGHSPEED(x) ((x) << S_OVERDRIVEHIGHSPEED)
#define G_OVERDRIVEHIGHSPEED(x) (((x) >> S_OVERDRIVEHIGHSPEED) & M_OVERDRIVEHIGHSPEED)
#define S_BYTECOUNTHIGHSPEED 24
#define V_BYTECOUNTHIGHSPEED(x) ((x) << S_BYTECOUNTHIGHSPEED)
#define F_BYTECOUNTHIGHSPEED V_BYTECOUNTHIGHSPEED(1U)
#define S_IDLECWNDNEWRENO 20
#define V_IDLECWNDNEWRENO(x) ((x) << S_IDLECWNDNEWRENO)
#define F_IDLECWNDNEWRENO V_IDLECWNDNEWRENO(1U)
#define S_RXMTCWNDNEWRENO 19
#define V_RXMTCWNDNEWRENO(x) ((x) << S_RXMTCWNDNEWRENO)
#define F_RXMTCWNDNEWRENO V_RXMTCWNDNEWRENO(1U)
#define S_OVERDRIVENEWRENO 17
#define M_OVERDRIVENEWRENO 0x3U
#define V_OVERDRIVENEWRENO(x) ((x) << S_OVERDRIVENEWRENO)
#define G_OVERDRIVENEWRENO(x) (((x) >> S_OVERDRIVENEWRENO) & M_OVERDRIVENEWRENO)
#define S_BYTECOUNTNEWRENO 16
#define V_BYTECOUNTNEWRENO(x) ((x) << S_BYTECOUNTNEWRENO)
#define F_BYTECOUNTNEWRENO V_BYTECOUNTNEWRENO(1U)
#define S_IDLECWNDTAHOE 12
#define V_IDLECWNDTAHOE(x) ((x) << S_IDLECWNDTAHOE)
#define F_IDLECWNDTAHOE V_IDLECWNDTAHOE(1U)
#define S_RXMTCWNDTAHOE 11
#define V_RXMTCWNDTAHOE(x) ((x) << S_RXMTCWNDTAHOE)
#define F_RXMTCWNDTAHOE V_RXMTCWNDTAHOE(1U)
#define S_OVERDRIVETAHOE 9
#define M_OVERDRIVETAHOE 0x3U
#define V_OVERDRIVETAHOE(x) ((x) << S_OVERDRIVETAHOE)
#define G_OVERDRIVETAHOE(x) (((x) >> S_OVERDRIVETAHOE) & M_OVERDRIVETAHOE)
#define S_BYTECOUNTTAHOE 8
#define V_BYTECOUNTTAHOE(x) ((x) << S_BYTECOUNTTAHOE)
#define F_BYTECOUNTTAHOE V_BYTECOUNTTAHOE(1U)
#define S_IDLECWNDRENO 4
#define V_IDLECWNDRENO(x) ((x) << S_IDLECWNDRENO)
#define F_IDLECWNDRENO V_IDLECWNDRENO(1U)
#define S_RXMTCWNDRENO 3
#define V_RXMTCWNDRENO(x) ((x) << S_RXMTCWNDRENO)
#define F_RXMTCWNDRENO V_RXMTCWNDRENO(1U)
#define S_OVERDRIVERENO 1
#define M_OVERDRIVERENO 0x3U
#define V_OVERDRIVERENO(x) ((x) << S_OVERDRIVERENO)
#define G_OVERDRIVERENO(x) (((x) >> S_OVERDRIVERENO) & M_OVERDRIVERENO)
#define S_BYTECOUNTRENO 0
#define V_BYTECOUNTRENO(x) ((x) << S_BYTECOUNTRENO)
#define F_BYTECOUNTRENO V_BYTECOUNTRENO(1U)
#define A_TP_PARA_REG5 0x7d74
#define S_INDICATESIZE 16
#define M_INDICATESIZE 0xffffU
#define V_INDICATESIZE(x) ((x) << S_INDICATESIZE)
#define G_INDICATESIZE(x) (((x) >> S_INDICATESIZE) & M_INDICATESIZE)
#define S_MAXPROXYSIZE 12
#define M_MAXPROXYSIZE 0xfU
#define V_MAXPROXYSIZE(x) ((x) << S_MAXPROXYSIZE)
#define G_MAXPROXYSIZE(x) (((x) >> S_MAXPROXYSIZE) & M_MAXPROXYSIZE)
#define S_ENABLEREADPDU 11
#define V_ENABLEREADPDU(x) ((x) << S_ENABLEREADPDU)
#define F_ENABLEREADPDU V_ENABLEREADPDU(1U)
#define S_RXREADAHEAD 10
#define V_RXREADAHEAD(x) ((x) << S_RXREADAHEAD)
#define F_RXREADAHEAD V_RXREADAHEAD(1U)
#define S_EMPTYRQENABLE 9
#define V_EMPTYRQENABLE(x) ((x) << S_EMPTYRQENABLE)
#define F_EMPTYRQENABLE V_EMPTYRQENABLE(1U)
#define S_SCHDENABLE 8
#define V_SCHDENABLE(x) ((x) << S_SCHDENABLE)
#define F_SCHDENABLE V_SCHDENABLE(1U)
#define S_REARMDDPOFFSET 4
#define V_REARMDDPOFFSET(x) ((x) << S_REARMDDPOFFSET)
#define F_REARMDDPOFFSET V_REARMDDPOFFSET(1U)
#define S_RESETDDPOFFSET 3
#define V_RESETDDPOFFSET(x) ((x) << S_RESETDDPOFFSET)
#define F_RESETDDPOFFSET V_RESETDDPOFFSET(1U)
#define S_ONFLYDDPENABLE 2
#define V_ONFLYDDPENABLE(x) ((x) << S_ONFLYDDPENABLE)
#define F_ONFLYDDPENABLE V_ONFLYDDPENABLE(1U)
#define S_DACKTIMERSPIN 1
#define V_DACKTIMERSPIN(x) ((x) << S_DACKTIMERSPIN)
#define F_DACKTIMERSPIN V_DACKTIMERSPIN(1U)
#define S_PUSHTIMERENABLE 0
#define V_PUSHTIMERENABLE(x) ((x) << S_PUSHTIMERENABLE)
#define F_PUSHTIMERENABLE V_PUSHTIMERENABLE(1U)
#define S_ENABLEXOFFPDU 7
#define V_ENABLEXOFFPDU(x) ((x) << S_ENABLEXOFFPDU)
#define F_ENABLEXOFFPDU V_ENABLEXOFFPDU(1U)
#define S_ENABLENEWFAR 6
#define V_ENABLENEWFAR(x) ((x) << S_ENABLENEWFAR)
#define F_ENABLENEWFAR V_ENABLENEWFAR(1U)
#define S_ENABLEFRAGCHECK 5
#define V_ENABLEFRAGCHECK(x) ((x) << S_ENABLEFRAGCHECK)
#define F_ENABLEFRAGCHECK V_ENABLEFRAGCHECK(1U)
#define S_ENABLEFCOECHECK 6
#define V_ENABLEFCOECHECK(x) ((x) << S_ENABLEFCOECHECK)
#define F_ENABLEFCOECHECK V_ENABLEFCOECHECK(1U)
#define S_ENABLERDMAFIX 1
#define V_ENABLERDMAFIX(x) ((x) << S_ENABLERDMAFIX)
#define F_ENABLERDMAFIX V_ENABLERDMAFIX(1U)
#define A_TP_PARA_REG6 0x7d78
#define S_TXPDUSIZEADJ 24
#define M_TXPDUSIZEADJ 0xffU
#define V_TXPDUSIZEADJ(x) ((x) << S_TXPDUSIZEADJ)
#define G_TXPDUSIZEADJ(x) (((x) >> S_TXPDUSIZEADJ) & M_TXPDUSIZEADJ)
#define S_LIMITEDTRANSMIT 20
#define M_LIMITEDTRANSMIT 0xfU
#define V_LIMITEDTRANSMIT(x) ((x) << S_LIMITEDTRANSMIT)
#define G_LIMITEDTRANSMIT(x) (((x) >> S_LIMITEDTRANSMIT) & M_LIMITEDTRANSMIT)
#define S_ENABLECSAV 19
#define V_ENABLECSAV(x) ((x) << S_ENABLECSAV)
#define F_ENABLECSAV V_ENABLECSAV(1U)
#define S_ENABLEDEFERPDU 18
#define V_ENABLEDEFERPDU(x) ((x) << S_ENABLEDEFERPDU)
#define F_ENABLEDEFERPDU V_ENABLEDEFERPDU(1U)
#define S_ENABLEFLUSH 17
#define V_ENABLEFLUSH(x) ((x) << S_ENABLEFLUSH)
#define F_ENABLEFLUSH V_ENABLEFLUSH(1U)
#define S_ENABLEBYTEPERSIST 16
#define V_ENABLEBYTEPERSIST(x) ((x) << S_ENABLEBYTEPERSIST)
#define F_ENABLEBYTEPERSIST V_ENABLEBYTEPERSIST(1U)
#define S_DISABLETMOCNG 15
#define V_DISABLETMOCNG(x) ((x) << S_DISABLETMOCNG)
#define F_DISABLETMOCNG V_DISABLETMOCNG(1U)
#define S_TXREADAHEAD 14
#define V_TXREADAHEAD(x) ((x) << S_TXREADAHEAD)
#define F_TXREADAHEAD V_TXREADAHEAD(1U)
#define S_ALLOWEXEPTION 13
#define V_ALLOWEXEPTION(x) ((x) << S_ALLOWEXEPTION)
#define F_ALLOWEXEPTION V_ALLOWEXEPTION(1U)
#define S_ENABLEDEFERACK 12
#define V_ENABLEDEFERACK(x) ((x) << S_ENABLEDEFERACK)
#define F_ENABLEDEFERACK V_ENABLEDEFERACK(1U)
#define S_ENABLEESND 11
#define V_ENABLEESND(x) ((x) << S_ENABLEESND)
#define F_ENABLEESND V_ENABLEESND(1U)
#define S_ENABLECSND 10
#define V_ENABLECSND(x) ((x) << S_ENABLECSND)
#define F_ENABLECSND V_ENABLECSND(1U)
#define S_ENABLEPDUE 9
#define V_ENABLEPDUE(x) ((x) << S_ENABLEPDUE)
#define F_ENABLEPDUE V_ENABLEPDUE(1U)
#define S_ENABLEPDUC 8
#define V_ENABLEPDUC(x) ((x) << S_ENABLEPDUC)
#define F_ENABLEPDUC V_ENABLEPDUC(1U)
#define S_ENABLEBUFI 7
#define V_ENABLEBUFI(x) ((x) << S_ENABLEBUFI)
#define F_ENABLEBUFI V_ENABLEBUFI(1U)
#define S_ENABLEBUFE 6
#define V_ENABLEBUFE(x) ((x) << S_ENABLEBUFE)
#define F_ENABLEBUFE V_ENABLEBUFE(1U)
#define S_ENABLEDEFER 5
#define V_ENABLEDEFER(x) ((x) << S_ENABLEDEFER)
#define F_ENABLEDEFER V_ENABLEDEFER(1U)
#define S_ENABLECLEARRXMTOOS 4
#define V_ENABLECLEARRXMTOOS(x) ((x) << S_ENABLECLEARRXMTOOS)
#define F_ENABLECLEARRXMTOOS V_ENABLECLEARRXMTOOS(1U)
#define S_DISABLEPDUCNG 3
#define V_DISABLEPDUCNG(x) ((x) << S_DISABLEPDUCNG)
#define F_DISABLEPDUCNG V_DISABLEPDUCNG(1U)
#define S_DISABLEPDUTIMEOUT 2
#define V_DISABLEPDUTIMEOUT(x) ((x) << S_DISABLEPDUTIMEOUT)
#define F_DISABLEPDUTIMEOUT V_DISABLEPDUTIMEOUT(1U)
#define S_DISABLEPDURXMT 1
#define V_DISABLEPDURXMT(x) ((x) << S_DISABLEPDURXMT)
#define F_DISABLEPDURXMT V_DISABLEPDURXMT(1U)
#define S_DISABLEPDUXMT 0
#define V_DISABLEPDUXMT(x) ((x) << S_DISABLEPDUXMT)
#define F_DISABLEPDUXMT V_DISABLEPDUXMT(1U)
#define S_DISABLEPDUACK 20
#define V_DISABLEPDUACK(x) ((x) << S_DISABLEPDUACK)
#define F_DISABLEPDUACK V_DISABLEPDUACK(1U)
#define S_TXTCAMKEY 22
#define V_TXTCAMKEY(x) ((x) << S_TXTCAMKEY)
#define F_TXTCAMKEY V_TXTCAMKEY(1U)
#define S_ENABLECBYP 21
#define V_ENABLECBYP(x) ((x) << S_ENABLECBYP)
#define F_ENABLECBYP V_ENABLECBYP(1U)
#define A_TP_PARA_REG7 0x7d7c
#define S_PMMAXXFERLEN1 16
#define M_PMMAXXFERLEN1 0xffffU
#define V_PMMAXXFERLEN1(x) ((x) << S_PMMAXXFERLEN1)
#define G_PMMAXXFERLEN1(x) (((x) >> S_PMMAXXFERLEN1) & M_PMMAXXFERLEN1)
#define S_PMMAXXFERLEN0 0
#define M_PMMAXXFERLEN0 0xffffU
#define V_PMMAXXFERLEN0(x) ((x) << S_PMMAXXFERLEN0)
#define G_PMMAXXFERLEN0(x) (((x) >> S_PMMAXXFERLEN0) & M_PMMAXXFERLEN0)
#define A_TP_ENG_CONFIG 0x7d80
#define S_TABLELATENCYDONE 28
#define M_TABLELATENCYDONE 0xfU
#define V_TABLELATENCYDONE(x) ((x) << S_TABLELATENCYDONE)
#define G_TABLELATENCYDONE(x) (((x) >> S_TABLELATENCYDONE) & M_TABLELATENCYDONE)
#define S_TABLELATENCYSTART 24
#define M_TABLELATENCYSTART 0xfU
#define V_TABLELATENCYSTART(x) ((x) << S_TABLELATENCYSTART)
#define G_TABLELATENCYSTART(x) (((x) >> S_TABLELATENCYSTART) & M_TABLELATENCYSTART)
#define S_ENGINELATENCYDELTA 16
#define M_ENGINELATENCYDELTA 0xfU
#define V_ENGINELATENCYDELTA(x) ((x) << S_ENGINELATENCYDELTA)
#define G_ENGINELATENCYDELTA(x) (((x) >> S_ENGINELATENCYDELTA) & M_ENGINELATENCYDELTA)
#define S_ENGINELATENCYMMGR 12
#define M_ENGINELATENCYMMGR 0xfU
#define V_ENGINELATENCYMMGR(x) ((x) << S_ENGINELATENCYMMGR)
#define G_ENGINELATENCYMMGR(x) (((x) >> S_ENGINELATENCYMMGR) & M_ENGINELATENCYMMGR)
#define S_ENGINELATENCYWIREIP6 8
#define M_ENGINELATENCYWIREIP6 0xfU
#define V_ENGINELATENCYWIREIP6(x) ((x) << S_ENGINELATENCYWIREIP6)
#define G_ENGINELATENCYWIREIP6(x) (((x) >> S_ENGINELATENCYWIREIP6) & M_ENGINELATENCYWIREIP6)
#define S_ENGINELATENCYWIRE 4
#define M_ENGINELATENCYWIRE 0xfU
#define V_ENGINELATENCYWIRE(x) ((x) << S_ENGINELATENCYWIRE)
#define G_ENGINELATENCYWIRE(x) (((x) >> S_ENGINELATENCYWIRE) & M_ENGINELATENCYWIRE)
#define S_ENGINELATENCYBASE 0
#define M_ENGINELATENCYBASE 0xfU
#define V_ENGINELATENCYBASE(x) ((x) << S_ENGINELATENCYBASE)
#define G_ENGINELATENCYBASE(x) (((x) >> S_ENGINELATENCYBASE) & M_ENGINELATENCYBASE)
#define A_TP_PARA_REG8 0x7d84
#define S_ECNACKECT 2
#define V_ECNACKECT(x) ((x) << S_ECNACKECT)
#define F_ECNACKECT V_ECNACKECT(1U)
#define S_ECNFINECT 1
#define V_ECNFINECT(x) ((x) << S_ECNFINECT)
#define F_ECNFINECT V_ECNFINECT(1U)
#define S_ECNSYNECT 0
#define V_ECNSYNECT(x) ((x) << S_ECNSYNECT)
#define F_ECNSYNECT V_ECNSYNECT(1U)
#define A_TP_ERR_CONFIG 0x7d8c
#define S_TNLERRORPING 30
#define V_TNLERRORPING(x) ((x) << S_TNLERRORPING)
#define F_TNLERRORPING V_TNLERRORPING(1U)
#define S_TNLERRORCSUM 29
#define V_TNLERRORCSUM(x) ((x) << S_TNLERRORCSUM)
#define F_TNLERRORCSUM V_TNLERRORCSUM(1U)
#define S_TNLERRORCSUMIP 28
#define V_TNLERRORCSUMIP(x) ((x) << S_TNLERRORCSUMIP)
#define F_TNLERRORCSUMIP V_TNLERRORCSUMIP(1U)
#define S_TNLERRORTCPOPT 25
#define V_TNLERRORTCPOPT(x) ((x) << S_TNLERRORTCPOPT)
#define F_TNLERRORTCPOPT V_TNLERRORTCPOPT(1U)
#define S_TNLERRORPKTLEN 24
#define V_TNLERRORPKTLEN(x) ((x) << S_TNLERRORPKTLEN)
#define F_TNLERRORPKTLEN V_TNLERRORPKTLEN(1U)
#define S_TNLERRORTCPHDRLEN 23
#define V_TNLERRORTCPHDRLEN(x) ((x) << S_TNLERRORTCPHDRLEN)
#define F_TNLERRORTCPHDRLEN V_TNLERRORTCPHDRLEN(1U)
#define S_TNLERRORIPHDRLEN 22
#define V_TNLERRORIPHDRLEN(x) ((x) << S_TNLERRORIPHDRLEN)
#define F_TNLERRORIPHDRLEN V_TNLERRORIPHDRLEN(1U)
#define S_TNLERRORETHHDRLEN 21
#define V_TNLERRORETHHDRLEN(x) ((x) << S_TNLERRORETHHDRLEN)
#define F_TNLERRORETHHDRLEN V_TNLERRORETHHDRLEN(1U)
#define S_TNLERRORATTACK 20
#define V_TNLERRORATTACK(x) ((x) << S_TNLERRORATTACK)
#define F_TNLERRORATTACK V_TNLERRORATTACK(1U)
#define S_TNLERRORFRAG 19
#define V_TNLERRORFRAG(x) ((x) << S_TNLERRORFRAG)
#define F_TNLERRORFRAG V_TNLERRORFRAG(1U)
#define S_TNLERRORIPVER 18
#define V_TNLERRORIPVER(x) ((x) << S_TNLERRORIPVER)
#define F_TNLERRORIPVER V_TNLERRORIPVER(1U)
#define S_TNLERRORMAC 17
#define V_TNLERRORMAC(x) ((x) << S_TNLERRORMAC)
#define F_TNLERRORMAC V_TNLERRORMAC(1U)
#define S_TNLERRORANY 16
#define V_TNLERRORANY(x) ((x) << S_TNLERRORANY)
#define F_TNLERRORANY V_TNLERRORANY(1U)
#define S_DROPERRORPING 14
#define V_DROPERRORPING(x) ((x) << S_DROPERRORPING)
#define F_DROPERRORPING V_DROPERRORPING(1U)
#define S_DROPERRORCSUM 13
#define V_DROPERRORCSUM(x) ((x) << S_DROPERRORCSUM)
#define F_DROPERRORCSUM V_DROPERRORCSUM(1U)
#define S_DROPERRORCSUMIP 12
#define V_DROPERRORCSUMIP(x) ((x) << S_DROPERRORCSUMIP)
#define F_DROPERRORCSUMIP V_DROPERRORCSUMIP(1U)
#define S_DROPERRORTCPOPT 9
#define V_DROPERRORTCPOPT(x) ((x) << S_DROPERRORTCPOPT)
#define F_DROPERRORTCPOPT V_DROPERRORTCPOPT(1U)
#define S_DROPERRORPKTLEN 8
#define V_DROPERRORPKTLEN(x) ((x) << S_DROPERRORPKTLEN)
#define F_DROPERRORPKTLEN V_DROPERRORPKTLEN(1U)
#define S_DROPERRORTCPHDRLEN 7
#define V_DROPERRORTCPHDRLEN(x) ((x) << S_DROPERRORTCPHDRLEN)
#define F_DROPERRORTCPHDRLEN V_DROPERRORTCPHDRLEN(1U)
#define S_DROPERRORIPHDRLEN 6
#define V_DROPERRORIPHDRLEN(x) ((x) << S_DROPERRORIPHDRLEN)
#define F_DROPERRORIPHDRLEN V_DROPERRORIPHDRLEN(1U)
#define S_DROPERRORETHHDRLEN 5
#define V_DROPERRORETHHDRLEN(x) ((x) << S_DROPERRORETHHDRLEN)
#define F_DROPERRORETHHDRLEN V_DROPERRORETHHDRLEN(1U)
#define S_DROPERRORATTACK 4
#define V_DROPERRORATTACK(x) ((x) << S_DROPERRORATTACK)
#define F_DROPERRORATTACK V_DROPERRORATTACK(1U)
#define S_DROPERRORFRAG 3
#define V_DROPERRORFRAG(x) ((x) << S_DROPERRORFRAG)
#define F_DROPERRORFRAG V_DROPERRORFRAG(1U)
#define S_DROPERRORIPVER 2
#define V_DROPERRORIPVER(x) ((x) << S_DROPERRORIPVER)
#define F_DROPERRORIPVER V_DROPERRORIPVER(1U)
#define S_DROPERRORMAC 1
#define V_DROPERRORMAC(x) ((x) << S_DROPERRORMAC)
#define F_DROPERRORMAC V_DROPERRORMAC(1U)
#define S_DROPERRORANY 0
#define V_DROPERRORANY(x) ((x) << S_DROPERRORANY)
#define F_DROPERRORANY V_DROPERRORANY(1U)
#define S_TNLERRORFPMA 31
#define V_TNLERRORFPMA(x) ((x) << S_TNLERRORFPMA)
#define F_TNLERRORFPMA V_TNLERRORFPMA(1U)
#define S_DROPERRORFPMA 15
#define V_DROPERRORFPMA(x) ((x) << S_DROPERRORFPMA)
#define F_DROPERRORFPMA V_DROPERRORFPMA(1U)
#define S_TNLERROROPAQUE 27
#define V_TNLERROROPAQUE(x) ((x) << S_TNLERROROPAQUE)
#define F_TNLERROROPAQUE V_TNLERROROPAQUE(1U)
#define S_TNLERRORIP6OPT 26
#define V_TNLERRORIP6OPT(x) ((x) << S_TNLERRORIP6OPT)
#define F_TNLERRORIP6OPT V_TNLERRORIP6OPT(1U)
#define S_DROPERROROPAQUE 11
#define V_DROPERROROPAQUE(x) ((x) << S_DROPERROROPAQUE)
#define F_DROPERROROPAQUE V_DROPERROROPAQUE(1U)
#define S_DROPERRORIP6OPT 10
#define V_DROPERRORIP6OPT(x) ((x) << S_DROPERRORIP6OPT)
#define F_DROPERRORIP6OPT V_DROPERRORIP6OPT(1U)
#define A_TP_TIMER_RESOLUTION 0x7d90
#define S_TIMERRESOLUTION 16
#define M_TIMERRESOLUTION 0xffU
#define V_TIMERRESOLUTION(x) ((x) << S_TIMERRESOLUTION)
#define G_TIMERRESOLUTION(x) (((x) >> S_TIMERRESOLUTION) & M_TIMERRESOLUTION)
#define S_TIMESTAMPRESOLUTION 8
#define M_TIMESTAMPRESOLUTION 0xffU
#define V_TIMESTAMPRESOLUTION(x) ((x) << S_TIMESTAMPRESOLUTION)
#define G_TIMESTAMPRESOLUTION(x) (((x) >> S_TIMESTAMPRESOLUTION) & M_TIMESTAMPRESOLUTION)
#define S_DELAYEDACKRESOLUTION 0
#define M_DELAYEDACKRESOLUTION 0xffU
#define V_DELAYEDACKRESOLUTION(x) ((x) << S_DELAYEDACKRESOLUTION)
#define G_DELAYEDACKRESOLUTION(x) (((x) >> S_DELAYEDACKRESOLUTION) & M_DELAYEDACKRESOLUTION)
#define A_TP_MSL 0x7d94
#define S_MSL 0
#define M_MSL 0x3fffffffU
#define V_MSL(x) ((x) << S_MSL)
#define G_MSL(x) (((x) >> S_MSL) & M_MSL)
#define A_TP_RXT_MIN 0x7d98
#define S_RXTMIN 0
#define M_RXTMIN 0x3fffffffU
#define V_RXTMIN(x) ((x) << S_RXTMIN)
#define G_RXTMIN(x) (((x) >> S_RXTMIN) & M_RXTMIN)
#define A_TP_RXT_MAX 0x7d9c
#define S_RXTMAX 0
#define M_RXTMAX 0x3fffffffU
#define V_RXTMAX(x) ((x) << S_RXTMAX)
#define G_RXTMAX(x) (((x) >> S_RXTMAX) & M_RXTMAX)
#define A_TP_PERS_MIN 0x7da0
#define S_PERSMIN 0
#define M_PERSMIN 0x3fffffffU
#define V_PERSMIN(x) ((x) << S_PERSMIN)
#define G_PERSMIN(x) (((x) >> S_PERSMIN) & M_PERSMIN)
#define A_TP_PERS_MAX 0x7da4
#define S_PERSMAX 0
#define M_PERSMAX 0x3fffffffU
#define V_PERSMAX(x) ((x) << S_PERSMAX)
#define G_PERSMAX(x) (((x) >> S_PERSMAX) & M_PERSMAX)
#define A_TP_KEEP_IDLE 0x7da8
#define S_KEEPALIVEIDLE 0
#define M_KEEPALIVEIDLE 0x3fffffffU
#define V_KEEPALIVEIDLE(x) ((x) << S_KEEPALIVEIDLE)
#define G_KEEPALIVEIDLE(x) (((x) >> S_KEEPALIVEIDLE) & M_KEEPALIVEIDLE)
#define A_TP_KEEP_INTVL 0x7dac
#define S_KEEPALIVEINTVL 0
#define M_KEEPALIVEINTVL 0x3fffffffU
#define V_KEEPALIVEINTVL(x) ((x) << S_KEEPALIVEINTVL)
#define G_KEEPALIVEINTVL(x) (((x) >> S_KEEPALIVEINTVL) & M_KEEPALIVEINTVL)
#define A_TP_INIT_SRTT 0x7db0
#define S_MAXRTT 16
#define M_MAXRTT 0xffffU
#define V_MAXRTT(x) ((x) << S_MAXRTT)
#define G_MAXRTT(x) (((x) >> S_MAXRTT) & M_MAXRTT)
#define S_INITSRTT 0
#define M_INITSRTT 0xffffU
#define V_INITSRTT(x) ((x) << S_INITSRTT)
#define G_INITSRTT(x) (((x) >> S_INITSRTT) & M_INITSRTT)
#define A_TP_DACK_TIMER 0x7db4
#define S_DACKTIME 0
#define M_DACKTIME 0xfffU
#define V_DACKTIME(x) ((x) << S_DACKTIME)
#define G_DACKTIME(x) (((x) >> S_DACKTIME) & M_DACKTIME)
#define A_TP_FINWAIT2_TIMER 0x7db8
#define S_FINWAIT2TIME 0
#define M_FINWAIT2TIME 0x3fffffffU
#define V_FINWAIT2TIME(x) ((x) << S_FINWAIT2TIME)
#define G_FINWAIT2TIME(x) (((x) >> S_FINWAIT2TIME) & M_FINWAIT2TIME)
#define A_TP_FAST_FINWAIT2_TIMER 0x7dbc
#define S_FASTFINWAIT2TIME 0
#define M_FASTFINWAIT2TIME 0x3fffffffU
#define V_FASTFINWAIT2TIME(x) ((x) << S_FASTFINWAIT2TIME)
#define G_FASTFINWAIT2TIME(x) (((x) >> S_FASTFINWAIT2TIME) & M_FASTFINWAIT2TIME)
#define A_TP_SHIFT_CNT 0x7dc0
#define S_SYNSHIFTMAX 24
#define M_SYNSHIFTMAX 0xffU
#define V_SYNSHIFTMAX(x) ((x) << S_SYNSHIFTMAX)
#define G_SYNSHIFTMAX(x) (((x) >> S_SYNSHIFTMAX) & M_SYNSHIFTMAX)
#define S_RXTSHIFTMAXR1 20
#define M_RXTSHIFTMAXR1 0xfU
#define V_RXTSHIFTMAXR1(x) ((x) << S_RXTSHIFTMAXR1)
#define G_RXTSHIFTMAXR1(x) (((x) >> S_RXTSHIFTMAXR1) & M_RXTSHIFTMAXR1)
#define S_RXTSHIFTMAXR2 16
#define M_RXTSHIFTMAXR2 0xfU
#define V_RXTSHIFTMAXR2(x) ((x) << S_RXTSHIFTMAXR2)
#define G_RXTSHIFTMAXR2(x) (((x) >> S_RXTSHIFTMAXR2) & M_RXTSHIFTMAXR2)
#define S_PERSHIFTBACKOFFMAX 12
#define M_PERSHIFTBACKOFFMAX 0xfU
#define V_PERSHIFTBACKOFFMAX(x) ((x) << S_PERSHIFTBACKOFFMAX)
#define G_PERSHIFTBACKOFFMAX(x) (((x) >> S_PERSHIFTBACKOFFMAX) & M_PERSHIFTBACKOFFMAX)
#define S_PERSHIFTMAX 8
#define M_PERSHIFTMAX 0xfU
#define V_PERSHIFTMAX(x) ((x) << S_PERSHIFTMAX)
#define G_PERSHIFTMAX(x) (((x) >> S_PERSHIFTMAX) & M_PERSHIFTMAX)
#define S_KEEPALIVEMAXR1 4
#define M_KEEPALIVEMAXR1 0xfU
#define V_KEEPALIVEMAXR1(x) ((x) << S_KEEPALIVEMAXR1)
#define G_KEEPALIVEMAXR1(x) (((x) >> S_KEEPALIVEMAXR1) & M_KEEPALIVEMAXR1)
#define S_KEEPALIVEMAXR2 0
#define M_KEEPALIVEMAXR2 0xfU
#define V_KEEPALIVEMAXR2(x) ((x) << S_KEEPALIVEMAXR2)
#define G_KEEPALIVEMAXR2(x) (((x) >> S_KEEPALIVEMAXR2) & M_KEEPALIVEMAXR2)
#define S_T6_SYNSHIFTMAX 24
#define M_T6_SYNSHIFTMAX 0xfU
#define V_T6_SYNSHIFTMAX(x) ((x) << S_T6_SYNSHIFTMAX)
#define G_T6_SYNSHIFTMAX(x) (((x) >> S_T6_SYNSHIFTMAX) & M_T6_SYNSHIFTMAX)
#define A_TP_TM_CONFIG 0x7dc4
#define S_CMTIMERMAXNUM 0
#define M_CMTIMERMAXNUM 0x7U
#define V_CMTIMERMAXNUM(x) ((x) << S_CMTIMERMAXNUM)
#define G_CMTIMERMAXNUM(x) (((x) >> S_CMTIMERMAXNUM) & M_CMTIMERMAXNUM)
#define A_TP_TIME_LO 0x7dc8
#define A_TP_TIME_HI 0x7dcc
#define A_TP_PORT_MTU_0 0x7dd0
#define S_PORT1MTUVALUE 16
#define M_PORT1MTUVALUE 0xffffU
#define V_PORT1MTUVALUE(x) ((x) << S_PORT1MTUVALUE)
#define G_PORT1MTUVALUE(x) (((x) >> S_PORT1MTUVALUE) & M_PORT1MTUVALUE)
#define S_PORT0MTUVALUE 0
#define M_PORT0MTUVALUE 0xffffU
#define V_PORT0MTUVALUE(x) ((x) << S_PORT0MTUVALUE)
#define G_PORT0MTUVALUE(x) (((x) >> S_PORT0MTUVALUE) & M_PORT0MTUVALUE)
#define A_TP_PORT_MTU_1 0x7dd4
#define S_PORT3MTUVALUE 16
#define M_PORT3MTUVALUE 0xffffU
#define V_PORT3MTUVALUE(x) ((x) << S_PORT3MTUVALUE)
#define G_PORT3MTUVALUE(x) (((x) >> S_PORT3MTUVALUE) & M_PORT3MTUVALUE)
#define S_PORT2MTUVALUE 0
#define M_PORT2MTUVALUE 0xffffU
#define V_PORT2MTUVALUE(x) ((x) << S_PORT2MTUVALUE)
#define G_PORT2MTUVALUE(x) (((x) >> S_PORT2MTUVALUE) & M_PORT2MTUVALUE)
#define A_TP_PACE_TABLE 0x7dd8
#define A_TP_CCTRL_TABLE 0x7ddc
#define S_ROWINDEX 16
#define M_ROWINDEX 0xffffU
#define V_ROWINDEX(x) ((x) << S_ROWINDEX)
#define G_ROWINDEX(x) (((x) >> S_ROWINDEX) & M_ROWINDEX)
#define S_ROWVALUE 0
#define M_ROWVALUE 0xffffU
#define V_ROWVALUE(x) ((x) << S_ROWVALUE)
#define G_ROWVALUE(x) (((x) >> S_ROWVALUE) & M_ROWVALUE)
#define A_TP_MTU_TABLE 0x7de4
#define S_MTUINDEX 24
#define M_MTUINDEX 0xffU
#define V_MTUINDEX(x) ((x) << S_MTUINDEX)
#define G_MTUINDEX(x) (((x) >> S_MTUINDEX) & M_MTUINDEX)
#define S_MTUWIDTH 16
#define M_MTUWIDTH 0xfU
#define V_MTUWIDTH(x) ((x) << S_MTUWIDTH)
#define G_MTUWIDTH(x) (((x) >> S_MTUWIDTH) & M_MTUWIDTH)
#define S_MTUVALUE 0
#define M_MTUVALUE 0x3fffU
#define V_MTUVALUE(x) ((x) << S_MTUVALUE)
#define G_MTUVALUE(x) (((x) >> S_MTUVALUE) & M_MTUVALUE)
#define A_TP_ULP_TABLE 0x7de8
#define S_ULPTYPE7FIELD 28
#define M_ULPTYPE7FIELD 0xfU
#define V_ULPTYPE7FIELD(x) ((x) << S_ULPTYPE7FIELD)
#define G_ULPTYPE7FIELD(x) (((x) >> S_ULPTYPE7FIELD) & M_ULPTYPE7FIELD)
#define S_ULPTYPE6FIELD 24
#define M_ULPTYPE6FIELD 0xfU
#define V_ULPTYPE6FIELD(x) ((x) << S_ULPTYPE6FIELD)
#define G_ULPTYPE6FIELD(x) (((x) >> S_ULPTYPE6FIELD) & M_ULPTYPE6FIELD)
#define S_ULPTYPE5FIELD 20
#define M_ULPTYPE5FIELD 0xfU
#define V_ULPTYPE5FIELD(x) ((x) << S_ULPTYPE5FIELD)
#define G_ULPTYPE5FIELD(x) (((x) >> S_ULPTYPE5FIELD) & M_ULPTYPE5FIELD)
#define S_ULPTYPE4FIELD 16
#define M_ULPTYPE4FIELD 0xfU
#define V_ULPTYPE4FIELD(x) ((x) << S_ULPTYPE4FIELD)
#define G_ULPTYPE4FIELD(x) (((x) >> S_ULPTYPE4FIELD) & M_ULPTYPE4FIELD)
#define S_ULPTYPE3FIELD 12
#define M_ULPTYPE3FIELD 0xfU
#define V_ULPTYPE3FIELD(x) ((x) << S_ULPTYPE3FIELD)
#define G_ULPTYPE3FIELD(x) (((x) >> S_ULPTYPE3FIELD) & M_ULPTYPE3FIELD)
#define S_ULPTYPE2FIELD 8
#define M_ULPTYPE2FIELD 0xfU
#define V_ULPTYPE2FIELD(x) ((x) << S_ULPTYPE2FIELD)
#define G_ULPTYPE2FIELD(x) (((x) >> S_ULPTYPE2FIELD) & M_ULPTYPE2FIELD)
#define S_ULPTYPE1FIELD 4
#define M_ULPTYPE1FIELD 0xfU
#define V_ULPTYPE1FIELD(x) ((x) << S_ULPTYPE1FIELD)
#define G_ULPTYPE1FIELD(x) (((x) >> S_ULPTYPE1FIELD) & M_ULPTYPE1FIELD)
#define S_ULPTYPE0FIELD 0
#define M_ULPTYPE0FIELD 0xfU
#define V_ULPTYPE0FIELD(x) ((x) << S_ULPTYPE0FIELD)
#define G_ULPTYPE0FIELD(x) (((x) >> S_ULPTYPE0FIELD) & M_ULPTYPE0FIELD)
#define S_ULPTYPE7LENGTH 31
#define V_ULPTYPE7LENGTH(x) ((x) << S_ULPTYPE7LENGTH)
#define F_ULPTYPE7LENGTH V_ULPTYPE7LENGTH(1U)
#define S_ULPTYPE7OFFSET 28
#define M_ULPTYPE7OFFSET 0x7U
#define V_ULPTYPE7OFFSET(x) ((x) << S_ULPTYPE7OFFSET)
#define G_ULPTYPE7OFFSET(x) (((x) >> S_ULPTYPE7OFFSET) & M_ULPTYPE7OFFSET)
#define S_ULPTYPE6LENGTH 27
#define V_ULPTYPE6LENGTH(x) ((x) << S_ULPTYPE6LENGTH)
#define F_ULPTYPE6LENGTH V_ULPTYPE6LENGTH(1U)
#define S_ULPTYPE6OFFSET 24
#define M_ULPTYPE6OFFSET 0x7U
#define V_ULPTYPE6OFFSET(x) ((x) << S_ULPTYPE6OFFSET)
#define G_ULPTYPE6OFFSET(x) (((x) >> S_ULPTYPE6OFFSET) & M_ULPTYPE6OFFSET)
#define S_ULPTYPE5LENGTH 23
#define V_ULPTYPE5LENGTH(x) ((x) << S_ULPTYPE5LENGTH)
#define F_ULPTYPE5LENGTH V_ULPTYPE5LENGTH(1U)
#define S_ULPTYPE5OFFSET 20
#define M_ULPTYPE5OFFSET 0x7U
#define V_ULPTYPE5OFFSET(x) ((x) << S_ULPTYPE5OFFSET)
#define G_ULPTYPE5OFFSET(x) (((x) >> S_ULPTYPE5OFFSET) & M_ULPTYPE5OFFSET)
#define S_ULPTYPE4LENGTH 19
#define V_ULPTYPE4LENGTH(x) ((x) << S_ULPTYPE4LENGTH)
#define F_ULPTYPE4LENGTH V_ULPTYPE4LENGTH(1U)
#define S_ULPTYPE4OFFSET 16
#define M_ULPTYPE4OFFSET 0x7U
#define V_ULPTYPE4OFFSET(x) ((x) << S_ULPTYPE4OFFSET)
#define G_ULPTYPE4OFFSET(x) (((x) >> S_ULPTYPE4OFFSET) & M_ULPTYPE4OFFSET)
#define S_ULPTYPE3LENGTH 15
#define V_ULPTYPE3LENGTH(x) ((x) << S_ULPTYPE3LENGTH)
#define F_ULPTYPE3LENGTH V_ULPTYPE3LENGTH(1U)
#define S_ULPTYPE3OFFSET 12
#define M_ULPTYPE3OFFSET 0x7U
#define V_ULPTYPE3OFFSET(x) ((x) << S_ULPTYPE3OFFSET)
#define G_ULPTYPE3OFFSET(x) (((x) >> S_ULPTYPE3OFFSET) & M_ULPTYPE3OFFSET)
#define S_ULPTYPE2LENGTH 11
#define V_ULPTYPE2LENGTH(x) ((x) << S_ULPTYPE2LENGTH)
#define F_ULPTYPE2LENGTH V_ULPTYPE2LENGTH(1U)
#define S_ULPTYPE2OFFSET 8
#define M_ULPTYPE2OFFSET 0x7U
#define V_ULPTYPE2OFFSET(x) ((x) << S_ULPTYPE2OFFSET)
#define G_ULPTYPE2OFFSET(x) (((x) >> S_ULPTYPE2OFFSET) & M_ULPTYPE2OFFSET)
#define S_ULPTYPE1LENGTH 7
#define V_ULPTYPE1LENGTH(x) ((x) << S_ULPTYPE1LENGTH)
#define F_ULPTYPE1LENGTH V_ULPTYPE1LENGTH(1U)
#define S_ULPTYPE1OFFSET 4
#define M_ULPTYPE1OFFSET 0x7U
#define V_ULPTYPE1OFFSET(x) ((x) << S_ULPTYPE1OFFSET)
#define G_ULPTYPE1OFFSET(x) (((x) >> S_ULPTYPE1OFFSET) & M_ULPTYPE1OFFSET)
#define S_ULPTYPE0LENGTH 3
#define V_ULPTYPE0LENGTH(x) ((x) << S_ULPTYPE0LENGTH)
#define F_ULPTYPE0LENGTH V_ULPTYPE0LENGTH(1U)
#define S_ULPTYPE0OFFSET 0
#define M_ULPTYPE0OFFSET 0x7U
#define V_ULPTYPE0OFFSET(x) ((x) << S_ULPTYPE0OFFSET)
#define G_ULPTYPE0OFFSET(x) (((x) >> S_ULPTYPE0OFFSET) & M_ULPTYPE0OFFSET)
#define A_TP_RSS_LKP_TABLE 0x7dec
#define S_LKPTBLROWVLD 31
#define V_LKPTBLROWVLD(x) ((x) << S_LKPTBLROWVLD)
#define F_LKPTBLROWVLD V_LKPTBLROWVLD(1U)
#define S_LKPTBLROWIDX 20
#define M_LKPTBLROWIDX 0x3ffU
#define V_LKPTBLROWIDX(x) ((x) << S_LKPTBLROWIDX)
#define G_LKPTBLROWIDX(x) (((x) >> S_LKPTBLROWIDX) & M_LKPTBLROWIDX)
#define S_LKPTBLQUEUE1 10
#define M_LKPTBLQUEUE1 0x3ffU
#define V_LKPTBLQUEUE1(x) ((x) << S_LKPTBLQUEUE1)
#define G_LKPTBLQUEUE1(x) (((x) >> S_LKPTBLQUEUE1) & M_LKPTBLQUEUE1)
#define S_LKPTBLQUEUE0 0
#define M_LKPTBLQUEUE0 0x3ffU
#define V_LKPTBLQUEUE0(x) ((x) << S_LKPTBLQUEUE0)
#define G_LKPTBLQUEUE0(x) (((x) >> S_LKPTBLQUEUE0) & M_LKPTBLQUEUE0)
#define S_T6_LKPTBLROWIDX 20
#define M_T6_LKPTBLROWIDX 0x7ffU
#define V_T6_LKPTBLROWIDX(x) ((x) << S_T6_LKPTBLROWIDX)
#define G_T6_LKPTBLROWIDX(x) (((x) >> S_T6_LKPTBLROWIDX) & M_T6_LKPTBLROWIDX)
#define A_TP_RSS_CONFIG 0x7df0
#define S_TNL4TUPENIPV6 31
#define V_TNL4TUPENIPV6(x) ((x) << S_TNL4TUPENIPV6)
#define F_TNL4TUPENIPV6 V_TNL4TUPENIPV6(1U)
#define S_TNL2TUPENIPV6 30
#define V_TNL2TUPENIPV6(x) ((x) << S_TNL2TUPENIPV6)
#define F_TNL2TUPENIPV6 V_TNL2TUPENIPV6(1U)
#define S_TNL4TUPENIPV4 29
#define V_TNL4TUPENIPV4(x) ((x) << S_TNL4TUPENIPV4)
#define F_TNL4TUPENIPV4 V_TNL4TUPENIPV4(1U)
#define S_TNL2TUPENIPV4 28
#define V_TNL2TUPENIPV4(x) ((x) << S_TNL2TUPENIPV4)
#define F_TNL2TUPENIPV4 V_TNL2TUPENIPV4(1U)
#define S_TNLTCPSEL 27
#define V_TNLTCPSEL(x) ((x) << S_TNLTCPSEL)
#define F_TNLTCPSEL V_TNLTCPSEL(1U)
#define S_TNLIP6SEL 26
#define V_TNLIP6SEL(x) ((x) << S_TNLIP6SEL)
#define F_TNLIP6SEL V_TNLIP6SEL(1U)
#define S_TNLVRTSEL 25
#define V_TNLVRTSEL(x) ((x) << S_TNLVRTSEL)
#define F_TNLVRTSEL V_TNLVRTSEL(1U)
#define S_TNLMAPEN 24
#define V_TNLMAPEN(x) ((x) << S_TNLMAPEN)
#define F_TNLMAPEN V_TNLMAPEN(1U)
#define S_OFDHASHSAVE 19
#define V_OFDHASHSAVE(x) ((x) << S_OFDHASHSAVE)
#define F_OFDHASHSAVE V_OFDHASHSAVE(1U)
#define S_OFDVRTSEL 18
#define V_OFDVRTSEL(x) ((x) << S_OFDVRTSEL)
#define F_OFDVRTSEL V_OFDVRTSEL(1U)
#define S_OFDMAPEN 17
#define V_OFDMAPEN(x) ((x) << S_OFDMAPEN)
#define F_OFDMAPEN V_OFDMAPEN(1U)
#define S_OFDLKPEN 16
#define V_OFDLKPEN(x) ((x) << S_OFDLKPEN)
#define F_OFDLKPEN V_OFDLKPEN(1U)
#define S_SYN4TUPENIPV6 15
#define V_SYN4TUPENIPV6(x) ((x) << S_SYN4TUPENIPV6)
#define F_SYN4TUPENIPV6 V_SYN4TUPENIPV6(1U)
#define S_SYN2TUPENIPV6 14
#define V_SYN2TUPENIPV6(x) ((x) << S_SYN2TUPENIPV6)
#define F_SYN2TUPENIPV6 V_SYN2TUPENIPV6(1U)
#define S_SYN4TUPENIPV4 13
#define V_SYN4TUPENIPV4(x) ((x) << S_SYN4TUPENIPV4)
#define F_SYN4TUPENIPV4 V_SYN4TUPENIPV4(1U)
#define S_SYN2TUPENIPV4 12
#define V_SYN2TUPENIPV4(x) ((x) << S_SYN2TUPENIPV4)
#define F_SYN2TUPENIPV4 V_SYN2TUPENIPV4(1U)
#define S_SYNIP6SEL 11
#define V_SYNIP6SEL(x) ((x) << S_SYNIP6SEL)
#define F_SYNIP6SEL V_SYNIP6SEL(1U)
#define S_SYNVRTSEL 10
#define V_SYNVRTSEL(x) ((x) << S_SYNVRTSEL)
#define F_SYNVRTSEL V_SYNVRTSEL(1U)
#define S_SYNMAPEN 9
#define V_SYNMAPEN(x) ((x) << S_SYNMAPEN)
#define F_SYNMAPEN V_SYNMAPEN(1U)
#define S_SYNLKPEN 8
#define V_SYNLKPEN(x) ((x) << S_SYNLKPEN)
#define F_SYNLKPEN V_SYNLKPEN(1U)
#define S_CHANNELENABLE 7
#define V_CHANNELENABLE(x) ((x) << S_CHANNELENABLE)
#define F_CHANNELENABLE V_CHANNELENABLE(1U)
#define S_PORTENABLE 6
#define V_PORTENABLE(x) ((x) << S_PORTENABLE)
#define F_PORTENABLE V_PORTENABLE(1U)
#define S_TNLALLLOOKUP 5
#define V_TNLALLLOOKUP(x) ((x) << S_TNLALLLOOKUP)
#define F_TNLALLLOOKUP V_TNLALLLOOKUP(1U)
#define S_VIRTENABLE 4
#define V_VIRTENABLE(x) ((x) << S_VIRTENABLE)
#define F_VIRTENABLE V_VIRTENABLE(1U)
#define S_CONGESTIONENABLE 3
#define V_CONGESTIONENABLE(x) ((x) << S_CONGESTIONENABLE)
#define F_CONGESTIONENABLE V_CONGESTIONENABLE(1U)
#define S_HASHTOEPLITZ 2
#define V_HASHTOEPLITZ(x) ((x) << S_HASHTOEPLITZ)
#define F_HASHTOEPLITZ V_HASHTOEPLITZ(1U)
#define S_UDPENABLE 1
#define V_UDPENABLE(x) ((x) << S_UDPENABLE)
#define F_UDPENABLE V_UDPENABLE(1U)
#define S_DISABLE 0
#define V_DISABLE(x) ((x) << S_DISABLE)
#define F_DISABLE V_DISABLE(1U)
#define S_TNLFCOEMODE 23
#define V_TNLFCOEMODE(x) ((x) << S_TNLFCOEMODE)
#define F_TNLFCOEMODE V_TNLFCOEMODE(1U)
#define S_TNLFCOEEN 21
#define V_TNLFCOEEN(x) ((x) << S_TNLFCOEEN)
#define F_TNLFCOEEN V_TNLFCOEEN(1U)
#define S_HASHXOR 20
#define V_HASHXOR(x) ((x) << S_HASHXOR)
#define F_HASHXOR V_HASHXOR(1U)
#define S_TNLFCOESID 22
#define V_TNLFCOESID(x) ((x) << S_TNLFCOESID)
#define F_TNLFCOESID V_TNLFCOESID(1U)
#define A_TP_RSS_CONFIG_TNL 0x7df4
#define S_MASKSIZE 28
#define M_MASKSIZE 0xfU
#define V_MASKSIZE(x) ((x) << S_MASKSIZE)
#define G_MASKSIZE(x) (((x) >> S_MASKSIZE) & M_MASKSIZE)
#define S_MASKFILTER 16
#define M_MASKFILTER 0x7ffU
#define V_MASKFILTER(x) ((x) << S_MASKFILTER)
#define G_MASKFILTER(x) (((x) >> S_MASKFILTER) & M_MASKFILTER)
#define S_USEWIRECH 0
#define V_USEWIRECH(x) ((x) << S_USEWIRECH)
#define F_USEWIRECH V_USEWIRECH(1U)
#define S_HASHALL 2
#define V_HASHALL(x) ((x) << S_HASHALL)
#define F_HASHALL V_HASHALL(1U)
#define S_HASHETH 1
#define V_HASHETH(x) ((x) << S_HASHETH)
#define F_HASHETH V_HASHETH(1U)
#define A_TP_RSS_CONFIG_OFD 0x7df8
#define S_RRCPLMAPEN 20
#define V_RRCPLMAPEN(x) ((x) << S_RRCPLMAPEN)
#define F_RRCPLMAPEN V_RRCPLMAPEN(1U)
#define S_RRCPLQUEWIDTH 16
#define M_RRCPLQUEWIDTH 0xfU
#define V_RRCPLQUEWIDTH(x) ((x) << S_RRCPLQUEWIDTH)
#define G_RRCPLQUEWIDTH(x) (((x) >> S_RRCPLQUEWIDTH) & M_RRCPLQUEWIDTH)
#define S_FRMWRQUEMASK 12
#define M_FRMWRQUEMASK 0xfU
#define V_FRMWRQUEMASK(x) ((x) << S_FRMWRQUEMASK)
#define G_FRMWRQUEMASK(x) (((x) >> S_FRMWRQUEMASK) & M_FRMWRQUEMASK)
#define A_TP_RSS_CONFIG_SYN 0x7dfc
#define A_TP_RSS_CONFIG_VRT 0x7e00
#define S_VFRDRG 25
#define V_VFRDRG(x) ((x) << S_VFRDRG)
#define F_VFRDRG V_VFRDRG(1U)
#define S_VFRDEN 24
#define V_VFRDEN(x) ((x) << S_VFRDEN)
#define F_VFRDEN V_VFRDEN(1U)
#define S_VFPERREN 23
#define V_VFPERREN(x) ((x) << S_VFPERREN)
#define F_VFPERREN V_VFPERREN(1U)
#define S_KEYPERREN 22
#define V_KEYPERREN(x) ((x) << S_KEYPERREN)
#define F_KEYPERREN V_KEYPERREN(1U)
#define S_DISABLEVLAN 21
#define V_DISABLEVLAN(x) ((x) << S_DISABLEVLAN)
#define F_DISABLEVLAN V_DISABLEVLAN(1U)
#define S_ENABLEUP0 20
#define V_ENABLEUP0(x) ((x) << S_ENABLEUP0)
#define F_ENABLEUP0 V_ENABLEUP0(1U)
#define S_HASHDELAY 16
#define M_HASHDELAY 0xfU
#define V_HASHDELAY(x) ((x) << S_HASHDELAY)
#define G_HASHDELAY(x) (((x) >> S_HASHDELAY) & M_HASHDELAY)
#define S_VFWRADDR 8
#define M_VFWRADDR 0x7fU
#define V_VFWRADDR(x) ((x) << S_VFWRADDR)
#define G_VFWRADDR(x) (((x) >> S_VFWRADDR) & M_VFWRADDR)
#define S_KEYMODE 6
#define M_KEYMODE 0x3U
#define V_KEYMODE(x) ((x) << S_KEYMODE)
#define G_KEYMODE(x) (((x) >> S_KEYMODE) & M_KEYMODE)
#define S_VFWREN 5
#define V_VFWREN(x) ((x) << S_VFWREN)
#define F_VFWREN V_VFWREN(1U)
#define S_KEYWREN 4
#define V_KEYWREN(x) ((x) << S_KEYWREN)
#define F_KEYWREN V_KEYWREN(1U)
#define S_KEYWRADDR 0
#define M_KEYWRADDR 0xfU
#define V_KEYWRADDR(x) ((x) << S_KEYWRADDR)
#define G_KEYWRADDR(x) (((x) >> S_KEYWRADDR) & M_KEYWRADDR)
#define S_VFVLANEN 21
#define V_VFVLANEN(x) ((x) << S_VFVLANEN)
#define F_VFVLANEN V_VFVLANEN(1U)
#define S_VFFWEN 20
#define V_VFFWEN(x) ((x) << S_VFFWEN)
#define F_VFFWEN V_VFFWEN(1U)
#define S_KEYWRADDRX 30
#define M_KEYWRADDRX 0x3U
#define V_KEYWRADDRX(x) ((x) << S_KEYWRADDRX)
#define G_KEYWRADDRX(x) (((x) >> S_KEYWRADDRX) & M_KEYWRADDRX)
#define S_KEYEXTEND 26
#define V_KEYEXTEND(x) ((x) << S_KEYEXTEND)
#define F_KEYEXTEND V_KEYEXTEND(1U)
#define S_T6_VFWRADDR 8
#define M_T6_VFWRADDR 0xffU
#define V_T6_VFWRADDR(x) ((x) << S_T6_VFWRADDR)
#define G_T6_VFWRADDR(x) (((x) >> S_T6_VFWRADDR) & M_T6_VFWRADDR)
#define A_TP_RSS_CONFIG_CNG 0x7e04
#define S_CHNCOUNT3 31
#define V_CHNCOUNT3(x) ((x) << S_CHNCOUNT3)
#define F_CHNCOUNT3 V_CHNCOUNT3(1U)
#define S_CHNCOUNT2 30
#define V_CHNCOUNT2(x) ((x) << S_CHNCOUNT2)
#define F_CHNCOUNT2 V_CHNCOUNT2(1U)
#define S_CHNCOUNT1 29
#define V_CHNCOUNT1(x) ((x) << S_CHNCOUNT1)
#define F_CHNCOUNT1 V_CHNCOUNT1(1U)
#define S_CHNCOUNT0 28
#define V_CHNCOUNT0(x) ((x) << S_CHNCOUNT0)
#define F_CHNCOUNT0 V_CHNCOUNT0(1U)
#define S_CHNUNDFLOW3 27
#define V_CHNUNDFLOW3(x) ((x) << S_CHNUNDFLOW3)
#define F_CHNUNDFLOW3 V_CHNUNDFLOW3(1U)
#define S_CHNUNDFLOW2 26
#define V_CHNUNDFLOW2(x) ((x) << S_CHNUNDFLOW2)
#define F_CHNUNDFLOW2 V_CHNUNDFLOW2(1U)
#define S_CHNUNDFLOW1 25
#define V_CHNUNDFLOW1(x) ((x) << S_CHNUNDFLOW1)
#define F_CHNUNDFLOW1 V_CHNUNDFLOW1(1U)
#define S_CHNUNDFLOW0 24
#define V_CHNUNDFLOW0(x) ((x) << S_CHNUNDFLOW0)
#define F_CHNUNDFLOW0 V_CHNUNDFLOW0(1U)
#define S_CHNOVRFLOW3 23
#define V_CHNOVRFLOW3(x) ((x) << S_CHNOVRFLOW3)
#define F_CHNOVRFLOW3 V_CHNOVRFLOW3(1U)
#define S_CHNOVRFLOW2 22
#define V_CHNOVRFLOW2(x) ((x) << S_CHNOVRFLOW2)
#define F_CHNOVRFLOW2 V_CHNOVRFLOW2(1U)
#define S_CHNOVRFLOW1 21
#define V_CHNOVRFLOW1(x) ((x) << S_CHNOVRFLOW1)
#define F_CHNOVRFLOW1 V_CHNOVRFLOW1(1U)
#define S_CHNOVRFLOW0 20
#define V_CHNOVRFLOW0(x) ((x) << S_CHNOVRFLOW0)
#define F_CHNOVRFLOW0 V_CHNOVRFLOW0(1U)
#define S_RSTCHN3 19
#define V_RSTCHN3(x) ((x) << S_RSTCHN3)
#define F_RSTCHN3 V_RSTCHN3(1U)
#define S_RSTCHN2 18
#define V_RSTCHN2(x) ((x) << S_RSTCHN2)
#define F_RSTCHN2 V_RSTCHN2(1U)
#define S_RSTCHN1 17
#define V_RSTCHN1(x) ((x) << S_RSTCHN1)
#define F_RSTCHN1 V_RSTCHN1(1U)
#define S_RSTCHN0 16
#define V_RSTCHN0(x) ((x) << S_RSTCHN0)
#define F_RSTCHN0 V_RSTCHN0(1U)
#define S_UPDVLD 15
#define V_UPDVLD(x) ((x) << S_UPDVLD)
#define F_UPDVLD V_UPDVLD(1U)
#define S_XOFF 14
#define V_XOFF(x) ((x) << S_XOFF)
#define F_XOFF V_XOFF(1U)
#define S_UPDCHN3 13
#define V_UPDCHN3(x) ((x) << S_UPDCHN3)
#define F_UPDCHN3 V_UPDCHN3(1U)
#define S_UPDCHN2 12
#define V_UPDCHN2(x) ((x) << S_UPDCHN2)
#define F_UPDCHN2 V_UPDCHN2(1U)
#define S_UPDCHN1 11
#define V_UPDCHN1(x) ((x) << S_UPDCHN1)
#define F_UPDCHN1 V_UPDCHN1(1U)
#define S_UPDCHN0 10
#define V_UPDCHN0(x) ((x) << S_UPDCHN0)
#define F_UPDCHN0 V_UPDCHN0(1U)
#define S_QUEUE 0
#define M_QUEUE 0x3ffU
#define V_QUEUE(x) ((x) << S_QUEUE)
#define G_QUEUE(x) (((x) >> S_QUEUE) & M_QUEUE)
#define A_TP_LA_TABLE_0 0x7e10
#define S_VIRTPORT1TABLE 16
#define M_VIRTPORT1TABLE 0xffffU
#define V_VIRTPORT1TABLE(x) ((x) << S_VIRTPORT1TABLE)
#define G_VIRTPORT1TABLE(x) (((x) >> S_VIRTPORT1TABLE) & M_VIRTPORT1TABLE)
#define S_VIRTPORT0TABLE 0
#define M_VIRTPORT0TABLE 0xffffU
#define V_VIRTPORT0TABLE(x) ((x) << S_VIRTPORT0TABLE)
#define G_VIRTPORT0TABLE(x) (((x) >> S_VIRTPORT0TABLE) & M_VIRTPORT0TABLE)
#define A_TP_LA_TABLE_1 0x7e14
#define S_VIRTPORT3TABLE 16
#define M_VIRTPORT3TABLE 0xffffU
#define V_VIRTPORT3TABLE(x) ((x) << S_VIRTPORT3TABLE)
#define G_VIRTPORT3TABLE(x) (((x) >> S_VIRTPORT3TABLE) & M_VIRTPORT3TABLE)
#define S_VIRTPORT2TABLE 0
#define M_VIRTPORT2TABLE 0xffffU
#define V_VIRTPORT2TABLE(x) ((x) << S_VIRTPORT2TABLE)
#define G_VIRTPORT2TABLE(x) (((x) >> S_VIRTPORT2TABLE) & M_VIRTPORT2TABLE)
#define A_TP_TM_PIO_ADDR 0x7e18
#define A_TP_TM_PIO_DATA 0x7e1c
#define A_TP_MOD_CONFIG 0x7e24
#define S_RXCHANNELWEIGHT1 24
#define M_RXCHANNELWEIGHT1 0xffU
#define V_RXCHANNELWEIGHT1(x) ((x) << S_RXCHANNELWEIGHT1)
#define G_RXCHANNELWEIGHT1(x) (((x) >> S_RXCHANNELWEIGHT1) & M_RXCHANNELWEIGHT1)
#define S_RXCHANNELWEIGHT0 16
#define M_RXCHANNELWEIGHT0 0xffU
#define V_RXCHANNELWEIGHT0(x) ((x) << S_RXCHANNELWEIGHT0)
#define G_RXCHANNELWEIGHT0(x) (((x) >> S_RXCHANNELWEIGHT0) & M_RXCHANNELWEIGHT0)
#define S_TIMERMODE 8
#define M_TIMERMODE 0xffU
#define V_TIMERMODE(x) ((x) << S_TIMERMODE)
#define G_TIMERMODE(x) (((x) >> S_TIMERMODE) & M_TIMERMODE)
#define S_TXCHANNELXOFFEN 0
#define M_TXCHANNELXOFFEN 0xfU
#define V_TXCHANNELXOFFEN(x) ((x) << S_TXCHANNELXOFFEN)
#define G_TXCHANNELXOFFEN(x) (((x) >> S_TXCHANNELXOFFEN) & M_TXCHANNELXOFFEN)
#define A_TP_TX_MOD_QUEUE_REQ_MAP 0x7e28
#define S_RX_MOD_WEIGHT 24
#define M_RX_MOD_WEIGHT 0xffU
#define V_RX_MOD_WEIGHT(x) ((x) << S_RX_MOD_WEIGHT)
#define G_RX_MOD_WEIGHT(x) (((x) >> S_RX_MOD_WEIGHT) & M_RX_MOD_WEIGHT)
#define S_TX_MOD_WEIGHT 16
#define M_TX_MOD_WEIGHT 0xffU
#define V_TX_MOD_WEIGHT(x) ((x) << S_TX_MOD_WEIGHT)
#define G_TX_MOD_WEIGHT(x) (((x) >> S_TX_MOD_WEIGHT) & M_TX_MOD_WEIGHT)
#define S_TX_MOD_QUEUE_REQ_MAP 0
#define M_TX_MOD_QUEUE_REQ_MAP 0xffffU
#define V_TX_MOD_QUEUE_REQ_MAP(x) ((x) << S_TX_MOD_QUEUE_REQ_MAP)
#define G_TX_MOD_QUEUE_REQ_MAP(x) (((x) >> S_TX_MOD_QUEUE_REQ_MAP) & M_TX_MOD_QUEUE_REQ_MAP)
#define A_TP_TX_MOD_QUEUE_WEIGHT1 0x7e2c
#define S_TX_MODQ_WEIGHT7 24
#define M_TX_MODQ_WEIGHT7 0xffU
#define V_TX_MODQ_WEIGHT7(x) ((x) << S_TX_MODQ_WEIGHT7)
#define G_TX_MODQ_WEIGHT7(x) (((x) >> S_TX_MODQ_WEIGHT7) & M_TX_MODQ_WEIGHT7)
#define S_TX_MODQ_WEIGHT6 16
#define M_TX_MODQ_WEIGHT6 0xffU
#define V_TX_MODQ_WEIGHT6(x) ((x) << S_TX_MODQ_WEIGHT6)
#define G_TX_MODQ_WEIGHT6(x) (((x) >> S_TX_MODQ_WEIGHT6) & M_TX_MODQ_WEIGHT6)
#define S_TX_MODQ_WEIGHT5 8
#define M_TX_MODQ_WEIGHT5 0xffU
#define V_TX_MODQ_WEIGHT5(x) ((x) << S_TX_MODQ_WEIGHT5)
#define G_TX_MODQ_WEIGHT5(x) (((x) >> S_TX_MODQ_WEIGHT5) & M_TX_MODQ_WEIGHT5)
#define S_TX_MODQ_WEIGHT4 0
#define M_TX_MODQ_WEIGHT4 0xffU
#define V_TX_MODQ_WEIGHT4(x) ((x) << S_TX_MODQ_WEIGHT4)
#define G_TX_MODQ_WEIGHT4(x) (((x) >> S_TX_MODQ_WEIGHT4) & M_TX_MODQ_WEIGHT4)
#define A_TP_TX_MOD_QUEUE_WEIGHT0 0x7e30
#define S_TX_MODQ_WEIGHT3 24
#define M_TX_MODQ_WEIGHT3 0xffU
#define V_TX_MODQ_WEIGHT3(x) ((x) << S_TX_MODQ_WEIGHT3)
#define G_TX_MODQ_WEIGHT3(x) (((x) >> S_TX_MODQ_WEIGHT3) & M_TX_MODQ_WEIGHT3)
#define S_TX_MODQ_WEIGHT2 16
#define M_TX_MODQ_WEIGHT2 0xffU
#define V_TX_MODQ_WEIGHT2(x) ((x) << S_TX_MODQ_WEIGHT2)
#define G_TX_MODQ_WEIGHT2(x) (((x) >> S_TX_MODQ_WEIGHT2) & M_TX_MODQ_WEIGHT2)
#define S_TX_MODQ_WEIGHT1 8
#define M_TX_MODQ_WEIGHT1 0xffU
#define V_TX_MODQ_WEIGHT1(x) ((x) << S_TX_MODQ_WEIGHT1)
#define G_TX_MODQ_WEIGHT1(x) (((x) >> S_TX_MODQ_WEIGHT1) & M_TX_MODQ_WEIGHT1)
#define S_TX_MODQ_WEIGHT0 0
#define M_TX_MODQ_WEIGHT0 0xffU
#define V_TX_MODQ_WEIGHT0(x) ((x) << S_TX_MODQ_WEIGHT0)
#define G_TX_MODQ_WEIGHT0(x) (((x) >> S_TX_MODQ_WEIGHT0) & M_TX_MODQ_WEIGHT0)
#define A_TP_TX_MOD_CHANNEL_WEIGHT 0x7e34
#define A_TP_MOD_RATE_LIMIT 0x7e38
#define S_RX_MOD_RATE_LIMIT_INC 24
#define M_RX_MOD_RATE_LIMIT_INC 0xffU
#define V_RX_MOD_RATE_LIMIT_INC(x) ((x) << S_RX_MOD_RATE_LIMIT_INC)
#define G_RX_MOD_RATE_LIMIT_INC(x) (((x) >> S_RX_MOD_RATE_LIMIT_INC) & M_RX_MOD_RATE_LIMIT_INC)
#define S_RX_MOD_RATE_LIMIT_TICK 16
#define M_RX_MOD_RATE_LIMIT_TICK 0xffU
#define V_RX_MOD_RATE_LIMIT_TICK(x) ((x) << S_RX_MOD_RATE_LIMIT_TICK)
#define G_RX_MOD_RATE_LIMIT_TICK(x) (((x) >> S_RX_MOD_RATE_LIMIT_TICK) & M_RX_MOD_RATE_LIMIT_TICK)
#define S_TX_MOD_RATE_LIMIT_INC 8
#define M_TX_MOD_RATE_LIMIT_INC 0xffU
#define V_TX_MOD_RATE_LIMIT_INC(x) ((x) << S_TX_MOD_RATE_LIMIT_INC)
#define G_TX_MOD_RATE_LIMIT_INC(x) (((x) >> S_TX_MOD_RATE_LIMIT_INC) & M_TX_MOD_RATE_LIMIT_INC)
#define S_TX_MOD_RATE_LIMIT_TICK 0
#define M_TX_MOD_RATE_LIMIT_TICK 0xffU
#define V_TX_MOD_RATE_LIMIT_TICK(x) ((x) << S_TX_MOD_RATE_LIMIT_TICK)
#define G_TX_MOD_RATE_LIMIT_TICK(x) (((x) >> S_TX_MOD_RATE_LIMIT_TICK) & M_TX_MOD_RATE_LIMIT_TICK)
#define A_TP_PIO_ADDR 0x7e40
#define A_TP_PIO_DATA 0x7e44
#define A_TP_RESET 0x7e4c
#define S_FLSTINITENABLE 1
#define V_FLSTINITENABLE(x) ((x) << S_FLSTINITENABLE)
#define F_FLSTINITENABLE V_FLSTINITENABLE(1U)
#define S_TPRESET 0
#define V_TPRESET(x) ((x) << S_TPRESET)
#define F_TPRESET V_TPRESET(1U)
#define A_TP_MIB_INDEX 0x7e50
#define A_TP_MIB_DATA 0x7e54
#define A_TP_SYNC_TIME_HI 0x7e58
#define A_TP_SYNC_TIME_LO 0x7e5c
#define A_TP_CMM_MM_RX_FLST_BASE 0x7e60
#define A_TP_CMM_MM_TX_FLST_BASE 0x7e64
#define A_TP_CMM_MM_PS_FLST_BASE 0x7e68
#define A_TP_CMM_MM_MAX_PSTRUCT 0x7e6c
#define S_CMMAXPSTRUCT 0
#define M_CMMAXPSTRUCT 0x1fffffU
#define V_CMMAXPSTRUCT(x) ((x) << S_CMMAXPSTRUCT)
#define G_CMMAXPSTRUCT(x) (((x) >> S_CMMAXPSTRUCT) & M_CMMAXPSTRUCT)
#define A_TP_INT_ENABLE 0x7e70
#define S_FLMTXFLSTEMPTY 30
#define V_FLMTXFLSTEMPTY(x) ((x) << S_FLMTXFLSTEMPTY)
#define F_FLMTXFLSTEMPTY V_FLMTXFLSTEMPTY(1U)
#define S_RSSLKPPERR 29
#define V_RSSLKPPERR(x) ((x) << S_RSSLKPPERR)
#define F_RSSLKPPERR V_RSSLKPPERR(1U)
#define S_FLMPERRSET 28
#define V_FLMPERRSET(x) ((x) << S_FLMPERRSET)
#define F_FLMPERRSET V_FLMPERRSET(1U)
#define S_PROTOCOLSRAMPERR 27
#define V_PROTOCOLSRAMPERR(x) ((x) << S_PROTOCOLSRAMPERR)
#define F_PROTOCOLSRAMPERR V_PROTOCOLSRAMPERR(1U)
#define S_ARPLUTPERR 26
#define V_ARPLUTPERR(x) ((x) << S_ARPLUTPERR)
#define F_ARPLUTPERR V_ARPLUTPERR(1U)
#define S_CMRCFOPPERR 25
#define V_CMRCFOPPERR(x) ((x) << S_CMRCFOPPERR)
#define F_CMRCFOPPERR V_CMRCFOPPERR(1U)
#define S_CMCACHEPERR 24
#define V_CMCACHEPERR(x) ((x) << S_CMCACHEPERR)
#define F_CMCACHEPERR V_CMCACHEPERR(1U)
#define S_CMRCFDATAPERR 23
#define V_CMRCFDATAPERR(x) ((x) << S_CMRCFDATAPERR)
#define F_CMRCFDATAPERR V_CMRCFDATAPERR(1U)
#define S_DBL2TLUTPERR 22
#define V_DBL2TLUTPERR(x) ((x) << S_DBL2TLUTPERR)
#define F_DBL2TLUTPERR V_DBL2TLUTPERR(1U)
#define S_DBTXTIDPERR 21
#define V_DBTXTIDPERR(x) ((x) << S_DBTXTIDPERR)
#define F_DBTXTIDPERR V_DBTXTIDPERR(1U)
#define S_DBEXTPERR 20
#define V_DBEXTPERR(x) ((x) << S_DBEXTPERR)
#define F_DBEXTPERR V_DBEXTPERR(1U)
#define S_DBOPPERR 19
#define V_DBOPPERR(x) ((x) << S_DBOPPERR)
#define F_DBOPPERR V_DBOPPERR(1U)
#define S_TMCACHEPERR 18
#define V_TMCACHEPERR(x) ((x) << S_TMCACHEPERR)
#define F_TMCACHEPERR V_TMCACHEPERR(1U)
#define S_ETPOUTCPLFIFOPERR 17
#define V_ETPOUTCPLFIFOPERR(x) ((x) << S_ETPOUTCPLFIFOPERR)
#define F_ETPOUTCPLFIFOPERR V_ETPOUTCPLFIFOPERR(1U)
#define S_ETPOUTTCPFIFOPERR 16
#define V_ETPOUTTCPFIFOPERR(x) ((x) << S_ETPOUTTCPFIFOPERR)
#define F_ETPOUTTCPFIFOPERR V_ETPOUTTCPFIFOPERR(1U)
#define S_ETPOUTIPFIFOPERR 15
#define V_ETPOUTIPFIFOPERR(x) ((x) << S_ETPOUTIPFIFOPERR)
#define F_ETPOUTIPFIFOPERR V_ETPOUTIPFIFOPERR(1U)
#define S_ETPOUTETHFIFOPERR 14
#define V_ETPOUTETHFIFOPERR(x) ((x) << S_ETPOUTETHFIFOPERR)
#define F_ETPOUTETHFIFOPERR V_ETPOUTETHFIFOPERR(1U)
#define S_ETPINCPLFIFOPERR 13
#define V_ETPINCPLFIFOPERR(x) ((x) << S_ETPINCPLFIFOPERR)
#define F_ETPINCPLFIFOPERR V_ETPINCPLFIFOPERR(1U)
#define S_ETPINTCPOPTFIFOPERR 12
#define V_ETPINTCPOPTFIFOPERR(x) ((x) << S_ETPINTCPOPTFIFOPERR)
#define F_ETPINTCPOPTFIFOPERR V_ETPINTCPOPTFIFOPERR(1U)
#define S_ETPINTCPFIFOPERR 11
#define V_ETPINTCPFIFOPERR(x) ((x) << S_ETPINTCPFIFOPERR)
#define F_ETPINTCPFIFOPERR V_ETPINTCPFIFOPERR(1U)
#define S_ETPINIPFIFOPERR 10
#define V_ETPINIPFIFOPERR(x) ((x) << S_ETPINIPFIFOPERR)
#define F_ETPINIPFIFOPERR V_ETPINIPFIFOPERR(1U)
#define S_ETPINETHFIFOPERR 9
#define V_ETPINETHFIFOPERR(x) ((x) << S_ETPINETHFIFOPERR)
#define F_ETPINETHFIFOPERR V_ETPINETHFIFOPERR(1U)
#define S_CTPOUTCPLFIFOPERR 8
#define V_CTPOUTCPLFIFOPERR(x) ((x) << S_CTPOUTCPLFIFOPERR)
#define F_CTPOUTCPLFIFOPERR V_CTPOUTCPLFIFOPERR(1U)
#define S_CTPOUTTCPFIFOPERR 7
#define V_CTPOUTTCPFIFOPERR(x) ((x) << S_CTPOUTTCPFIFOPERR)
#define F_CTPOUTTCPFIFOPERR V_CTPOUTTCPFIFOPERR(1U)
#define S_CTPOUTIPFIFOPERR 6
#define V_CTPOUTIPFIFOPERR(x) ((x) << S_CTPOUTIPFIFOPERR)
#define F_CTPOUTIPFIFOPERR V_CTPOUTIPFIFOPERR(1U)
#define S_CTPOUTETHFIFOPERR 5
#define V_CTPOUTETHFIFOPERR(x) ((x) << S_CTPOUTETHFIFOPERR)
#define F_CTPOUTETHFIFOPERR V_CTPOUTETHFIFOPERR(1U)
#define S_CTPINCPLFIFOPERR 4
#define V_CTPINCPLFIFOPERR(x) ((x) << S_CTPINCPLFIFOPERR)
#define F_CTPINCPLFIFOPERR V_CTPINCPLFIFOPERR(1U)
#define S_CTPINTCPOPFIFOPERR 3
#define V_CTPINTCPOPFIFOPERR(x) ((x) << S_CTPINTCPOPFIFOPERR)
#define F_CTPINTCPOPFIFOPERR V_CTPINTCPOPFIFOPERR(1U)
#define S_PDUFBKFIFOPERR 2
#define V_PDUFBKFIFOPERR(x) ((x) << S_PDUFBKFIFOPERR)
#define F_PDUFBKFIFOPERR V_PDUFBKFIFOPERR(1U)
#define S_CMOPEXTFIFOPERR 1
#define V_CMOPEXTFIFOPERR(x) ((x) << S_CMOPEXTFIFOPERR)
#define F_CMOPEXTFIFOPERR V_CMOPEXTFIFOPERR(1U)
#define S_DELINVFIFOPERR 0
#define V_DELINVFIFOPERR(x) ((x) << S_DELINVFIFOPERR)
#define F_DELINVFIFOPERR V_DELINVFIFOPERR(1U)
#define S_CTPOUTPLDFIFOPERR 7
#define V_CTPOUTPLDFIFOPERR(x) ((x) << S_CTPOUTPLDFIFOPERR)
#define F_CTPOUTPLDFIFOPERR V_CTPOUTPLDFIFOPERR(1U)
#define S_SRQTABLEPERR 1
#define V_SRQTABLEPERR(x) ((x) << S_SRQTABLEPERR)
#define F_SRQTABLEPERR V_SRQTABLEPERR(1U)
#define A_TP_INT_CAUSE 0x7e74
#define A_TP_PER_ENABLE 0x7e78
#define A_TP_FLM_FREE_PS_CNT 0x7e80
#define S_FREEPSTRUCTCOUNT 0
#define M_FREEPSTRUCTCOUNT 0x1fffffU
#define V_FREEPSTRUCTCOUNT(x) ((x) << S_FREEPSTRUCTCOUNT)
#define G_FREEPSTRUCTCOUNT(x) (((x) >> S_FREEPSTRUCTCOUNT) & M_FREEPSTRUCTCOUNT)
#define A_TP_FLM_FREE_RX_CNT 0x7e84
#define S_FREERXPAGECHN 28
#define V_FREERXPAGECHN(x) ((x) << S_FREERXPAGECHN)
#define F_FREERXPAGECHN V_FREERXPAGECHN(1U)
#define S_FREERXPAGECOUNT 0
#define M_FREERXPAGECOUNT 0x1fffffU
#define V_FREERXPAGECOUNT(x) ((x) << S_FREERXPAGECOUNT)
#define G_FREERXPAGECOUNT(x) (((x) >> S_FREERXPAGECOUNT) & M_FREERXPAGECOUNT)
#define A_TP_FLM_FREE_TX_CNT 0x7e88
#define S_FREETXPAGECHN 28
#define M_FREETXPAGECHN 0x3U
#define V_FREETXPAGECHN(x) ((x) << S_FREETXPAGECHN)
#define G_FREETXPAGECHN(x) (((x) >> S_FREETXPAGECHN) & M_FREETXPAGECHN)
#define S_FREETXPAGECOUNT 0
#define M_FREETXPAGECOUNT 0x1fffffU
#define V_FREETXPAGECOUNT(x) ((x) << S_FREETXPAGECOUNT)
#define G_FREETXPAGECOUNT(x) (((x) >> S_FREETXPAGECOUNT) & M_FREETXPAGECOUNT)
#define A_TP_TM_HEAP_PUSH_CNT 0x7e8c
#define A_TP_TM_HEAP_POP_CNT 0x7e90
#define A_TP_TM_DACK_PUSH_CNT 0x7e94
#define A_TP_TM_DACK_POP_CNT 0x7e98
#define A_TP_TM_MOD_PUSH_CNT 0x7e9c
#define A_TP_MOD_POP_CNT 0x7ea0
#define A_TP_TIMER_SEPARATOR 0x7ea4
#define S_TIMERSEPARATOR 16
#define M_TIMERSEPARATOR 0xffffU
#define V_TIMERSEPARATOR(x) ((x) << S_TIMERSEPARATOR)
#define G_TIMERSEPARATOR(x) (((x) >> S_TIMERSEPARATOR) & M_TIMERSEPARATOR)
#define S_DISABLETIMEFREEZE 0
#define V_DISABLETIMEFREEZE(x) ((x) << S_DISABLETIMEFREEZE)
#define F_DISABLETIMEFREEZE V_DISABLETIMEFREEZE(1U)
#define A_TP_STAMP_TIME 0x7ea8
#define A_TP_DEBUG_FLAGS 0x7eac
#define S_RXTIMERDACKFIRST 26
#define V_RXTIMERDACKFIRST(x) ((x) << S_RXTIMERDACKFIRST)
#define F_RXTIMERDACKFIRST V_RXTIMERDACKFIRST(1U)
#define S_RXTIMERDACK 25
#define V_RXTIMERDACK(x) ((x) << S_RXTIMERDACK)
#define F_RXTIMERDACK V_RXTIMERDACK(1U)
#define S_RXTIMERHEARTBEAT 24
#define V_RXTIMERHEARTBEAT(x) ((x) << S_RXTIMERHEARTBEAT)
#define F_RXTIMERHEARTBEAT V_RXTIMERHEARTBEAT(1U)
#define S_RXPAWSDROP 23
#define V_RXPAWSDROP(x) ((x) << S_RXPAWSDROP)
#define F_RXPAWSDROP V_RXPAWSDROP(1U)
#define S_RXURGDATADROP 22
#define V_RXURGDATADROP(x) ((x) << S_RXURGDATADROP)
#define F_RXURGDATADROP V_RXURGDATADROP(1U)
#define S_RXFUTUREDATA 21
#define V_RXFUTUREDATA(x) ((x) << S_RXFUTUREDATA)
#define F_RXFUTUREDATA V_RXFUTUREDATA(1U)
#define S_RXRCVRXMDATA 20
#define V_RXRCVRXMDATA(x) ((x) << S_RXRCVRXMDATA)
#define F_RXRCVRXMDATA V_RXRCVRXMDATA(1U)
#define S_RXRCVOOODATAFIN 19
#define V_RXRCVOOODATAFIN(x) ((x) << S_RXRCVOOODATAFIN)
#define F_RXRCVOOODATAFIN V_RXRCVOOODATAFIN(1U)
#define S_RXRCVOOODATA 18
#define V_RXRCVOOODATA(x) ((x) << S_RXRCVOOODATA)
#define F_RXRCVOOODATA V_RXRCVOOODATA(1U)
#define S_RXRCVWNDZERO 17
#define V_RXRCVWNDZERO(x) ((x) << S_RXRCVWNDZERO)
#define F_RXRCVWNDZERO V_RXRCVWNDZERO(1U)
#define S_RXRCVWNDLTMSS 16
#define V_RXRCVWNDLTMSS(x) ((x) << S_RXRCVWNDLTMSS)
#define F_RXRCVWNDLTMSS V_RXRCVWNDLTMSS(1U)
#define S_TXDUPACKINC 11
#define V_TXDUPACKINC(x) ((x) << S_TXDUPACKINC)
#define F_TXDUPACKINC V_TXDUPACKINC(1U)
#define S_TXRXMURG 10
#define V_TXRXMURG(x) ((x) << S_TXRXMURG)
#define F_TXRXMURG V_TXRXMURG(1U)
#define S_TXRXMFIN 9
#define V_TXRXMFIN(x) ((x) << S_TXRXMFIN)
#define F_TXRXMFIN V_TXRXMFIN(1U)
#define S_TXRXMSYN 8
#define V_TXRXMSYN(x) ((x) << S_TXRXMSYN)
#define F_TXRXMSYN V_TXRXMSYN(1U)
#define S_TXRXMNEWRENO 7
#define V_TXRXMNEWRENO(x) ((x) << S_TXRXMNEWRENO)
#define F_TXRXMNEWRENO V_TXRXMNEWRENO(1U)
#define S_TXRXMFAST 6
#define V_TXRXMFAST(x) ((x) << S_TXRXMFAST)
#define F_TXRXMFAST V_TXRXMFAST(1U)
#define S_TXRXMTIMER 5
#define V_TXRXMTIMER(x) ((x) << S_TXRXMTIMER)
#define F_TXRXMTIMER V_TXRXMTIMER(1U)
#define S_TXRXMTIMERKEEPALIVE 4
#define V_TXRXMTIMERKEEPALIVE(x) ((x) << S_TXRXMTIMERKEEPALIVE)
#define F_TXRXMTIMERKEEPALIVE V_TXRXMTIMERKEEPALIVE(1U)
#define S_TXRXMTIMERPERSIST 3
#define V_TXRXMTIMERPERSIST(x) ((x) << S_TXRXMTIMERPERSIST)
#define F_TXRXMTIMERPERSIST V_TXRXMTIMERPERSIST(1U)
#define S_TXRCVADVSHRUNK 2
#define V_TXRCVADVSHRUNK(x) ((x) << S_TXRCVADVSHRUNK)
#define F_TXRCVADVSHRUNK V_TXRCVADVSHRUNK(1U)
#define S_TXRCVADVZERO 1
#define V_TXRCVADVZERO(x) ((x) << S_TXRCVADVZERO)
#define F_TXRCVADVZERO V_TXRCVADVZERO(1U)
#define S_TXRCVADVLTMSS 0
#define V_TXRCVADVLTMSS(x) ((x) << S_TXRCVADVLTMSS)
#define F_TXRCVADVLTMSS V_TXRCVADVLTMSS(1U)
#define S_RXTIMERCOMPBUFFER 27
#define V_RXTIMERCOMPBUFFER(x) ((x) << S_RXTIMERCOMPBUFFER)
#define F_RXTIMERCOMPBUFFER V_RXTIMERCOMPBUFFER(1U)
#define S_TXDFRFAST 13
#define V_TXDFRFAST(x) ((x) << S_TXDFRFAST)
#define F_TXDFRFAST V_TXDFRFAST(1U)
#define S_TXRXMMISC 12
#define V_TXRXMMISC(x) ((x) << S_TXRXMMISC)
#define F_TXRXMMISC V_TXRXMMISC(1U)
#define A_TP_RX_SCHED 0x7eb0
#define S_RXCOMMITRESET1 31
#define V_RXCOMMITRESET1(x) ((x) << S_RXCOMMITRESET1)
#define F_RXCOMMITRESET1 V_RXCOMMITRESET1(1U)
#define S_RXCOMMITRESET0 30
#define V_RXCOMMITRESET0(x) ((x) << S_RXCOMMITRESET0)
#define F_RXCOMMITRESET0 V_RXCOMMITRESET0(1U)
#define S_RXFORCECONG1 29
#define V_RXFORCECONG1(x) ((x) << S_RXFORCECONG1)
#define F_RXFORCECONG1 V_RXFORCECONG1(1U)
#define S_RXFORCECONG0 28
#define V_RXFORCECONG0(x) ((x) << S_RXFORCECONG0)
#define F_RXFORCECONG0 V_RXFORCECONG0(1U)
#define S_ENABLELPBKFULL1 26
#define M_ENABLELPBKFULL1 0x3U
#define V_ENABLELPBKFULL1(x) ((x) << S_ENABLELPBKFULL1)
#define G_ENABLELPBKFULL1(x) (((x) >> S_ENABLELPBKFULL1) & M_ENABLELPBKFULL1)
#define S_ENABLELPBKFULL0 24
#define M_ENABLELPBKFULL0 0x3U
#define V_ENABLELPBKFULL0(x) ((x) << S_ENABLELPBKFULL0)
#define G_ENABLELPBKFULL0(x) (((x) >> S_ENABLELPBKFULL0) & M_ENABLELPBKFULL0)
#define S_ENABLEFIFOFULL1 22
#define M_ENABLEFIFOFULL1 0x3U
#define V_ENABLEFIFOFULL1(x) ((x) << S_ENABLEFIFOFULL1)
#define G_ENABLEFIFOFULL1(x) (((x) >> S_ENABLEFIFOFULL1) & M_ENABLEFIFOFULL1)
#define S_ENABLEPCMDFULL1 20
#define M_ENABLEPCMDFULL1 0x3U
#define V_ENABLEPCMDFULL1(x) ((x) << S_ENABLEPCMDFULL1)
#define G_ENABLEPCMDFULL1(x) (((x) >> S_ENABLEPCMDFULL1) & M_ENABLEPCMDFULL1)
#define S_ENABLEHDRFULL1 18
#define M_ENABLEHDRFULL1 0x3U
#define V_ENABLEHDRFULL1(x) ((x) << S_ENABLEHDRFULL1)
#define G_ENABLEHDRFULL1(x) (((x) >> S_ENABLEHDRFULL1) & M_ENABLEHDRFULL1)
#define S_ENABLEFIFOFULL0 16
#define M_ENABLEFIFOFULL0 0x3U
#define V_ENABLEFIFOFULL0(x) ((x) << S_ENABLEFIFOFULL0)
#define G_ENABLEFIFOFULL0(x) (((x) >> S_ENABLEFIFOFULL0) & M_ENABLEFIFOFULL0)
#define S_ENABLEPCMDFULL0 14
#define M_ENABLEPCMDFULL0 0x3U
#define V_ENABLEPCMDFULL0(x) ((x) << S_ENABLEPCMDFULL0)
#define G_ENABLEPCMDFULL0(x) (((x) >> S_ENABLEPCMDFULL0) & M_ENABLEPCMDFULL0)
#define S_ENABLEHDRFULL0 12
#define M_ENABLEHDRFULL0 0x3U
#define V_ENABLEHDRFULL0(x) ((x) << S_ENABLEHDRFULL0)
#define G_ENABLEHDRFULL0(x) (((x) >> S_ENABLEHDRFULL0) & M_ENABLEHDRFULL0)
#define S_COMMITLIMIT1 6
#define M_COMMITLIMIT1 0x3fU
#define V_COMMITLIMIT1(x) ((x) << S_COMMITLIMIT1)
#define G_COMMITLIMIT1(x) (((x) >> S_COMMITLIMIT1) & M_COMMITLIMIT1)
#define S_COMMITLIMIT0 0
#define M_COMMITLIMIT0 0x3fU
#define V_COMMITLIMIT0(x) ((x) << S_COMMITLIMIT0)
#define G_COMMITLIMIT0(x) (((x) >> S_COMMITLIMIT0) & M_COMMITLIMIT0)
#define A_TP_TX_SCHED 0x7eb4
#define S_COMMITRESET3 31
#define V_COMMITRESET3(x) ((x) << S_COMMITRESET3)
#define F_COMMITRESET3 V_COMMITRESET3(1U)
#define S_COMMITRESET2 30
#define V_COMMITRESET2(x) ((x) << S_COMMITRESET2)
#define F_COMMITRESET2 V_COMMITRESET2(1U)
#define S_COMMITRESET1 29
#define V_COMMITRESET1(x) ((x) << S_COMMITRESET1)
#define F_COMMITRESET1 V_COMMITRESET1(1U)
#define S_COMMITRESET0 28
#define V_COMMITRESET0(x) ((x) << S_COMMITRESET0)
#define F_COMMITRESET0 V_COMMITRESET0(1U)
#define S_FORCECONG3 27
#define V_FORCECONG3(x) ((x) << S_FORCECONG3)
#define F_FORCECONG3 V_FORCECONG3(1U)
#define S_FORCECONG2 26
#define V_FORCECONG2(x) ((x) << S_FORCECONG2)
#define F_FORCECONG2 V_FORCECONG2(1U)
#define S_FORCECONG1 25
#define V_FORCECONG1(x) ((x) << S_FORCECONG1)
#define F_FORCECONG1 V_FORCECONG1(1U)
#define S_FORCECONG0 24
#define V_FORCECONG0(x) ((x) << S_FORCECONG0)
#define F_FORCECONG0 V_FORCECONG0(1U)
#define S_COMMITLIMIT3 18
#define M_COMMITLIMIT3 0x3fU
#define V_COMMITLIMIT3(x) ((x) << S_COMMITLIMIT3)
#define G_COMMITLIMIT3(x) (((x) >> S_COMMITLIMIT3) & M_COMMITLIMIT3)
#define S_COMMITLIMIT2 12
#define M_COMMITLIMIT2 0x3fU
#define V_COMMITLIMIT2(x) ((x) << S_COMMITLIMIT2)
#define G_COMMITLIMIT2(x) (((x) >> S_COMMITLIMIT2) & M_COMMITLIMIT2)
#define A_TP_FX_SCHED 0x7eb8
#define S_TXCHNXOFF3 19
#define V_TXCHNXOFF3(x) ((x) << S_TXCHNXOFF3)
#define F_TXCHNXOFF3 V_TXCHNXOFF3(1U)
#define S_TXCHNXOFF2 18
#define V_TXCHNXOFF2(x) ((x) << S_TXCHNXOFF2)
#define F_TXCHNXOFF2 V_TXCHNXOFF2(1U)
#define S_TXCHNXOFF1 17
#define V_TXCHNXOFF1(x) ((x) << S_TXCHNXOFF1)
#define F_TXCHNXOFF1 V_TXCHNXOFF1(1U)
#define S_TXCHNXOFF0 16
#define V_TXCHNXOFF0(x) ((x) << S_TXCHNXOFF0)
#define F_TXCHNXOFF0 V_TXCHNXOFF0(1U)
#define S_TXMODXOFF7 15
#define V_TXMODXOFF7(x) ((x) << S_TXMODXOFF7)
#define F_TXMODXOFF7 V_TXMODXOFF7(1U)
#define S_TXMODXOFF6 14
#define V_TXMODXOFF6(x) ((x) << S_TXMODXOFF6)
#define F_TXMODXOFF6 V_TXMODXOFF6(1U)
#define S_TXMODXOFF5 13
#define V_TXMODXOFF5(x) ((x) << S_TXMODXOFF5)
#define F_TXMODXOFF5 V_TXMODXOFF5(1U)
#define S_TXMODXOFF4 12
#define V_TXMODXOFF4(x) ((x) << S_TXMODXOFF4)
#define F_TXMODXOFF4 V_TXMODXOFF4(1U)
#define S_TXMODXOFF3 11
#define V_TXMODXOFF3(x) ((x) << S_TXMODXOFF3)
#define F_TXMODXOFF3 V_TXMODXOFF3(1U)
#define S_TXMODXOFF2 10
#define V_TXMODXOFF2(x) ((x) << S_TXMODXOFF2)
#define F_TXMODXOFF2 V_TXMODXOFF2(1U)
#define S_TXMODXOFF1 9
#define V_TXMODXOFF1(x) ((x) << S_TXMODXOFF1)
#define F_TXMODXOFF1 V_TXMODXOFF1(1U)
#define S_TXMODXOFF0 8
#define V_TXMODXOFF0(x) ((x) << S_TXMODXOFF0)
#define F_TXMODXOFF0 V_TXMODXOFF0(1U)
#define S_RXCHNXOFF3 7
#define V_RXCHNXOFF3(x) ((x) << S_RXCHNXOFF3)
#define F_RXCHNXOFF3 V_RXCHNXOFF3(1U)
#define S_RXCHNXOFF2 6
#define V_RXCHNXOFF2(x) ((x) << S_RXCHNXOFF2)
#define F_RXCHNXOFF2 V_RXCHNXOFF2(1U)
#define S_RXCHNXOFF1 5
#define V_RXCHNXOFF1(x) ((x) << S_RXCHNXOFF1)
#define F_RXCHNXOFF1 V_RXCHNXOFF1(1U)
#define S_RXCHNXOFF0 4
#define V_RXCHNXOFF0(x) ((x) << S_RXCHNXOFF0)
#define F_RXCHNXOFF0 V_RXCHNXOFF0(1U)
#define S_RXMODXOFF1 1
#define V_RXMODXOFF1(x) ((x) << S_RXMODXOFF1)
#define F_RXMODXOFF1 V_RXMODXOFF1(1U)
#define S_RXMODXOFF0 0
#define V_RXMODXOFF0(x) ((x) << S_RXMODXOFF0)
#define F_RXMODXOFF0 V_RXMODXOFF0(1U)
#define A_TP_TX_ORATE 0x7ebc
#define S_OFDRATE3 24
#define M_OFDRATE3 0xffU
#define V_OFDRATE3(x) ((x) << S_OFDRATE3)
#define G_OFDRATE3(x) (((x) >> S_OFDRATE3) & M_OFDRATE3)
#define S_OFDRATE2 16
#define M_OFDRATE2 0xffU
#define V_OFDRATE2(x) ((x) << S_OFDRATE2)
#define G_OFDRATE2(x) (((x) >> S_OFDRATE2) & M_OFDRATE2)
#define S_OFDRATE1 8
#define M_OFDRATE1 0xffU
#define V_OFDRATE1(x) ((x) << S_OFDRATE1)
#define G_OFDRATE1(x) (((x) >> S_OFDRATE1) & M_OFDRATE1)
#define S_OFDRATE0 0
#define M_OFDRATE0 0xffU
#define V_OFDRATE0(x) ((x) << S_OFDRATE0)
#define G_OFDRATE0(x) (((x) >> S_OFDRATE0) & M_OFDRATE0)
#define A_TP_IX_SCHED0 0x7ec0
#define A_TP_IX_SCHED1 0x7ec4
#define A_TP_IX_SCHED2 0x7ec8
#define A_TP_IX_SCHED3 0x7ecc
#define A_TP_TX_TRATE 0x7ed0
#define S_TNLRATE3 24
#define M_TNLRATE3 0xffU
#define V_TNLRATE3(x) ((x) << S_TNLRATE3)
#define G_TNLRATE3(x) (((x) >> S_TNLRATE3) & M_TNLRATE3)
#define S_TNLRATE2 16
#define M_TNLRATE2 0xffU
#define V_TNLRATE2(x) ((x) << S_TNLRATE2)
#define G_TNLRATE2(x) (((x) >> S_TNLRATE2) & M_TNLRATE2)
#define S_TNLRATE1 8
#define M_TNLRATE1 0xffU
#define V_TNLRATE1(x) ((x) << S_TNLRATE1)
#define G_TNLRATE1(x) (((x) >> S_TNLRATE1) & M_TNLRATE1)
#define S_TNLRATE0 0
#define M_TNLRATE0 0xffU
#define V_TNLRATE0(x) ((x) << S_TNLRATE0)
#define G_TNLRATE0(x) (((x) >> S_TNLRATE0) & M_TNLRATE0)
#define A_TP_DBG_LA_CONFIG 0x7ed4
#define S_DBGLAOPCENABLE 24
#define M_DBGLAOPCENABLE 0xffU
#define V_DBGLAOPCENABLE(x) ((x) << S_DBGLAOPCENABLE)
#define G_DBGLAOPCENABLE(x) (((x) >> S_DBGLAOPCENABLE) & M_DBGLAOPCENABLE)
#define S_DBGLAWHLF 23
#define V_DBGLAWHLF(x) ((x) << S_DBGLAWHLF)
#define F_DBGLAWHLF V_DBGLAWHLF(1U)
#define S_DBGLAWPTR 16
#define M_DBGLAWPTR 0x7fU
#define V_DBGLAWPTR(x) ((x) << S_DBGLAWPTR)
#define G_DBGLAWPTR(x) (((x) >> S_DBGLAWPTR) & M_DBGLAWPTR)
#define S_DBGLAMODE 14
#define M_DBGLAMODE 0x3U
#define V_DBGLAMODE(x) ((x) << S_DBGLAMODE)
#define G_DBGLAMODE(x) (((x) >> S_DBGLAMODE) & M_DBGLAMODE)
#define S_DBGLAFATALFREEZE 13
#define V_DBGLAFATALFREEZE(x) ((x) << S_DBGLAFATALFREEZE)
#define F_DBGLAFATALFREEZE V_DBGLAFATALFREEZE(1U)
#define S_DBGLAENABLE 12
#define V_DBGLAENABLE(x) ((x) << S_DBGLAENABLE)
#define F_DBGLAENABLE V_DBGLAENABLE(1U)
#define S_DBGLARPTR 0
#define M_DBGLARPTR 0x7fU
#define V_DBGLARPTR(x) ((x) << S_DBGLARPTR)
#define G_DBGLARPTR(x) (((x) >> S_DBGLARPTR) & M_DBGLARPTR)
#define A_TP_DBG_LA_DATAL 0x7ed8
#define A_TP_DBG_LA_DATAH 0x7edc
#define A_TP_PROTOCOL_CNTRL 0x7ee8
#define S_WRITEENABLE 31
#define V_WRITEENABLE(x) ((x) << S_WRITEENABLE)
#define F_WRITEENABLE V_WRITEENABLE(1U)
#define S_TCAMENABLE 10
#define V_TCAMENABLE(x) ((x) << S_TCAMENABLE)
#define F_TCAMENABLE V_TCAMENABLE(1U)
#define S_BLOCKSELECT 8
#define M_BLOCKSELECT 0x3U
#define V_BLOCKSELECT(x) ((x) << S_BLOCKSELECT)
#define G_BLOCKSELECT(x) (((x) >> S_BLOCKSELECT) & M_BLOCKSELECT)
#define S_LINEADDRESS 1
#define M_LINEADDRESS 0x7fU
#define V_LINEADDRESS(x) ((x) << S_LINEADDRESS)
#define G_LINEADDRESS(x) (((x) >> S_LINEADDRESS) & M_LINEADDRESS)
#define S_REQUESTDONE 0
#define V_REQUESTDONE(x) ((x) << S_REQUESTDONE)
#define F_REQUESTDONE V_REQUESTDONE(1U)
#define A_TP_PROTOCOL_DATA0 0x7eec
#define A_TP_PROTOCOL_DATA1 0x7ef0
#define A_TP_PROTOCOL_DATA2 0x7ef4
#define A_TP_PROTOCOL_DATA3 0x7ef8
#define A_TP_PROTOCOL_DATA4 0x7efc
#define S_PROTOCOLDATAFIELD 0
#define M_PROTOCOLDATAFIELD 0xfU
#define V_PROTOCOLDATAFIELD(x) ((x) << S_PROTOCOLDATAFIELD)
#define G_PROTOCOLDATAFIELD(x) (((x) >> S_PROTOCOLDATAFIELD) & M_PROTOCOLDATAFIELD)
#define A_TP_TX_MOD_Q7_Q6_TIMER_SEPARATOR 0x0
#define S_TXTIMERSEPQ7 16
#define M_TXTIMERSEPQ7 0xffffU
#define V_TXTIMERSEPQ7(x) ((x) << S_TXTIMERSEPQ7)
#define G_TXTIMERSEPQ7(x) (((x) >> S_TXTIMERSEPQ7) & M_TXTIMERSEPQ7)
#define S_TXTIMERSEPQ6 0
#define M_TXTIMERSEPQ6 0xffffU
#define V_TXTIMERSEPQ6(x) ((x) << S_TXTIMERSEPQ6)
#define G_TXTIMERSEPQ6(x) (((x) >> S_TXTIMERSEPQ6) & M_TXTIMERSEPQ6)
#define A_TP_TX_MOD_Q5_Q4_TIMER_SEPARATOR 0x1
#define S_TXTIMERSEPQ5 16
#define M_TXTIMERSEPQ5 0xffffU
#define V_TXTIMERSEPQ5(x) ((x) << S_TXTIMERSEPQ5)
#define G_TXTIMERSEPQ5(x) (((x) >> S_TXTIMERSEPQ5) & M_TXTIMERSEPQ5)
#define S_TXTIMERSEPQ4 0
#define M_TXTIMERSEPQ4 0xffffU
#define V_TXTIMERSEPQ4(x) ((x) << S_TXTIMERSEPQ4)
#define G_TXTIMERSEPQ4(x) (((x) >> S_TXTIMERSEPQ4) & M_TXTIMERSEPQ4)
#define A_TP_TX_MOD_Q3_Q2_TIMER_SEPARATOR 0x2
#define S_TXTIMERSEPQ3 16
#define M_TXTIMERSEPQ3 0xffffU
#define V_TXTIMERSEPQ3(x) ((x) << S_TXTIMERSEPQ3)
#define G_TXTIMERSEPQ3(x) (((x) >> S_TXTIMERSEPQ3) & M_TXTIMERSEPQ3)
#define S_TXTIMERSEPQ2 0
#define M_TXTIMERSEPQ2 0xffffU
#define V_TXTIMERSEPQ2(x) ((x) << S_TXTIMERSEPQ2)
#define G_TXTIMERSEPQ2(x) (((x) >> S_TXTIMERSEPQ2) & M_TXTIMERSEPQ2)
#define A_TP_TX_MOD_Q1_Q0_TIMER_SEPARATOR 0x3
#define S_TXTIMERSEPQ1 16
#define M_TXTIMERSEPQ1 0xffffU
#define V_TXTIMERSEPQ1(x) ((x) << S_TXTIMERSEPQ1)
#define G_TXTIMERSEPQ1(x) (((x) >> S_TXTIMERSEPQ1) & M_TXTIMERSEPQ1)
#define S_TXTIMERSEPQ0 0
#define M_TXTIMERSEPQ0 0xffffU
#define V_TXTIMERSEPQ0(x) ((x) << S_TXTIMERSEPQ0)
#define G_TXTIMERSEPQ0(x) (((x) >> S_TXTIMERSEPQ0) & M_TXTIMERSEPQ0)
#define A_TP_RX_MOD_Q1_Q0_TIMER_SEPARATOR 0x4
#define S_RXTIMERSEPQ1 16
#define M_RXTIMERSEPQ1 0xffffU
#define V_RXTIMERSEPQ1(x) ((x) << S_RXTIMERSEPQ1)
#define G_RXTIMERSEPQ1(x) (((x) >> S_RXTIMERSEPQ1) & M_RXTIMERSEPQ1)
#define S_RXTIMERSEPQ0 0
#define M_RXTIMERSEPQ0 0xffffU
#define V_RXTIMERSEPQ0(x) ((x) << S_RXTIMERSEPQ0)
#define G_RXTIMERSEPQ0(x) (((x) >> S_RXTIMERSEPQ0) & M_RXTIMERSEPQ0)
#define A_TP_TX_MOD_Q7_Q6_RATE_LIMIT 0x5
#define S_TXRATEINCQ7 24
#define M_TXRATEINCQ7 0xffU
#define V_TXRATEINCQ7(x) ((x) << S_TXRATEINCQ7)
#define G_TXRATEINCQ7(x) (((x) >> S_TXRATEINCQ7) & M_TXRATEINCQ7)
#define S_TXRATETCKQ7 16
#define M_TXRATETCKQ7 0xffU
#define V_TXRATETCKQ7(x) ((x) << S_TXRATETCKQ7)
#define G_TXRATETCKQ7(x) (((x) >> S_TXRATETCKQ7) & M_TXRATETCKQ7)
#define S_TXRATEINCQ6 8
#define M_TXRATEINCQ6 0xffU
#define V_TXRATEINCQ6(x) ((x) << S_TXRATEINCQ6)
#define G_TXRATEINCQ6(x) (((x) >> S_TXRATEINCQ6) & M_TXRATEINCQ6)
#define S_TXRATETCKQ6 0
#define M_TXRATETCKQ6 0xffU
#define V_TXRATETCKQ6(x) ((x) << S_TXRATETCKQ6)
#define G_TXRATETCKQ6(x) (((x) >> S_TXRATETCKQ6) & M_TXRATETCKQ6)
#define A_TP_TX_MOD_Q5_Q4_RATE_LIMIT 0x6
#define S_TXRATEINCQ5 24
#define M_TXRATEINCQ5 0xffU
#define V_TXRATEINCQ5(x) ((x) << S_TXRATEINCQ5)
#define G_TXRATEINCQ5(x) (((x) >> S_TXRATEINCQ5) & M_TXRATEINCQ5)
#define S_TXRATETCKQ5 16
#define M_TXRATETCKQ5 0xffU
#define V_TXRATETCKQ5(x) ((x) << S_TXRATETCKQ5)
#define G_TXRATETCKQ5(x) (((x) >> S_TXRATETCKQ5) & M_TXRATETCKQ5)
#define S_TXRATEINCQ4 8
#define M_TXRATEINCQ4 0xffU
#define V_TXRATEINCQ4(x) ((x) << S_TXRATEINCQ4)
#define G_TXRATEINCQ4(x) (((x) >> S_TXRATEINCQ4) & M_TXRATEINCQ4)
#define S_TXRATETCKQ4 0
#define M_TXRATETCKQ4 0xffU
#define V_TXRATETCKQ4(x) ((x) << S_TXRATETCKQ4)
#define G_TXRATETCKQ4(x) (((x) >> S_TXRATETCKQ4) & M_TXRATETCKQ4)
#define A_TP_TX_MOD_Q3_Q2_RATE_LIMIT 0x7
#define S_TXRATEINCQ3 24
#define M_TXRATEINCQ3 0xffU
#define V_TXRATEINCQ3(x) ((x) << S_TXRATEINCQ3)
#define G_TXRATEINCQ3(x) (((x) >> S_TXRATEINCQ3) & M_TXRATEINCQ3)
#define S_TXRATETCKQ3 16
#define M_TXRATETCKQ3 0xffU
#define V_TXRATETCKQ3(x) ((x) << S_TXRATETCKQ3)
#define G_TXRATETCKQ3(x) (((x) >> S_TXRATETCKQ3) & M_TXRATETCKQ3)
#define S_TXRATEINCQ2 8
#define M_TXRATEINCQ2 0xffU
#define V_TXRATEINCQ2(x) ((x) << S_TXRATEINCQ2)
#define G_TXRATEINCQ2(x) (((x) >> S_TXRATEINCQ2) & M_TXRATEINCQ2)
#define S_TXRATETCKQ2 0
#define M_TXRATETCKQ2 0xffU
#define V_TXRATETCKQ2(x) ((x) << S_TXRATETCKQ2)
#define G_TXRATETCKQ2(x) (((x) >> S_TXRATETCKQ2) & M_TXRATETCKQ2)
#define A_TP_TX_MOD_Q1_Q0_RATE_LIMIT 0x8
#define S_TXRATEINCQ1 24
#define M_TXRATEINCQ1 0xffU
#define V_TXRATEINCQ1(x) ((x) << S_TXRATEINCQ1)
#define G_TXRATEINCQ1(x) (((x) >> S_TXRATEINCQ1) & M_TXRATEINCQ1)
#define S_TXRATETCKQ1 16
#define M_TXRATETCKQ1 0xffU
#define V_TXRATETCKQ1(x) ((x) << S_TXRATETCKQ1)
#define G_TXRATETCKQ1(x) (((x) >> S_TXRATETCKQ1) & M_TXRATETCKQ1)
#define S_TXRATEINCQ0 8
#define M_TXRATEINCQ0 0xffU
#define V_TXRATEINCQ0(x) ((x) << S_TXRATEINCQ0)
#define G_TXRATEINCQ0(x) (((x) >> S_TXRATEINCQ0) & M_TXRATEINCQ0)
#define S_TXRATETCKQ0 0
#define M_TXRATETCKQ0 0xffU
#define V_TXRATETCKQ0(x) ((x) << S_TXRATETCKQ0)
#define G_TXRATETCKQ0(x) (((x) >> S_TXRATETCKQ0) & M_TXRATETCKQ0)
#define A_TP_RX_MOD_Q1_Q0_RATE_LIMIT 0x9
#define S_RXRATEINCQ1 24
#define M_RXRATEINCQ1 0xffU
#define V_RXRATEINCQ1(x) ((x) << S_RXRATEINCQ1)
#define G_RXRATEINCQ1(x) (((x) >> S_RXRATEINCQ1) & M_RXRATEINCQ1)
#define S_RXRATETCKQ1 16
#define M_RXRATETCKQ1 0xffU
#define V_RXRATETCKQ1(x) ((x) << S_RXRATETCKQ1)
#define G_RXRATETCKQ1(x) (((x) >> S_RXRATETCKQ1) & M_RXRATETCKQ1)
#define S_RXRATEINCQ0 8
#define M_RXRATEINCQ0 0xffU
#define V_RXRATEINCQ0(x) ((x) << S_RXRATEINCQ0)
#define G_RXRATEINCQ0(x) (((x) >> S_RXRATEINCQ0) & M_RXRATEINCQ0)
#define S_RXRATETCKQ0 0
#define M_RXRATETCKQ0 0xffU
#define V_RXRATETCKQ0(x) ((x) << S_RXRATETCKQ0)
#define G_RXRATETCKQ0(x) (((x) >> S_RXRATETCKQ0) & M_RXRATETCKQ0)
#define A_TP_TX_MOD_C3_C2_RATE_LIMIT 0xa
#define A_TP_TX_MOD_C1_C0_RATE_LIMIT 0xb
#define A_TP_RX_SCHED_MAP 0x20
#define S_RXMAPCHANNEL3 24
#define M_RXMAPCHANNEL3 0xffU
#define V_RXMAPCHANNEL3(x) ((x) << S_RXMAPCHANNEL3)
#define G_RXMAPCHANNEL3(x) (((x) >> S_RXMAPCHANNEL3) & M_RXMAPCHANNEL3)
#define S_RXMAPCHANNEL2 16
#define M_RXMAPCHANNEL2 0xffU
#define V_RXMAPCHANNEL2(x) ((x) << S_RXMAPCHANNEL2)
#define G_RXMAPCHANNEL2(x) (((x) >> S_RXMAPCHANNEL2) & M_RXMAPCHANNEL2)
#define S_RXMAPCHANNEL1 8
#define M_RXMAPCHANNEL1 0xffU
#define V_RXMAPCHANNEL1(x) ((x) << S_RXMAPCHANNEL1)
#define G_RXMAPCHANNEL1(x) (((x) >> S_RXMAPCHANNEL1) & M_RXMAPCHANNEL1)
#define S_RXMAPCHANNEL0 0
#define M_RXMAPCHANNEL0 0xffU
#define V_RXMAPCHANNEL0(x) ((x) << S_RXMAPCHANNEL0)
#define G_RXMAPCHANNEL0(x) (((x) >> S_RXMAPCHANNEL0) & M_RXMAPCHANNEL0)
#define A_TP_RX_SCHED_SGE 0x21
#define S_RXSGEMOD1 12
#define M_RXSGEMOD1 0xfU
#define V_RXSGEMOD1(x) ((x) << S_RXSGEMOD1)
#define G_RXSGEMOD1(x) (((x) >> S_RXSGEMOD1) & M_RXSGEMOD1)
#define S_RXSGEMOD0 8
#define M_RXSGEMOD0 0xfU
#define V_RXSGEMOD0(x) ((x) << S_RXSGEMOD0)
#define G_RXSGEMOD0(x) (((x) >> S_RXSGEMOD0) & M_RXSGEMOD0)
#define S_RXSGECHANNEL3 3
#define V_RXSGECHANNEL3(x) ((x) << S_RXSGECHANNEL3)
#define F_RXSGECHANNEL3 V_RXSGECHANNEL3(1U)
#define S_RXSGECHANNEL2 2
#define V_RXSGECHANNEL2(x) ((x) << S_RXSGECHANNEL2)
#define F_RXSGECHANNEL2 V_RXSGECHANNEL2(1U)
#define S_RXSGECHANNEL1 1
#define V_RXSGECHANNEL1(x) ((x) << S_RXSGECHANNEL1)
#define F_RXSGECHANNEL1 V_RXSGECHANNEL1(1U)
#define S_RXSGECHANNEL0 0
#define V_RXSGECHANNEL0(x) ((x) << S_RXSGECHANNEL0)
#define F_RXSGECHANNEL0 V_RXSGECHANNEL0(1U)
#define A_TP_TX_SCHED_MAP 0x22
#define S_TXMAPCHANNEL3 12
#define M_TXMAPCHANNEL3 0xfU
#define V_TXMAPCHANNEL3(x) ((x) << S_TXMAPCHANNEL3)
#define G_TXMAPCHANNEL3(x) (((x) >> S_TXMAPCHANNEL3) & M_TXMAPCHANNEL3)
#define S_TXMAPCHANNEL2 8
#define M_TXMAPCHANNEL2 0xfU
#define V_TXMAPCHANNEL2(x) ((x) << S_TXMAPCHANNEL2)
#define G_TXMAPCHANNEL2(x) (((x) >> S_TXMAPCHANNEL2) & M_TXMAPCHANNEL2)
#define S_TXMAPCHANNEL1 4
#define M_TXMAPCHANNEL1 0xfU
#define V_TXMAPCHANNEL1(x) ((x) << S_TXMAPCHANNEL1)
#define G_TXMAPCHANNEL1(x) (((x) >> S_TXMAPCHANNEL1) & M_TXMAPCHANNEL1)
#define S_TXMAPCHANNEL0 0
#define M_TXMAPCHANNEL0 0xfU
#define V_TXMAPCHANNEL0(x) ((x) << S_TXMAPCHANNEL0)
#define G_TXMAPCHANNEL0(x) (((x) >> S_TXMAPCHANNEL0) & M_TXMAPCHANNEL0)
#define S_TXLPKCHANNEL1 17
#define V_TXLPKCHANNEL1(x) ((x) << S_TXLPKCHANNEL1)
#define F_TXLPKCHANNEL1 V_TXLPKCHANNEL1(1U)
#define S_TXLPKCHANNEL0 16
#define V_TXLPKCHANNEL0(x) ((x) << S_TXLPKCHANNEL0)
#define F_TXLPKCHANNEL0 V_TXLPKCHANNEL0(1U)
#define A_TP_TX_SCHED_HDR 0x23
#define S_TXMAPHDRCHANNEL7 28
#define M_TXMAPHDRCHANNEL7 0xfU
#define V_TXMAPHDRCHANNEL7(x) ((x) << S_TXMAPHDRCHANNEL7)
#define G_TXMAPHDRCHANNEL7(x) (((x) >> S_TXMAPHDRCHANNEL7) & M_TXMAPHDRCHANNEL7)
#define S_TXMAPHDRCHANNEL6 24
#define M_TXMAPHDRCHANNEL6 0xfU
#define V_TXMAPHDRCHANNEL6(x) ((x) << S_TXMAPHDRCHANNEL6)
#define G_TXMAPHDRCHANNEL6(x) (((x) >> S_TXMAPHDRCHANNEL6) & M_TXMAPHDRCHANNEL6)
#define S_TXMAPHDRCHANNEL5 20
#define M_TXMAPHDRCHANNEL5 0xfU
#define V_TXMAPHDRCHANNEL5(x) ((x) << S_TXMAPHDRCHANNEL5)
#define G_TXMAPHDRCHANNEL5(x) (((x) >> S_TXMAPHDRCHANNEL5) & M_TXMAPHDRCHANNEL5)
#define S_TXMAPHDRCHANNEL4 16
#define M_TXMAPHDRCHANNEL4 0xfU
#define V_TXMAPHDRCHANNEL4(x) ((x) << S_TXMAPHDRCHANNEL4)
#define G_TXMAPHDRCHANNEL4(x) (((x) >> S_TXMAPHDRCHANNEL4) & M_TXMAPHDRCHANNEL4)
#define S_TXMAPHDRCHANNEL3 12
#define M_TXMAPHDRCHANNEL3 0xfU
#define V_TXMAPHDRCHANNEL3(x) ((x) << S_TXMAPHDRCHANNEL3)
#define G_TXMAPHDRCHANNEL3(x) (((x) >> S_TXMAPHDRCHANNEL3) & M_TXMAPHDRCHANNEL3)
#define S_TXMAPHDRCHANNEL2 8
#define M_TXMAPHDRCHANNEL2 0xfU
#define V_TXMAPHDRCHANNEL2(x) ((x) << S_TXMAPHDRCHANNEL2)
#define G_TXMAPHDRCHANNEL2(x) (((x) >> S_TXMAPHDRCHANNEL2) & M_TXMAPHDRCHANNEL2)
#define S_TXMAPHDRCHANNEL1 4
#define M_TXMAPHDRCHANNEL1 0xfU
#define V_TXMAPHDRCHANNEL1(x) ((x) << S_TXMAPHDRCHANNEL1)
#define G_TXMAPHDRCHANNEL1(x) (((x) >> S_TXMAPHDRCHANNEL1) & M_TXMAPHDRCHANNEL1)
#define S_TXMAPHDRCHANNEL0 0
#define M_TXMAPHDRCHANNEL0 0xfU
#define V_TXMAPHDRCHANNEL0(x) ((x) << S_TXMAPHDRCHANNEL0)
#define G_TXMAPHDRCHANNEL0(x) (((x) >> S_TXMAPHDRCHANNEL0) & M_TXMAPHDRCHANNEL0)
#define A_TP_TX_SCHED_FIFO 0x24
#define S_TXMAPFIFOCHANNEL7 28
#define M_TXMAPFIFOCHANNEL7 0xfU
#define V_TXMAPFIFOCHANNEL7(x) ((x) << S_TXMAPFIFOCHANNEL7)
#define G_TXMAPFIFOCHANNEL7(x) (((x) >> S_TXMAPFIFOCHANNEL7) & M_TXMAPFIFOCHANNEL7)
#define S_TXMAPFIFOCHANNEL6 24
#define M_TXMAPFIFOCHANNEL6 0xfU
#define V_TXMAPFIFOCHANNEL6(x) ((x) << S_TXMAPFIFOCHANNEL6)
#define G_TXMAPFIFOCHANNEL6(x) (((x) >> S_TXMAPFIFOCHANNEL6) & M_TXMAPFIFOCHANNEL6)
#define S_TXMAPFIFOCHANNEL5 20
#define M_TXMAPFIFOCHANNEL5 0xfU
#define V_TXMAPFIFOCHANNEL5(x) ((x) << S_TXMAPFIFOCHANNEL5)
#define G_TXMAPFIFOCHANNEL5(x) (((x) >> S_TXMAPFIFOCHANNEL5) & M_TXMAPFIFOCHANNEL5)
#define S_TXMAPFIFOCHANNEL4 16
#define M_TXMAPFIFOCHANNEL4 0xfU
#define V_TXMAPFIFOCHANNEL4(x) ((x) << S_TXMAPFIFOCHANNEL4)
#define G_TXMAPFIFOCHANNEL4(x) (((x) >> S_TXMAPFIFOCHANNEL4) & M_TXMAPFIFOCHANNEL4)
#define S_TXMAPFIFOCHANNEL3 12
#define M_TXMAPFIFOCHANNEL3 0xfU
#define V_TXMAPFIFOCHANNEL3(x) ((x) << S_TXMAPFIFOCHANNEL3)
#define G_TXMAPFIFOCHANNEL3(x) (((x) >> S_TXMAPFIFOCHANNEL3) & M_TXMAPFIFOCHANNEL3)
#define S_TXMAPFIFOCHANNEL2 8
#define M_TXMAPFIFOCHANNEL2 0xfU
#define V_TXMAPFIFOCHANNEL2(x) ((x) << S_TXMAPFIFOCHANNEL2)
#define G_TXMAPFIFOCHANNEL2(x) (((x) >> S_TXMAPFIFOCHANNEL2) & M_TXMAPFIFOCHANNEL2)
#define S_TXMAPFIFOCHANNEL1 4
#define M_TXMAPFIFOCHANNEL1 0xfU
#define V_TXMAPFIFOCHANNEL1(x) ((x) << S_TXMAPFIFOCHANNEL1)
#define G_TXMAPFIFOCHANNEL1(x) (((x) >> S_TXMAPFIFOCHANNEL1) & M_TXMAPFIFOCHANNEL1)
#define S_TXMAPFIFOCHANNEL0 0
#define M_TXMAPFIFOCHANNEL0 0xfU
#define V_TXMAPFIFOCHANNEL0(x) ((x) << S_TXMAPFIFOCHANNEL0)
#define G_TXMAPFIFOCHANNEL0(x) (((x) >> S_TXMAPFIFOCHANNEL0) & M_TXMAPFIFOCHANNEL0)
#define A_TP_TX_SCHED_PCMD 0x25
#define S_TXMAPPCMDCHANNEL7 28
#define M_TXMAPPCMDCHANNEL7 0xfU
#define V_TXMAPPCMDCHANNEL7(x) ((x) << S_TXMAPPCMDCHANNEL7)
#define G_TXMAPPCMDCHANNEL7(x) (((x) >> S_TXMAPPCMDCHANNEL7) & M_TXMAPPCMDCHANNEL7)
#define S_TXMAPPCMDCHANNEL6 24
#define M_TXMAPPCMDCHANNEL6 0xfU
#define V_TXMAPPCMDCHANNEL6(x) ((x) << S_TXMAPPCMDCHANNEL6)
#define G_TXMAPPCMDCHANNEL6(x) (((x) >> S_TXMAPPCMDCHANNEL6) & M_TXMAPPCMDCHANNEL6)
#define S_TXMAPPCMDCHANNEL5 20
#define M_TXMAPPCMDCHANNEL5 0xfU
#define V_TXMAPPCMDCHANNEL5(x) ((x) << S_TXMAPPCMDCHANNEL5)
#define G_TXMAPPCMDCHANNEL5(x) (((x) >> S_TXMAPPCMDCHANNEL5) & M_TXMAPPCMDCHANNEL5)
#define S_TXMAPPCMDCHANNEL4 16
#define M_TXMAPPCMDCHANNEL4 0xfU
#define V_TXMAPPCMDCHANNEL4(x) ((x) << S_TXMAPPCMDCHANNEL4)
#define G_TXMAPPCMDCHANNEL4(x) (((x) >> S_TXMAPPCMDCHANNEL4) & M_TXMAPPCMDCHANNEL4)
#define S_TXMAPPCMDCHANNEL3 12
#define M_TXMAPPCMDCHANNEL3 0xfU
#define V_TXMAPPCMDCHANNEL3(x) ((x) << S_TXMAPPCMDCHANNEL3)
#define G_TXMAPPCMDCHANNEL3(x) (((x) >> S_TXMAPPCMDCHANNEL3) & M_TXMAPPCMDCHANNEL3)
#define S_TXMAPPCMDCHANNEL2 8
#define M_TXMAPPCMDCHANNEL2 0xfU
#define V_TXMAPPCMDCHANNEL2(x) ((x) << S_TXMAPPCMDCHANNEL2)
#define G_TXMAPPCMDCHANNEL2(x) (((x) >> S_TXMAPPCMDCHANNEL2) & M_TXMAPPCMDCHANNEL2)
#define S_TXMAPPCMDCHANNEL1 4
#define M_TXMAPPCMDCHANNEL1 0xfU
#define V_TXMAPPCMDCHANNEL1(x) ((x) << S_TXMAPPCMDCHANNEL1)
#define G_TXMAPPCMDCHANNEL1(x) (((x) >> S_TXMAPPCMDCHANNEL1) & M_TXMAPPCMDCHANNEL1)
#define S_TXMAPPCMDCHANNEL0 0
#define M_TXMAPPCMDCHANNEL0 0xfU
#define V_TXMAPPCMDCHANNEL0(x) ((x) << S_TXMAPPCMDCHANNEL0)
#define G_TXMAPPCMDCHANNEL0(x) (((x) >> S_TXMAPPCMDCHANNEL0) & M_TXMAPPCMDCHANNEL0)
#define A_TP_TX_SCHED_LPBK 0x26
#define S_TXMAPLPBKCHANNEL7 28
#define M_TXMAPLPBKCHANNEL7 0xfU
#define V_TXMAPLPBKCHANNEL7(x) ((x) << S_TXMAPLPBKCHANNEL7)
#define G_TXMAPLPBKCHANNEL7(x) (((x) >> S_TXMAPLPBKCHANNEL7) & M_TXMAPLPBKCHANNEL7)
#define S_TXMAPLPBKCHANNEL6 24
#define M_TXMAPLPBKCHANNEL6 0xfU
#define V_TXMAPLPBKCHANNEL6(x) ((x) << S_TXMAPLPBKCHANNEL6)
#define G_TXMAPLPBKCHANNEL6(x) (((x) >> S_TXMAPLPBKCHANNEL6) & M_TXMAPLPBKCHANNEL6)
#define S_TXMAPLPBKCHANNEL5 20
#define M_TXMAPLPBKCHANNEL5 0xfU
#define V_TXMAPLPBKCHANNEL5(x) ((x) << S_TXMAPLPBKCHANNEL5)
#define G_TXMAPLPBKCHANNEL5(x) (((x) >> S_TXMAPLPBKCHANNEL5) & M_TXMAPLPBKCHANNEL5)
#define S_TXMAPLPBKCHANNEL4 16
#define M_TXMAPLPBKCHANNEL4 0xfU
#define V_TXMAPLPBKCHANNEL4(x) ((x) << S_TXMAPLPBKCHANNEL4)
#define G_TXMAPLPBKCHANNEL4(x) (((x) >> S_TXMAPLPBKCHANNEL4) & M_TXMAPLPBKCHANNEL4)
#define S_TXMAPLPBKCHANNEL3 12
#define M_TXMAPLPBKCHANNEL3 0xfU
#define V_TXMAPLPBKCHANNEL3(x) ((x) << S_TXMAPLPBKCHANNEL3)
#define G_TXMAPLPBKCHANNEL3(x) (((x) >> S_TXMAPLPBKCHANNEL3) & M_TXMAPLPBKCHANNEL3)
#define S_TXMAPLPBKCHANNEL2 8
#define M_TXMAPLPBKCHANNEL2 0xfU
#define V_TXMAPLPBKCHANNEL2(x) ((x) << S_TXMAPLPBKCHANNEL2)
#define G_TXMAPLPBKCHANNEL2(x) (((x) >> S_TXMAPLPBKCHANNEL2) & M_TXMAPLPBKCHANNEL2)
#define S_TXMAPLPBKCHANNEL1 4
#define M_TXMAPLPBKCHANNEL1 0xfU
#define V_TXMAPLPBKCHANNEL1(x) ((x) << S_TXMAPLPBKCHANNEL1)
#define G_TXMAPLPBKCHANNEL1(x) (((x) >> S_TXMAPLPBKCHANNEL1) & M_TXMAPLPBKCHANNEL1)
#define S_TXMAPLPBKCHANNEL0 0
#define M_TXMAPLPBKCHANNEL0 0xfU
#define V_TXMAPLPBKCHANNEL0(x) ((x) << S_TXMAPLPBKCHANNEL0)
#define G_TXMAPLPBKCHANNEL0(x) (((x) >> S_TXMAPLPBKCHANNEL0) & M_TXMAPLPBKCHANNEL0)
#define A_TP_CHANNEL_MAP 0x27
#define S_RXMAPCHANNELELN 16
#define M_RXMAPCHANNELELN 0xfU
#define V_RXMAPCHANNELELN(x) ((x) << S_RXMAPCHANNELELN)
#define G_RXMAPCHANNELELN(x) (((x) >> S_RXMAPCHANNELELN) & M_RXMAPCHANNELELN)
#define S_RXMAPE2LCHANNEL3 14
#define M_RXMAPE2LCHANNEL3 0x3U
#define V_RXMAPE2LCHANNEL3(x) ((x) << S_RXMAPE2LCHANNEL3)
#define G_RXMAPE2LCHANNEL3(x) (((x) >> S_RXMAPE2LCHANNEL3) & M_RXMAPE2LCHANNEL3)
#define S_RXMAPE2LCHANNEL2 12
#define M_RXMAPE2LCHANNEL2 0x3U
#define V_RXMAPE2LCHANNEL2(x) ((x) << S_RXMAPE2LCHANNEL2)
#define G_RXMAPE2LCHANNEL2(x) (((x) >> S_RXMAPE2LCHANNEL2) & M_RXMAPE2LCHANNEL2)
#define S_RXMAPE2LCHANNEL1 10
#define M_RXMAPE2LCHANNEL1 0x3U
#define V_RXMAPE2LCHANNEL1(x) ((x) << S_RXMAPE2LCHANNEL1)
#define G_RXMAPE2LCHANNEL1(x) (((x) >> S_RXMAPE2LCHANNEL1) & M_RXMAPE2LCHANNEL1)
#define S_RXMAPE2LCHANNEL0 8
#define M_RXMAPE2LCHANNEL0 0x3U
#define V_RXMAPE2LCHANNEL0(x) ((x) << S_RXMAPE2LCHANNEL0)
#define G_RXMAPE2LCHANNEL0(x) (((x) >> S_RXMAPE2LCHANNEL0) & M_RXMAPE2LCHANNEL0)
#define S_RXMAPC2CCHANNEL3 7
#define V_RXMAPC2CCHANNEL3(x) ((x) << S_RXMAPC2CCHANNEL3)
#define F_RXMAPC2CCHANNEL3 V_RXMAPC2CCHANNEL3(1U)
#define S_RXMAPC2CCHANNEL2 6
#define V_RXMAPC2CCHANNEL2(x) ((x) << S_RXMAPC2CCHANNEL2)
#define F_RXMAPC2CCHANNEL2 V_RXMAPC2CCHANNEL2(1U)
#define S_RXMAPC2CCHANNEL1 5
#define V_RXMAPC2CCHANNEL1(x) ((x) << S_RXMAPC2CCHANNEL1)
#define F_RXMAPC2CCHANNEL1 V_RXMAPC2CCHANNEL1(1U)
#define S_RXMAPC2CCHANNEL0 4
#define V_RXMAPC2CCHANNEL0(x) ((x) << S_RXMAPC2CCHANNEL0)
#define F_RXMAPC2CCHANNEL0 V_RXMAPC2CCHANNEL0(1U)
#define S_RXMAPE2CCHANNEL3 3
#define V_RXMAPE2CCHANNEL3(x) ((x) << S_RXMAPE2CCHANNEL3)
#define F_RXMAPE2CCHANNEL3 V_RXMAPE2CCHANNEL3(1U)
#define S_RXMAPE2CCHANNEL2 2
#define V_RXMAPE2CCHANNEL2(x) ((x) << S_RXMAPE2CCHANNEL2)
#define F_RXMAPE2CCHANNEL2 V_RXMAPE2CCHANNEL2(1U)
#define S_RXMAPE2CCHANNEL1 1
#define V_RXMAPE2CCHANNEL1(x) ((x) << S_RXMAPE2CCHANNEL1)
#define F_RXMAPE2CCHANNEL1 V_RXMAPE2CCHANNEL1(1U)
#define S_RXMAPE2CCHANNEL0 0
#define V_RXMAPE2CCHANNEL0(x) ((x) << S_RXMAPE2CCHANNEL0)
#define F_RXMAPE2CCHANNEL0 V_RXMAPE2CCHANNEL0(1U)
#define A_TP_RX_LPBK 0x28
#define A_TP_TX_LPBK 0x29
#define A_TP_TX_SCHED_PPP 0x2a
#define S_TXPPPENPORT3 24
#define M_TXPPPENPORT3 0xffU
#define V_TXPPPENPORT3(x) ((x) << S_TXPPPENPORT3)
#define G_TXPPPENPORT3(x) (((x) >> S_TXPPPENPORT3) & M_TXPPPENPORT3)
#define S_TXPPPENPORT2 16
#define M_TXPPPENPORT2 0xffU
#define V_TXPPPENPORT2(x) ((x) << S_TXPPPENPORT2)
#define G_TXPPPENPORT2(x) (((x) >> S_TXPPPENPORT2) & M_TXPPPENPORT2)
#define S_TXPPPENPORT1 8
#define M_TXPPPENPORT1 0xffU
#define V_TXPPPENPORT1(x) ((x) << S_TXPPPENPORT1)
#define G_TXPPPENPORT1(x) (((x) >> S_TXPPPENPORT1) & M_TXPPPENPORT1)
#define S_TXPPPENPORT0 0
#define M_TXPPPENPORT0 0xffU
#define V_TXPPPENPORT0(x) ((x) << S_TXPPPENPORT0)
#define G_TXPPPENPORT0(x) (((x) >> S_TXPPPENPORT0) & M_TXPPPENPORT0)
#define A_TP_RX_SCHED_FIFO 0x2b
#define S_COMMITLIMIT1H 24
#define M_COMMITLIMIT1H 0xffU
#define V_COMMITLIMIT1H(x) ((x) << S_COMMITLIMIT1H)
#define G_COMMITLIMIT1H(x) (((x) >> S_COMMITLIMIT1H) & M_COMMITLIMIT1H)
#define S_COMMITLIMIT1L 16
#define M_COMMITLIMIT1L 0xffU
#define V_COMMITLIMIT1L(x) ((x) << S_COMMITLIMIT1L)
#define G_COMMITLIMIT1L(x) (((x) >> S_COMMITLIMIT1L) & M_COMMITLIMIT1L)
#define S_COMMITLIMIT0H 8
#define M_COMMITLIMIT0H 0xffU
#define V_COMMITLIMIT0H(x) ((x) << S_COMMITLIMIT0H)
#define G_COMMITLIMIT0H(x) (((x) >> S_COMMITLIMIT0H) & M_COMMITLIMIT0H)
#define S_COMMITLIMIT0L 0
#define M_COMMITLIMIT0L 0xffU
#define V_COMMITLIMIT0L(x) ((x) << S_COMMITLIMIT0L)
#define G_COMMITLIMIT0L(x) (((x) >> S_COMMITLIMIT0L) & M_COMMITLIMIT0L)
#define A_TP_IPMI_CFG1 0x2e
#define S_VLANENABLE 31
#define V_VLANENABLE(x) ((x) << S_VLANENABLE)
#define F_VLANENABLE V_VLANENABLE(1U)
#define S_PRIMARYPORTENABLE 30
#define V_PRIMARYPORTENABLE(x) ((x) << S_PRIMARYPORTENABLE)
#define F_PRIMARYPORTENABLE V_PRIMARYPORTENABLE(1U)
#define S_SECUREPORTENABLE 29
#define V_SECUREPORTENABLE(x) ((x) << S_SECUREPORTENABLE)
#define F_SECUREPORTENABLE V_SECUREPORTENABLE(1U)
#define S_ARPENABLE 28
#define V_ARPENABLE(x) ((x) << S_ARPENABLE)
#define F_ARPENABLE V_ARPENABLE(1U)
#define S_IPMI_VLAN 0
#define M_IPMI_VLAN 0xffffU
#define V_IPMI_VLAN(x) ((x) << S_IPMI_VLAN)
#define G_IPMI_VLAN(x) (((x) >> S_IPMI_VLAN) & M_IPMI_VLAN)
#define A_TP_IPMI_CFG2 0x2f
#define S_SECUREPORT 16
#define M_SECUREPORT 0xffffU
#define V_SECUREPORT(x) ((x) << S_SECUREPORT)
#define G_SECUREPORT(x) (((x) >> S_SECUREPORT) & M_SECUREPORT)
#define S_PRIMARYPORT 0
#define M_PRIMARYPORT 0xffffU
#define V_PRIMARYPORT(x) ((x) << S_PRIMARYPORT)
#define G_PRIMARYPORT(x) (((x) >> S_PRIMARYPORT) & M_PRIMARYPORT)
#define A_TP_RSS_PF0_CONFIG 0x30
#define S_MAPENABLE 31
#define V_MAPENABLE(x) ((x) << S_MAPENABLE)
#define F_MAPENABLE V_MAPENABLE(1U)
#define S_CHNENABLE 30
#define V_CHNENABLE(x) ((x) << S_CHNENABLE)
#define F_CHNENABLE V_CHNENABLE(1U)
#define S_PRTENABLE 29
#define V_PRTENABLE(x) ((x) << S_PRTENABLE)
#define F_PRTENABLE V_PRTENABLE(1U)
#define S_UDPFOURTUPEN 28
#define V_UDPFOURTUPEN(x) ((x) << S_UDPFOURTUPEN)
#define F_UDPFOURTUPEN V_UDPFOURTUPEN(1U)
#define S_IP6FOURTUPEN 27
#define V_IP6FOURTUPEN(x) ((x) << S_IP6FOURTUPEN)
#define F_IP6FOURTUPEN V_IP6FOURTUPEN(1U)
#define S_IP6TWOTUPEN 26
#define V_IP6TWOTUPEN(x) ((x) << S_IP6TWOTUPEN)
#define F_IP6TWOTUPEN V_IP6TWOTUPEN(1U)
#define S_IP4FOURTUPEN 25
#define V_IP4FOURTUPEN(x) ((x) << S_IP4FOURTUPEN)
#define F_IP4FOURTUPEN V_IP4FOURTUPEN(1U)
#define S_IP4TWOTUPEN 24
#define V_IP4TWOTUPEN(x) ((x) << S_IP4TWOTUPEN)
#define F_IP4TWOTUPEN V_IP4TWOTUPEN(1U)
#define S_IVFWIDTH 20
#define M_IVFWIDTH 0xfU
#define V_IVFWIDTH(x) ((x) << S_IVFWIDTH)
#define G_IVFWIDTH(x) (((x) >> S_IVFWIDTH) & M_IVFWIDTH)
#define S_CH1DEFAULTQUEUE 10
#define M_CH1DEFAULTQUEUE 0x3ffU
#define V_CH1DEFAULTQUEUE(x) ((x) << S_CH1DEFAULTQUEUE)
#define G_CH1DEFAULTQUEUE(x) (((x) >> S_CH1DEFAULTQUEUE) & M_CH1DEFAULTQUEUE)
#define S_CH0DEFAULTQUEUE 0
#define M_CH0DEFAULTQUEUE 0x3ffU
#define V_CH0DEFAULTQUEUE(x) ((x) << S_CH0DEFAULTQUEUE)
#define G_CH0DEFAULTQUEUE(x) (((x) >> S_CH0DEFAULTQUEUE) & M_CH0DEFAULTQUEUE)
#define S_PRIENABLE 30
#define V_PRIENABLE(x) ((x) << S_PRIENABLE)
#define F_PRIENABLE V_PRIENABLE(1U)
#define S_T6_CHNENABLE 29
#define V_T6_CHNENABLE(x) ((x) << S_T6_CHNENABLE)
#define F_T6_CHNENABLE V_T6_CHNENABLE(1U)
#define A_TP_RSS_PF1_CONFIG 0x31
#define S_T6_CHNENABLE 29
#define V_T6_CHNENABLE(x) ((x) << S_T6_CHNENABLE)
#define F_T6_CHNENABLE V_T6_CHNENABLE(1U)
#define A_TP_RSS_PF2_CONFIG 0x32
#define S_T6_CHNENABLE 29
#define V_T6_CHNENABLE(x) ((x) << S_T6_CHNENABLE)
#define F_T6_CHNENABLE V_T6_CHNENABLE(1U)
#define A_TP_RSS_PF3_CONFIG 0x33
#define S_T6_CHNENABLE 29
#define V_T6_CHNENABLE(x) ((x) << S_T6_CHNENABLE)
#define F_T6_CHNENABLE V_T6_CHNENABLE(1U)
#define A_TP_RSS_PF4_CONFIG 0x34
#define S_T6_CHNENABLE 29
#define V_T6_CHNENABLE(x) ((x) << S_T6_CHNENABLE)
#define F_T6_CHNENABLE V_T6_CHNENABLE(1U)
#define A_TP_RSS_PF5_CONFIG 0x35
#define S_T6_CHNENABLE 29
#define V_T6_CHNENABLE(x) ((x) << S_T6_CHNENABLE)
#define F_T6_CHNENABLE V_T6_CHNENABLE(1U)
#define A_TP_RSS_PF6_CONFIG 0x36
#define S_T6_CHNENABLE 29
#define V_T6_CHNENABLE(x) ((x) << S_T6_CHNENABLE)
#define F_T6_CHNENABLE V_T6_CHNENABLE(1U)
#define A_TP_RSS_PF7_CONFIG 0x37
#define S_T6_CHNENABLE 29
#define V_T6_CHNENABLE(x) ((x) << S_T6_CHNENABLE)
#define F_T6_CHNENABLE V_T6_CHNENABLE(1U)
#define A_TP_RSS_PF_MAP 0x38
#define S_LKPIDXSIZE 24
#define M_LKPIDXSIZE 0x3U
#define V_LKPIDXSIZE(x) ((x) << S_LKPIDXSIZE)
#define G_LKPIDXSIZE(x) (((x) >> S_LKPIDXSIZE) & M_LKPIDXSIZE)
#define S_PF7LKPIDX 21
#define M_PF7LKPIDX 0x7U
#define V_PF7LKPIDX(x) ((x) << S_PF7LKPIDX)
#define G_PF7LKPIDX(x) (((x) >> S_PF7LKPIDX) & M_PF7LKPIDX)
#define S_PF6LKPIDX 18
#define M_PF6LKPIDX 0x7U
#define V_PF6LKPIDX(x) ((x) << S_PF6LKPIDX)
#define G_PF6LKPIDX(x) (((x) >> S_PF6LKPIDX) & M_PF6LKPIDX)
#define S_PF5LKPIDX 15
#define M_PF5LKPIDX 0x7U
#define V_PF5LKPIDX(x) ((x) << S_PF5LKPIDX)
#define G_PF5LKPIDX(x) (((x) >> S_PF5LKPIDX) & M_PF5LKPIDX)
#define S_PF4LKPIDX 12
#define M_PF4LKPIDX 0x7U
#define V_PF4LKPIDX(x) ((x) << S_PF4LKPIDX)
#define G_PF4LKPIDX(x) (((x) >> S_PF4LKPIDX) & M_PF4LKPIDX)
#define S_PF3LKPIDX 9
#define M_PF3LKPIDX 0x7U
#define V_PF3LKPIDX(x) ((x) << S_PF3LKPIDX)
#define G_PF3LKPIDX(x) (((x) >> S_PF3LKPIDX) & M_PF3LKPIDX)
#define S_PF2LKPIDX 6
#define M_PF2LKPIDX 0x7U
#define V_PF2LKPIDX(x) ((x) << S_PF2LKPIDX)
#define G_PF2LKPIDX(x) (((x) >> S_PF2LKPIDX) & M_PF2LKPIDX)
#define S_PF1LKPIDX 3
#define M_PF1LKPIDX 0x7U
#define V_PF1LKPIDX(x) ((x) << S_PF1LKPIDX)
#define G_PF1LKPIDX(x) (((x) >> S_PF1LKPIDX) & M_PF1LKPIDX)
#define S_PF0LKPIDX 0
#define M_PF0LKPIDX 0x7U
#define V_PF0LKPIDX(x) ((x) << S_PF0LKPIDX)
#define G_PF0LKPIDX(x) (((x) >> S_PF0LKPIDX) & M_PF0LKPIDX)
#define A_TP_RSS_PF_MSK 0x39
#define S_PF7MSKSIZE 28
#define M_PF7MSKSIZE 0xfU
#define V_PF7MSKSIZE(x) ((x) << S_PF7MSKSIZE)
#define G_PF7MSKSIZE(x) (((x) >> S_PF7MSKSIZE) & M_PF7MSKSIZE)
#define S_PF6MSKSIZE 24
#define M_PF6MSKSIZE 0xfU
#define V_PF6MSKSIZE(x) ((x) << S_PF6MSKSIZE)
#define G_PF6MSKSIZE(x) (((x) >> S_PF6MSKSIZE) & M_PF6MSKSIZE)
#define S_PF5MSKSIZE 20
#define M_PF5MSKSIZE 0xfU
#define V_PF5MSKSIZE(x) ((x) << S_PF5MSKSIZE)
#define G_PF5MSKSIZE(x) (((x) >> S_PF5MSKSIZE) & M_PF5MSKSIZE)
#define S_PF4MSKSIZE 16
#define M_PF4MSKSIZE 0xfU
#define V_PF4MSKSIZE(x) ((x) << S_PF4MSKSIZE)
#define G_PF4MSKSIZE(x) (((x) >> S_PF4MSKSIZE) & M_PF4MSKSIZE)
#define S_PF3MSKSIZE 12
#define M_PF3MSKSIZE 0xfU
#define V_PF3MSKSIZE(x) ((x) << S_PF3MSKSIZE)
#define G_PF3MSKSIZE(x) (((x) >> S_PF3MSKSIZE) & M_PF3MSKSIZE)
#define S_PF2MSKSIZE 8
#define M_PF2MSKSIZE 0xfU
#define V_PF2MSKSIZE(x) ((x) << S_PF2MSKSIZE)
#define G_PF2MSKSIZE(x) (((x) >> S_PF2MSKSIZE) & M_PF2MSKSIZE)
#define S_PF1MSKSIZE 4
#define M_PF1MSKSIZE 0xfU
#define V_PF1MSKSIZE(x) ((x) << S_PF1MSKSIZE)
#define G_PF1MSKSIZE(x) (((x) >> S_PF1MSKSIZE) & M_PF1MSKSIZE)
#define S_PF0MSKSIZE 0
#define M_PF0MSKSIZE 0xfU
#define V_PF0MSKSIZE(x) ((x) << S_PF0MSKSIZE)
#define G_PF0MSKSIZE(x) (((x) >> S_PF0MSKSIZE) & M_PF0MSKSIZE)
#define A_TP_RSS_VFL_CONFIG 0x3a
#define A_TP_RSS_VFH_CONFIG 0x3b
#define S_ENABLEUDPHASH 31
#define V_ENABLEUDPHASH(x) ((x) << S_ENABLEUDPHASH)
#define F_ENABLEUDPHASH V_ENABLEUDPHASH(1U)
#define S_VFUPEN 30
#define V_VFUPEN(x) ((x) << S_VFUPEN)
#define F_VFUPEN V_VFUPEN(1U)
#define S_VFVLNEX 28
#define V_VFVLNEX(x) ((x) << S_VFVLNEX)
#define F_VFVLNEX V_VFVLNEX(1U)
#define S_VFPRTEN 27
#define V_VFPRTEN(x) ((x) << S_VFPRTEN)
#define F_VFPRTEN V_VFPRTEN(1U)
#define S_VFCHNEN 26
#define V_VFCHNEN(x) ((x) << S_VFCHNEN)
#define F_VFCHNEN V_VFCHNEN(1U)
#define S_DEFAULTQUEUE 16
#define M_DEFAULTQUEUE 0x3ffU
#define V_DEFAULTQUEUE(x) ((x) << S_DEFAULTQUEUE)
#define G_DEFAULTQUEUE(x) (((x) >> S_DEFAULTQUEUE) & M_DEFAULTQUEUE)
#define S_VFLKPIDX 8
#define M_VFLKPIDX 0xffU
#define V_VFLKPIDX(x) ((x) << S_VFLKPIDX)
#define G_VFLKPIDX(x) (((x) >> S_VFLKPIDX) & M_VFLKPIDX)
#define S_VFIP6FOURTUPEN 7
#define V_VFIP6FOURTUPEN(x) ((x) << S_VFIP6FOURTUPEN)
#define F_VFIP6FOURTUPEN V_VFIP6FOURTUPEN(1U)
#define S_VFIP6TWOTUPEN 6
#define V_VFIP6TWOTUPEN(x) ((x) << S_VFIP6TWOTUPEN)
#define F_VFIP6TWOTUPEN V_VFIP6TWOTUPEN(1U)
#define S_VFIP4FOURTUPEN 5
#define V_VFIP4FOURTUPEN(x) ((x) << S_VFIP4FOURTUPEN)
#define F_VFIP4FOURTUPEN V_VFIP4FOURTUPEN(1U)
#define S_VFIP4TWOTUPEN 4
#define V_VFIP4TWOTUPEN(x) ((x) << S_VFIP4TWOTUPEN)
#define F_VFIP4TWOTUPEN V_VFIP4TWOTUPEN(1U)
#define S_KEYINDEX 0
#define M_KEYINDEX 0xfU
#define V_KEYINDEX(x) ((x) << S_KEYINDEX)
#define G_KEYINDEX(x) (((x) >> S_KEYINDEX) & M_KEYINDEX)
#define A_TP_RSS_SECRET_KEY0 0x40
#define A_TP_RSS_SECRET_KEY1 0x41
#define A_TP_RSS_SECRET_KEY2 0x42
#define A_TP_RSS_SECRET_KEY3 0x43
#define A_TP_RSS_SECRET_KEY4 0x44
#define A_TP_RSS_SECRET_KEY5 0x45
#define A_TP_RSS_SECRET_KEY6 0x46
#define A_TP_RSS_SECRET_KEY7 0x47
#define A_TP_RSS_SECRET_KEY8 0x48
#define A_TP_RSS_SECRET_KEY9 0x49
#define A_TP_ETHER_TYPE_VL 0x50
#define S_CQFCTYPE 16
#define M_CQFCTYPE 0xffffU
#define V_CQFCTYPE(x) ((x) << S_CQFCTYPE)
#define G_CQFCTYPE(x) (((x) >> S_CQFCTYPE) & M_CQFCTYPE)
#define S_VLANTYPE 0
#define M_VLANTYPE 0xffffU
#define V_VLANTYPE(x) ((x) << S_VLANTYPE)
#define G_VLANTYPE(x) (((x) >> S_VLANTYPE) & M_VLANTYPE)
#define A_TP_ETHER_TYPE_IP 0x51
#define S_IPV6TYPE 16
#define M_IPV6TYPE 0xffffU
#define V_IPV6TYPE(x) ((x) << S_IPV6TYPE)
#define G_IPV6TYPE(x) (((x) >> S_IPV6TYPE) & M_IPV6TYPE)
#define S_IPV4TYPE 0
#define M_IPV4TYPE 0xffffU
#define V_IPV4TYPE(x) ((x) << S_IPV4TYPE)
#define G_IPV4TYPE(x) (((x) >> S_IPV4TYPE) & M_IPV4TYPE)
#define A_TP_ETHER_TYPE_FW 0x52
#define S_ETHTYPE1 16
#define M_ETHTYPE1 0xffffU
#define V_ETHTYPE1(x) ((x) << S_ETHTYPE1)
#define G_ETHTYPE1(x) (((x) >> S_ETHTYPE1) & M_ETHTYPE1)
#define S_ETHTYPE0 0
#define M_ETHTYPE0 0xffffU
#define V_ETHTYPE0(x) ((x) << S_ETHTYPE0)
#define G_ETHTYPE0(x) (((x) >> S_ETHTYPE0) & M_ETHTYPE0)
#define A_TP_VXLAN_HEADER 0x53
#define S_VXLANPORT 0
#define M_VXLANPORT 0xffffU
#define V_VXLANPORT(x) ((x) << S_VXLANPORT)
#define G_VXLANPORT(x) (((x) >> S_VXLANPORT) & M_VXLANPORT)
#define A_TP_CORE_POWER 0x54
#define S_SLEEPRDYVNT 12
#define V_SLEEPRDYVNT(x) ((x) << S_SLEEPRDYVNT)
#define F_SLEEPRDYVNT V_SLEEPRDYVNT(1U)
#define S_SLEEPRDYTBL 11
#define V_SLEEPRDYTBL(x) ((x) << S_SLEEPRDYTBL)
#define F_SLEEPRDYTBL V_SLEEPRDYTBL(1U)
#define S_SLEEPRDYMIB 10
#define V_SLEEPRDYMIB(x) ((x) << S_SLEEPRDYMIB)
#define F_SLEEPRDYMIB V_SLEEPRDYMIB(1U)
#define S_SLEEPRDYARP 9
#define V_SLEEPRDYARP(x) ((x) << S_SLEEPRDYARP)
#define F_SLEEPRDYARP V_SLEEPRDYARP(1U)
#define S_SLEEPRDYRSS 8
#define V_SLEEPRDYRSS(x) ((x) << S_SLEEPRDYRSS)
#define F_SLEEPRDYRSS V_SLEEPRDYRSS(1U)
#define S_SLEEPREQVNT 4
#define V_SLEEPREQVNT(x) ((x) << S_SLEEPREQVNT)
#define F_SLEEPREQVNT V_SLEEPREQVNT(1U)
#define S_SLEEPREQTBL 3
#define V_SLEEPREQTBL(x) ((x) << S_SLEEPREQTBL)
#define F_SLEEPREQTBL V_SLEEPREQTBL(1U)
#define S_SLEEPREQMIB 2
#define V_SLEEPREQMIB(x) ((x) << S_SLEEPREQMIB)
#define F_SLEEPREQMIB V_SLEEPREQMIB(1U)
#define S_SLEEPREQARP 1
#define V_SLEEPREQARP(x) ((x) << S_SLEEPREQARP)
#define F_SLEEPREQARP V_SLEEPREQARP(1U)
#define S_SLEEPREQRSS 0
#define V_SLEEPREQRSS(x) ((x) << S_SLEEPREQRSS)
#define F_SLEEPREQRSS V_SLEEPREQRSS(1U)
#define A_TP_CORE_RDMA 0x55
#define S_IMMEDIATEOP 20
#define M_IMMEDIATEOP 0xfU
#define V_IMMEDIATEOP(x) ((x) << S_IMMEDIATEOP)
#define G_IMMEDIATEOP(x) (((x) >> S_IMMEDIATEOP) & M_IMMEDIATEOP)
#define S_IMMEDIATESE 16
#define M_IMMEDIATESE 0xfU
#define V_IMMEDIATESE(x) ((x) << S_IMMEDIATESE)
#define G_IMMEDIATESE(x) (((x) >> S_IMMEDIATESE) & M_IMMEDIATESE)
#define S_ATOMICREQOP 12
#define M_ATOMICREQOP 0xfU
#define V_ATOMICREQOP(x) ((x) << S_ATOMICREQOP)
#define G_ATOMICREQOP(x) (((x) >> S_ATOMICREQOP) & M_ATOMICREQOP)
#define S_ATOMICRSPOP 8
#define M_ATOMICRSPOP 0xfU
#define V_ATOMICRSPOP(x) ((x) << S_ATOMICRSPOP)
#define G_ATOMICRSPOP(x) (((x) >> S_ATOMICRSPOP) & M_ATOMICRSPOP)
#define S_IMMEDIASEEN 1
#define V_IMMEDIASEEN(x) ((x) << S_IMMEDIASEEN)
#define F_IMMEDIASEEN V_IMMEDIASEEN(1U)
#define S_IMMEDIATEEN 0
#define V_IMMEDIATEEN(x) ((x) << S_IMMEDIATEEN)
#define F_IMMEDIATEEN V_IMMEDIATEEN(1U)
#define S_SHAREDRQEN 31
#define V_SHAREDRQEN(x) ((x) << S_SHAREDRQEN)
#define F_SHAREDRQEN V_SHAREDRQEN(1U)
#define S_SHAREDXRC 30
#define V_SHAREDXRC(x) ((x) << S_SHAREDXRC)
#define F_SHAREDXRC V_SHAREDXRC(1U)
#define A_TP_FRAG_CONFIG 0x56
#define S_TLSMODE 16
#define M_TLSMODE 0x3U
#define V_TLSMODE(x) ((x) << S_TLSMODE)
#define G_TLSMODE(x) (((x) >> S_TLSMODE) & M_TLSMODE)
#define S_USERMODE 14
#define M_USERMODE 0x3U
#define V_USERMODE(x) ((x) << S_USERMODE)
#define G_USERMODE(x) (((x) >> S_USERMODE) & M_USERMODE)
#define S_FCOEMODE 12
#define M_FCOEMODE 0x3U
#define V_FCOEMODE(x) ((x) << S_FCOEMODE)
#define G_FCOEMODE(x) (((x) >> S_FCOEMODE) & M_FCOEMODE)
#define S_IANDPMODE 10
#define M_IANDPMODE 0x3U
#define V_IANDPMODE(x) ((x) << S_IANDPMODE)
#define G_IANDPMODE(x) (((x) >> S_IANDPMODE) & M_IANDPMODE)
#define S_RDDPMODE 8
#define M_RDDPMODE 0x3U
#define V_RDDPMODE(x) ((x) << S_RDDPMODE)
#define G_RDDPMODE(x) (((x) >> S_RDDPMODE) & M_RDDPMODE)
#define S_IWARPMODE 6
#define M_IWARPMODE 0x3U
#define V_IWARPMODE(x) ((x) << S_IWARPMODE)
#define G_IWARPMODE(x) (((x) >> S_IWARPMODE) & M_IWARPMODE)
#define S_ISCSIMODE 4
#define M_ISCSIMODE 0x3U
#define V_ISCSIMODE(x) ((x) << S_ISCSIMODE)
#define G_ISCSIMODE(x) (((x) >> S_ISCSIMODE) & M_ISCSIMODE)
#define S_DDPMODE 2
#define M_DDPMODE 0x3U
#define V_DDPMODE(x) ((x) << S_DDPMODE)
#define G_DDPMODE(x) (((x) >> S_DDPMODE) & M_DDPMODE)
#define S_PASSMODE 0
#define M_PASSMODE 0x3U
#define V_PASSMODE(x) ((x) << S_PASSMODE)
#define G_PASSMODE(x) (((x) >> S_PASSMODE) & M_PASSMODE)
#define A_TP_CMM_CONFIG 0x57
#define S_WRCNTIDLE 16
#define M_WRCNTIDLE 0xffffU
#define V_WRCNTIDLE(x) ((x) << S_WRCNTIDLE)
#define G_WRCNTIDLE(x) (((x) >> S_WRCNTIDLE) & M_WRCNTIDLE)
#define S_RDTHRESHOLD 8
#define M_RDTHRESHOLD 0x3fU
#define V_RDTHRESHOLD(x) ((x) << S_RDTHRESHOLD)
#define G_RDTHRESHOLD(x) (((x) >> S_RDTHRESHOLD) & M_RDTHRESHOLD)
#define S_WRTHRLEVEL2 7
#define V_WRTHRLEVEL2(x) ((x) << S_WRTHRLEVEL2)
#define F_WRTHRLEVEL2 V_WRTHRLEVEL2(1U)
#define S_WRTHRLEVEL1 6
#define V_WRTHRLEVEL1(x) ((x) << S_WRTHRLEVEL1)
#define F_WRTHRLEVEL1 V_WRTHRLEVEL1(1U)
#define S_WRTHRTHRESHEN 5
#define V_WRTHRTHRESHEN(x) ((x) << S_WRTHRTHRESHEN)
#define F_WRTHRTHRESHEN V_WRTHRTHRESHEN(1U)
#define S_WRTHRTHRESH 0
#define M_WRTHRTHRESH 0x1fU
#define V_WRTHRTHRESH(x) ((x) << S_WRTHRTHRESH)
#define G_WRTHRTHRESH(x) (((x) >> S_WRTHRTHRESH) & M_WRTHRTHRESH)
#define A_TP_VXLAN_CONFIG 0x58
#define S_VXLANFLAGS 16
#define M_VXLANFLAGS 0xffffU
#define V_VXLANFLAGS(x) ((x) << S_VXLANFLAGS)
#define G_VXLANFLAGS(x) (((x) >> S_VXLANFLAGS) & M_VXLANFLAGS)
#define S_VXLANTYPE 0
#define M_VXLANTYPE 0xffffU
#define V_VXLANTYPE(x) ((x) << S_VXLANTYPE)
#define G_VXLANTYPE(x) (((x) >> S_VXLANTYPE) & M_VXLANTYPE)
#define A_TP_NVGRE_CONFIG 0x59
#define S_GREFLAGS 16
#define M_GREFLAGS 0xffffU
#define V_GREFLAGS(x) ((x) << S_GREFLAGS)
#define G_GREFLAGS(x) (((x) >> S_GREFLAGS) & M_GREFLAGS)
#define S_GRETYPE 0
#define M_GRETYPE 0xffffU
#define V_GRETYPE(x) ((x) << S_GRETYPE)
#define G_GRETYPE(x) (((x) >> S_GRETYPE) & M_GRETYPE)
#define A_TP_DBG_CLEAR 0x60
#define A_TP_DBG_CORE_HDR0 0x61
#define S_E_TCP_OP_SRDY 16
#define V_E_TCP_OP_SRDY(x) ((x) << S_E_TCP_OP_SRDY)
#define F_E_TCP_OP_SRDY V_E_TCP_OP_SRDY(1U)
#define S_E_PLD_TXZEROP_SRDY 15
#define V_E_PLD_TXZEROP_SRDY(x) ((x) << S_E_PLD_TXZEROP_SRDY)
#define F_E_PLD_TXZEROP_SRDY V_E_PLD_TXZEROP_SRDY(1U)
#define S_E_PLD_RX_SRDY 14
#define V_E_PLD_RX_SRDY(x) ((x) << S_E_PLD_RX_SRDY)
#define F_E_PLD_RX_SRDY V_E_PLD_RX_SRDY(1U)
#define S_E_RX_ERROR_SRDY 13
#define V_E_RX_ERROR_SRDY(x) ((x) << S_E_RX_ERROR_SRDY)
#define F_E_RX_ERROR_SRDY V_E_RX_ERROR_SRDY(1U)
#define S_E_RX_ISS_SRDY 12
#define V_E_RX_ISS_SRDY(x) ((x) << S_E_RX_ISS_SRDY)
#define F_E_RX_ISS_SRDY V_E_RX_ISS_SRDY(1U)
#define S_C_TCP_OP_SRDY 11
#define V_C_TCP_OP_SRDY(x) ((x) << S_C_TCP_OP_SRDY)
#define F_C_TCP_OP_SRDY V_C_TCP_OP_SRDY(1U)
#define S_C_PLD_TXZEROP_SRDY 10
#define V_C_PLD_TXZEROP_SRDY(x) ((x) << S_C_PLD_TXZEROP_SRDY)
#define F_C_PLD_TXZEROP_SRDY V_C_PLD_TXZEROP_SRDY(1U)
#define S_C_PLD_RX_SRDY 9
#define V_C_PLD_RX_SRDY(x) ((x) << S_C_PLD_RX_SRDY)
#define F_C_PLD_RX_SRDY V_C_PLD_RX_SRDY(1U)
#define S_C_RX_ERROR_SRDY 8
#define V_C_RX_ERROR_SRDY(x) ((x) << S_C_RX_ERROR_SRDY)
#define F_C_RX_ERROR_SRDY V_C_RX_ERROR_SRDY(1U)
#define S_C_RX_ISS_SRDY 7
#define V_C_RX_ISS_SRDY(x) ((x) << S_C_RX_ISS_SRDY)
#define F_C_RX_ISS_SRDY V_C_RX_ISS_SRDY(1U)
#define S_E_CPL5_TXVALID 6
#define V_E_CPL5_TXVALID(x) ((x) << S_E_CPL5_TXVALID)
#define F_E_CPL5_TXVALID V_E_CPL5_TXVALID(1U)
#define S_E_ETH_TXVALID 5
#define V_E_ETH_TXVALID(x) ((x) << S_E_ETH_TXVALID)
#define F_E_ETH_TXVALID V_E_ETH_TXVALID(1U)
#define S_E_IP_TXVALID 4
#define V_E_IP_TXVALID(x) ((x) << S_E_IP_TXVALID)
#define F_E_IP_TXVALID V_E_IP_TXVALID(1U)
#define S_E_TCP_TXVALID 3
#define V_E_TCP_TXVALID(x) ((x) << S_E_TCP_TXVALID)
#define F_E_TCP_TXVALID V_E_TCP_TXVALID(1U)
#define S_C_CPL5_RXVALID 2
#define V_C_CPL5_RXVALID(x) ((x) << S_C_CPL5_RXVALID)
#define F_C_CPL5_RXVALID V_C_CPL5_RXVALID(1U)
#define S_C_CPL5_TXVALID 1
#define V_C_CPL5_TXVALID(x) ((x) << S_C_CPL5_TXVALID)
#define F_C_CPL5_TXVALID V_C_CPL5_TXVALID(1U)
#define S_E_TCP_OPT_RXVALID 0
#define V_E_TCP_OPT_RXVALID(x) ((x) << S_E_TCP_OPT_RXVALID)
#define F_E_TCP_OPT_RXVALID V_E_TCP_OPT_RXVALID(1U)
#define A_TP_DBG_CORE_HDR1 0x62
#define S_E_CPL5_TXFULL 6
#define V_E_CPL5_TXFULL(x) ((x) << S_E_CPL5_TXFULL)
#define F_E_CPL5_TXFULL V_E_CPL5_TXFULL(1U)
#define S_E_ETH_TXFULL 5
#define V_E_ETH_TXFULL(x) ((x) << S_E_ETH_TXFULL)
#define F_E_ETH_TXFULL V_E_ETH_TXFULL(1U)
#define S_E_IP_TXFULL 4
#define V_E_IP_TXFULL(x) ((x) << S_E_IP_TXFULL)
#define F_E_IP_TXFULL V_E_IP_TXFULL(1U)
#define S_E_TCP_TXFULL 3
#define V_E_TCP_TXFULL(x) ((x) << S_E_TCP_TXFULL)
#define F_E_TCP_TXFULL V_E_TCP_TXFULL(1U)
#define S_C_CPL5_RXFULL 2
#define V_C_CPL5_RXFULL(x) ((x) << S_C_CPL5_RXFULL)
#define F_C_CPL5_RXFULL V_C_CPL5_RXFULL(1U)
#define S_C_CPL5_TXFULL 1
#define V_C_CPL5_TXFULL(x) ((x) << S_C_CPL5_TXFULL)
#define F_C_CPL5_TXFULL V_C_CPL5_TXFULL(1U)
#define S_E_TCP_OPT_RXFULL 0
#define V_E_TCP_OPT_RXFULL(x) ((x) << S_E_TCP_OPT_RXFULL)
#define F_E_TCP_OPT_RXFULL V_E_TCP_OPT_RXFULL(1U)
#define A_TP_DBG_CORE_FATAL 0x63
#define S_EMSGFATAL 31
#define V_EMSGFATAL(x) ((x) << S_EMSGFATAL)
#define F_EMSGFATAL V_EMSGFATAL(1U)
#define S_CMSGFATAL 30
#define V_CMSGFATAL(x) ((x) << S_CMSGFATAL)
#define F_CMSGFATAL V_CMSGFATAL(1U)
#define S_PAWSFATAL 29
#define V_PAWSFATAL(x) ((x) << S_PAWSFATAL)
#define F_PAWSFATAL V_PAWSFATAL(1U)
#define S_SRAMFATAL 28
#define V_SRAMFATAL(x) ((x) << S_SRAMFATAL)
#define F_SRAMFATAL V_SRAMFATAL(1U)
#define S_CPCMDCONG 24
#define M_CPCMDCONG 0xfU
#define V_CPCMDCONG(x) ((x) << S_CPCMDCONG)
#define G_CPCMDCONG(x) (((x) >> S_CPCMDCONG) & M_CPCMDCONG)
#define S_EPCMDCONG 22
#define M_EPCMDCONG 0x3U
#define V_EPCMDCONG(x) ((x) << S_EPCMDCONG)
#define G_EPCMDCONG(x) (((x) >> S_EPCMDCONG) & M_EPCMDCONG)
#define S_CPCMDLENFATAL 21
#define V_CPCMDLENFATAL(x) ((x) << S_CPCMDLENFATAL)
#define F_CPCMDLENFATAL V_CPCMDLENFATAL(1U)
#define S_EPCMDLENFATAL 20
#define V_EPCMDLENFATAL(x) ((x) << S_EPCMDLENFATAL)
#define F_EPCMDLENFATAL V_EPCMDLENFATAL(1U)
#define S_CPCMDVALID 16
#define M_CPCMDVALID 0xfU
#define V_CPCMDVALID(x) ((x) << S_CPCMDVALID)
#define G_CPCMDVALID(x) (((x) >> S_CPCMDVALID) & M_CPCMDVALID)
#define S_CPCMDAFULL 12
#define M_CPCMDAFULL 0xfU
#define V_CPCMDAFULL(x) ((x) << S_CPCMDAFULL)
#define G_CPCMDAFULL(x) (((x) >> S_CPCMDAFULL) & M_CPCMDAFULL)
#define S_EPCMDVALID 10
#define M_EPCMDVALID 0x3U
#define V_EPCMDVALID(x) ((x) << S_EPCMDVALID)
#define G_EPCMDVALID(x) (((x) >> S_EPCMDVALID) & M_EPCMDVALID)
#define S_EPCMDAFULL 8
#define M_EPCMDAFULL 0x3U
#define V_EPCMDAFULL(x) ((x) << S_EPCMDAFULL)
#define G_EPCMDAFULL(x) (((x) >> S_EPCMDAFULL) & M_EPCMDAFULL)
#define S_CPCMDEOIFATAL 7
#define V_CPCMDEOIFATAL(x) ((x) << S_CPCMDEOIFATAL)
#define F_CPCMDEOIFATAL V_CPCMDEOIFATAL(1U)
#define S_CMDBRQFATAL 4
#define V_CMDBRQFATAL(x) ((x) << S_CMDBRQFATAL)
#define F_CMDBRQFATAL V_CMDBRQFATAL(1U)
#define S_CNONZEROPPOPCNT 2
#define M_CNONZEROPPOPCNT 0x3U
#define V_CNONZEROPPOPCNT(x) ((x) << S_CNONZEROPPOPCNT)
#define G_CNONZEROPPOPCNT(x) (((x) >> S_CNONZEROPPOPCNT) & M_CNONZEROPPOPCNT)
#define S_CPCMDEOICNT 0
#define M_CPCMDEOICNT 0x3U
#define V_CPCMDEOICNT(x) ((x) << S_CPCMDEOICNT)
#define G_CPCMDEOICNT(x) (((x) >> S_CPCMDEOICNT) & M_CPCMDEOICNT)
#define S_CPCMDTTLFATAL 6
#define V_CPCMDTTLFATAL(x) ((x) << S_CPCMDTTLFATAL)
#define F_CPCMDTTLFATAL V_CPCMDTTLFATAL(1U)
#define S_CDATACHNFATAL 5
#define V_CDATACHNFATAL(x) ((x) << S_CDATACHNFATAL)
#define F_CDATACHNFATAL V_CDATACHNFATAL(1U)
#define A_TP_DBG_CORE_OUT 0x64
#define S_CCPLENC 26
#define V_CCPLENC(x) ((x) << S_CCPLENC)
#define F_CCPLENC V_CCPLENC(1U)
#define S_CWRCPLPKT 25
#define V_CWRCPLPKT(x) ((x) << S_CWRCPLPKT)
#define F_CWRCPLPKT V_CWRCPLPKT(1U)
#define S_CWRETHPKT 24
#define V_CWRETHPKT(x) ((x) << S_CWRETHPKT)
#define F_CWRETHPKT V_CWRETHPKT(1U)
#define S_CWRIPPKT 23
#define V_CWRIPPKT(x) ((x) << S_CWRIPPKT)
#define F_CWRIPPKT V_CWRIPPKT(1U)
#define S_CWRTCPPKT 22
#define V_CWRTCPPKT(x) ((x) << S_CWRTCPPKT)
#define F_CWRTCPPKT V_CWRTCPPKT(1U)
#define S_CWRZEROP 21
#define V_CWRZEROP(x) ((x) << S_CWRZEROP)
#define F_CWRZEROP V_CWRZEROP(1U)
#define S_CCPLTXFULL 20
#define V_CCPLTXFULL(x) ((x) << S_CCPLTXFULL)
#define F_CCPLTXFULL V_CCPLTXFULL(1U)
#define S_CETHTXFULL 19
#define V_CETHTXFULL(x) ((x) << S_CETHTXFULL)
#define F_CETHTXFULL V_CETHTXFULL(1U)
#define S_CIPTXFULL 18
#define V_CIPTXFULL(x) ((x) << S_CIPTXFULL)
#define F_CIPTXFULL V_CIPTXFULL(1U)
#define S_CTCPTXFULL 17
#define V_CTCPTXFULL(x) ((x) << S_CTCPTXFULL)
#define F_CTCPTXFULL V_CTCPTXFULL(1U)
#define S_CPLDTXZEROPDRDY 16
#define V_CPLDTXZEROPDRDY(x) ((x) << S_CPLDTXZEROPDRDY)
#define F_CPLDTXZEROPDRDY V_CPLDTXZEROPDRDY(1U)
#define S_ECPLENC 10
#define V_ECPLENC(x) ((x) << S_ECPLENC)
#define F_ECPLENC V_ECPLENC(1U)
#define S_EWRCPLPKT 9
#define V_EWRCPLPKT(x) ((x) << S_EWRCPLPKT)
#define F_EWRCPLPKT V_EWRCPLPKT(1U)
#define S_EWRETHPKT 8
#define V_EWRETHPKT(x) ((x) << S_EWRETHPKT)
#define F_EWRETHPKT V_EWRETHPKT(1U)
#define S_EWRIPPKT 7
#define V_EWRIPPKT(x) ((x) << S_EWRIPPKT)
#define F_EWRIPPKT V_EWRIPPKT(1U)
#define S_EWRTCPPKT 6
#define V_EWRTCPPKT(x) ((x) << S_EWRTCPPKT)
#define F_EWRTCPPKT V_EWRTCPPKT(1U)
#define S_EWRZEROP 5
#define V_EWRZEROP(x) ((x) << S_EWRZEROP)
#define F_EWRZEROP V_EWRZEROP(1U)
#define S_ECPLTXFULL 4
#define V_ECPLTXFULL(x) ((x) << S_ECPLTXFULL)
#define F_ECPLTXFULL V_ECPLTXFULL(1U)
#define S_EETHTXFULL 3
#define V_EETHTXFULL(x) ((x) << S_EETHTXFULL)
#define F_EETHTXFULL V_EETHTXFULL(1U)
#define S_EIPTXFULL 2
#define V_EIPTXFULL(x) ((x) << S_EIPTXFULL)
#define F_EIPTXFULL V_EIPTXFULL(1U)
#define S_ETCPTXFULL 1
#define V_ETCPTXFULL(x) ((x) << S_ETCPTXFULL)
#define F_ETCPTXFULL V_ETCPTXFULL(1U)
#define S_EPLDTXZEROPDRDY 0
#define V_EPLDTXZEROPDRDY(x) ((x) << S_EPLDTXZEROPDRDY)
#define F_EPLDTXZEROPDRDY V_EPLDTXZEROPDRDY(1U)
#define S_CRXBUSYOUT 31
#define V_CRXBUSYOUT(x) ((x) << S_CRXBUSYOUT)
#define F_CRXBUSYOUT V_CRXBUSYOUT(1U)
#define S_CTXBUSYOUT 30
#define V_CTXBUSYOUT(x) ((x) << S_CTXBUSYOUT)
#define F_CTXBUSYOUT V_CTXBUSYOUT(1U)
#define S_CRDCPLPKT 29
#define V_CRDCPLPKT(x) ((x) << S_CRDCPLPKT)
#define F_CRDCPLPKT V_CRDCPLPKT(1U)
#define S_CRDTCPPKT 28
#define V_CRDTCPPKT(x) ((x) << S_CRDTCPPKT)
#define F_CRDTCPPKT V_CRDTCPPKT(1U)
#define S_CNEWMSG 27
#define V_CNEWMSG(x) ((x) << S_CNEWMSG)
#define F_CNEWMSG V_CNEWMSG(1U)
#define S_ERXBUSYOUT 15
#define V_ERXBUSYOUT(x) ((x) << S_ERXBUSYOUT)
#define F_ERXBUSYOUT V_ERXBUSYOUT(1U)
#define S_ETXBUSYOUT 14
#define V_ETXBUSYOUT(x) ((x) << S_ETXBUSYOUT)
#define F_ETXBUSYOUT V_ETXBUSYOUT(1U)
#define S_ERDCPLPKT 13
#define V_ERDCPLPKT(x) ((x) << S_ERDCPLPKT)
#define F_ERDCPLPKT V_ERDCPLPKT(1U)
#define S_ERDTCPPKT 12
#define V_ERDTCPPKT(x) ((x) << S_ERDTCPPKT)
#define F_ERDTCPPKT V_ERDTCPPKT(1U)
#define S_ENEWMSG 11
#define V_ENEWMSG(x) ((x) << S_ENEWMSG)
#define F_ENEWMSG V_ENEWMSG(1U)
#define A_TP_DBG_CORE_TID 0x65
#define S_LINENUMBER 24
#define M_LINENUMBER 0x7fU
#define V_LINENUMBER(x) ((x) << S_LINENUMBER)
#define G_LINENUMBER(x) (((x) >> S_LINENUMBER) & M_LINENUMBER)
#define S_SPURIOUSMSG 23
#define V_SPURIOUSMSG(x) ((x) << S_SPURIOUSMSG)
#define F_SPURIOUSMSG V_SPURIOUSMSG(1U)
#define S_SYNLEARNED 20
#define V_SYNLEARNED(x) ((x) << S_SYNLEARNED)
#define F_SYNLEARNED V_SYNLEARNED(1U)
#define S_TIDVALUE 0
#define M_TIDVALUE 0xfffffU
#define V_TIDVALUE(x) ((x) << S_TIDVALUE)
#define G_TIDVALUE(x) (((x) >> S_TIDVALUE) & M_TIDVALUE)
#define S_SRC 21
#define M_SRC 0x3U
#define V_SRC(x) ((x) << S_SRC)
#define G_SRC(x) (((x) >> S_SRC) & M_SRC)
#define A_TP_DBG_ENG_RES0 0x66
#define S_RESOURCESREADY 31
#define V_RESOURCESREADY(x) ((x) << S_RESOURCESREADY)
#define F_RESOURCESREADY V_RESOURCESREADY(1U)
#define S_RCFOPCODEOUTSRDY 30
#define V_RCFOPCODEOUTSRDY(x) ((x) << S_RCFOPCODEOUTSRDY)
#define F_RCFOPCODEOUTSRDY V_RCFOPCODEOUTSRDY(1U)
#define S_RCFDATAOUTSRDY 29
#define V_RCFDATAOUTSRDY(x) ((x) << S_RCFDATAOUTSRDY)
#define F_RCFDATAOUTSRDY V_RCFDATAOUTSRDY(1U)
#define S_FLUSHINPUTMSG 28
#define V_FLUSHINPUTMSG(x) ((x) << S_FLUSHINPUTMSG)
#define F_FLUSHINPUTMSG V_FLUSHINPUTMSG(1U)
#define S_RCFOPSRCOUT 26
#define M_RCFOPSRCOUT 0x3U
#define V_RCFOPSRCOUT(x) ((x) << S_RCFOPSRCOUT)
#define G_RCFOPSRCOUT(x) (((x) >> S_RCFOPSRCOUT) & M_RCFOPSRCOUT)
#define S_C_MSG 25
#define V_C_MSG(x) ((x) << S_C_MSG)
#define F_C_MSG V_C_MSG(1U)
#define S_E_MSG 24
#define V_E_MSG(x) ((x) << S_E_MSG)
#define F_E_MSG V_E_MSG(1U)
#define S_RCFOPCODEOUT 20
#define M_RCFOPCODEOUT 0xfU
#define V_RCFOPCODEOUT(x) ((x) << S_RCFOPCODEOUT)
#define G_RCFOPCODEOUT(x) (((x) >> S_RCFOPCODEOUT) & M_RCFOPCODEOUT)
#define S_EFFRCFOPCODEOUT 16
#define M_EFFRCFOPCODEOUT 0xfU
#define V_EFFRCFOPCODEOUT(x) ((x) << S_EFFRCFOPCODEOUT)
#define G_EFFRCFOPCODEOUT(x) (((x) >> S_EFFRCFOPCODEOUT) & M_EFFRCFOPCODEOUT)
#define S_SEENRESOURCESREADY 15
#define V_SEENRESOURCESREADY(x) ((x) << S_SEENRESOURCESREADY)
#define F_SEENRESOURCESREADY V_SEENRESOURCESREADY(1U)
#define S_RESOURCESREADYCOPY 14
#define V_RESOURCESREADYCOPY(x) ((x) << S_RESOURCESREADYCOPY)
#define F_RESOURCESREADYCOPY V_RESOURCESREADYCOPY(1U)
#define S_OPCODEWAITSFORDATA 13
#define V_OPCODEWAITSFORDATA(x) ((x) << S_OPCODEWAITSFORDATA)
#define F_OPCODEWAITSFORDATA V_OPCODEWAITSFORDATA(1U)
#define S_CPLDRXSRDY 12
#define V_CPLDRXSRDY(x) ((x) << S_CPLDRXSRDY)
#define F_CPLDRXSRDY V_CPLDRXSRDY(1U)
#define S_CPLDRXZEROPSRDY 11
#define V_CPLDRXZEROPSRDY(x) ((x) << S_CPLDRXZEROPSRDY)
#define F_CPLDRXZEROPSRDY V_CPLDRXZEROPSRDY(1U)
#define S_EPLDRXZEROPSRDY 10
#define V_EPLDRXZEROPSRDY(x) ((x) << S_EPLDRXZEROPSRDY)
#define F_EPLDRXZEROPSRDY V_EPLDRXZEROPSRDY(1U)
#define S_ERXERRORSRDY 9
#define V_ERXERRORSRDY(x) ((x) << S_ERXERRORSRDY)
#define F_ERXERRORSRDY V_ERXERRORSRDY(1U)
#define S_EPLDRXSRDY 8
#define V_EPLDRXSRDY(x) ((x) << S_EPLDRXSRDY)
#define F_EPLDRXSRDY V_EPLDRXSRDY(1U)
#define S_CRXBUSY 7
#define V_CRXBUSY(x) ((x) << S_CRXBUSY)
#define F_CRXBUSY V_CRXBUSY(1U)
#define S_ERXBUSY 6
#define V_ERXBUSY(x) ((x) << S_ERXBUSY)
#define F_ERXBUSY V_ERXBUSY(1U)
#define S_TIMERINSERTBUSY 5
#define V_TIMERINSERTBUSY(x) ((x) << S_TIMERINSERTBUSY)
#define F_TIMERINSERTBUSY V_TIMERINSERTBUSY(1U)
#define S_WCFBUSY 4
#define V_WCFBUSY(x) ((x) << S_WCFBUSY)
#define F_WCFBUSY V_WCFBUSY(1U)
#define S_CTXBUSY 3
#define V_CTXBUSY(x) ((x) << S_CTXBUSY)
#define F_CTXBUSY V_CTXBUSY(1U)
#define S_CPCMDBUSY 2
#define V_CPCMDBUSY(x) ((x) << S_CPCMDBUSY)
#define F_CPCMDBUSY V_CPCMDBUSY(1U)
#define S_EPCMDBUSY 1
#define V_EPCMDBUSY(x) ((x) << S_EPCMDBUSY)
#define F_EPCMDBUSY V_EPCMDBUSY(1U)
#define S_ETXBUSY 0
#define V_ETXBUSY(x) ((x) << S_ETXBUSY)
#define F_ETXBUSY V_ETXBUSY(1U)
#define S_EFFOPCODEOUT 16
#define M_EFFOPCODEOUT 0xfU
#define V_EFFOPCODEOUT(x) ((x) << S_EFFOPCODEOUT)
#define G_EFFOPCODEOUT(x) (((x) >> S_EFFOPCODEOUT) & M_EFFOPCODEOUT)
#define S_DELDRDY 14
#define V_DELDRDY(x) ((x) << S_DELDRDY)
#define F_DELDRDY V_DELDRDY(1U)
#define S_T5_ETXBUSY 1
#define V_T5_ETXBUSY(x) ((x) << S_T5_ETXBUSY)
#define F_T5_ETXBUSY V_T5_ETXBUSY(1U)
#define S_T5_EPCMDBUSY 0
#define V_T5_EPCMDBUSY(x) ((x) << S_T5_EPCMDBUSY)
#define F_T5_EPCMDBUSY V_T5_EPCMDBUSY(1U)
#define S_T6_ETXBUSY 1
#define V_T6_ETXBUSY(x) ((x) << S_T6_ETXBUSY)
#define F_T6_ETXBUSY V_T6_ETXBUSY(1U)
#define S_T6_EPCMDBUSY 0
#define V_T6_EPCMDBUSY(x) ((x) << S_T6_EPCMDBUSY)
#define F_T6_EPCMDBUSY V_T6_EPCMDBUSY(1U)
#define A_TP_DBG_ENG_RES1 0x67
#define S_RXCPLSRDY 31
#define V_RXCPLSRDY(x) ((x) << S_RXCPLSRDY)
#define F_RXCPLSRDY V_RXCPLSRDY(1U)
#define S_RXOPTSRDY 30
#define V_RXOPTSRDY(x) ((x) << S_RXOPTSRDY)
#define F_RXOPTSRDY V_RXOPTSRDY(1U)
#define S_RXPLDLENSRDY 29
#define V_RXPLDLENSRDY(x) ((x) << S_RXPLDLENSRDY)
#define F_RXPLDLENSRDY V_RXPLDLENSRDY(1U)
#define S_RXNOTBUSY 28
#define V_RXNOTBUSY(x) ((x) << S_RXNOTBUSY)
#define F_RXNOTBUSY V_RXNOTBUSY(1U)
#define S_CPLCMDIN 20
#define M_CPLCMDIN 0xffU
#define V_CPLCMDIN(x) ((x) << S_CPLCMDIN)
#define G_CPLCMDIN(x) (((x) >> S_CPLCMDIN) & M_CPLCMDIN)
#define S_RCFPTIDSRDY 19
#define V_RCFPTIDSRDY(x) ((x) << S_RCFPTIDSRDY)
#define F_RCFPTIDSRDY V_RCFPTIDSRDY(1U)
#define S_EPDUHDRSRDY 18
#define V_EPDUHDRSRDY(x) ((x) << S_EPDUHDRSRDY)
#define F_EPDUHDRSRDY V_EPDUHDRSRDY(1U)
#define S_TUNNELPKTREG 17
#define V_TUNNELPKTREG(x) ((x) << S_TUNNELPKTREG)
#define F_TUNNELPKTREG V_TUNNELPKTREG(1U)
#define S_TXPKTCSUMSRDY 16
#define V_TXPKTCSUMSRDY(x) ((x) << S_TXPKTCSUMSRDY)
#define F_TXPKTCSUMSRDY V_TXPKTCSUMSRDY(1U)
#define S_TABLEACCESSLATENCY 12
#define M_TABLEACCESSLATENCY 0xfU
#define V_TABLEACCESSLATENCY(x) ((x) << S_TABLEACCESSLATENCY)
#define G_TABLEACCESSLATENCY(x) (((x) >> S_TABLEACCESSLATENCY) & M_TABLEACCESSLATENCY)
#define S_MMGRDONE 11
#define V_MMGRDONE(x) ((x) << S_MMGRDONE)
#define F_MMGRDONE V_MMGRDONE(1U)
#define S_SEENMMGRDONE 10
#define V_SEENMMGRDONE(x) ((x) << S_SEENMMGRDONE)
#define F_SEENMMGRDONE V_SEENMMGRDONE(1U)
#define S_RXERRORSRDY 9
#define V_RXERRORSRDY(x) ((x) << S_RXERRORSRDY)
#define F_RXERRORSRDY V_RXERRORSRDY(1U)
#define S_RCFOPTIONSTCPSRDY 8
#define V_RCFOPTIONSTCPSRDY(x) ((x) << S_RCFOPTIONSTCPSRDY)
#define F_RCFOPTIONSTCPSRDY V_RCFOPTIONSTCPSRDY(1U)
#define S_ENGINESTATE 6
#define M_ENGINESTATE 0x3U
#define V_ENGINESTATE(x) ((x) << S_ENGINESTATE)
#define G_ENGINESTATE(x) (((x) >> S_ENGINESTATE) & M_ENGINESTATE)
#define S_TABLEACCESINCREMENT 5
#define V_TABLEACCESINCREMENT(x) ((x) << S_TABLEACCESINCREMENT)
#define F_TABLEACCESINCREMENT V_TABLEACCESINCREMENT(1U)
#define S_TABLEACCESCOMPLETE 4
#define V_TABLEACCESCOMPLETE(x) ((x) << S_TABLEACCESCOMPLETE)
#define F_TABLEACCESCOMPLETE V_TABLEACCESCOMPLETE(1U)
#define S_RCFOPCODEOUTUSABLE 3
#define V_RCFOPCODEOUTUSABLE(x) ((x) << S_RCFOPCODEOUTUSABLE)
#define F_RCFOPCODEOUTUSABLE V_RCFOPCODEOUTUSABLE(1U)
#define S_RCFDATAOUTUSABLE 2
#define V_RCFDATAOUTUSABLE(x) ((x) << S_RCFDATAOUTUSABLE)
#define F_RCFDATAOUTUSABLE V_RCFDATAOUTUSABLE(1U)
#define S_RCFDATAWAITAFTERRD 1
#define V_RCFDATAWAITAFTERRD(x) ((x) << S_RCFDATAWAITAFTERRD)
#define F_RCFDATAWAITAFTERRD V_RCFDATAWAITAFTERRD(1U)
#define S_RCFDATACMRDY 0
#define V_RCFDATACMRDY(x) ((x) << S_RCFDATACMRDY)
#define F_RCFDATACMRDY V_RCFDATACMRDY(1U)
#define S_RXISSSRDY 28
#define V_RXISSSRDY(x) ((x) << S_RXISSSRDY)
#define F_RXISSSRDY V_RXISSSRDY(1U)
#define A_TP_DBG_ENG_RES2 0x68
#define S_CPLCMDRAW 24
#define M_CPLCMDRAW 0xffU
#define V_CPLCMDRAW(x) ((x) << S_CPLCMDRAW)
#define G_CPLCMDRAW(x) (((x) >> S_CPLCMDRAW) & M_CPLCMDRAW)
#define S_RXMACPORT 20
#define M_RXMACPORT 0xfU
#define V_RXMACPORT(x) ((x) << S_RXMACPORT)
#define G_RXMACPORT(x) (((x) >> S_RXMACPORT) & M_RXMACPORT)
#define S_TXECHANNEL 18
#define M_TXECHANNEL 0x3U
#define V_TXECHANNEL(x) ((x) << S_TXECHANNEL)
#define G_TXECHANNEL(x) (((x) >> S_TXECHANNEL) & M_TXECHANNEL)
#define S_RXECHANNEL 16
#define M_RXECHANNEL 0x3U
#define V_RXECHANNEL(x) ((x) << S_RXECHANNEL)
#define G_RXECHANNEL(x) (((x) >> S_RXECHANNEL) & M_RXECHANNEL)
#define S_CDATAOUT 15
#define V_CDATAOUT(x) ((x) << S_CDATAOUT)
#define F_CDATAOUT V_CDATAOUT(1U)
#define S_CREADPDU 14
#define V_CREADPDU(x) ((x) << S_CREADPDU)
#define F_CREADPDU V_CREADPDU(1U)
#define S_EDATAOUT 13
#define V_EDATAOUT(x) ((x) << S_EDATAOUT)
#define F_EDATAOUT V_EDATAOUT(1U)
#define S_EREADPDU 12
#define V_EREADPDU(x) ((x) << S_EREADPDU)
#define F_EREADPDU V_EREADPDU(1U)
#define S_ETCPOPSRDY 11
#define V_ETCPOPSRDY(x) ((x) << S_ETCPOPSRDY)
#define F_ETCPOPSRDY V_ETCPOPSRDY(1U)
#define S_CTCPOPSRDY 10
#define V_CTCPOPSRDY(x) ((x) << S_CTCPOPSRDY)
#define F_CTCPOPSRDY V_CTCPOPSRDY(1U)
#define S_CPKTOUT 9
#define V_CPKTOUT(x) ((x) << S_CPKTOUT)
#define F_CPKTOUT V_CPKTOUT(1U)
#define S_CMDBRSPSRDY 8
#define V_CMDBRSPSRDY(x) ((x) << S_CMDBRSPSRDY)
#define F_CMDBRSPSRDY V_CMDBRSPSRDY(1U)
#define S_RXPSTRUCTSFULL 6
#define M_RXPSTRUCTSFULL 0x3U
#define V_RXPSTRUCTSFULL(x) ((x) << S_RXPSTRUCTSFULL)
#define G_RXPSTRUCTSFULL(x) (((x) >> S_RXPSTRUCTSFULL) & M_RXPSTRUCTSFULL)
#define S_RXPAGEPOOLFULL 4
#define M_RXPAGEPOOLFULL 0x3U
#define V_RXPAGEPOOLFULL(x) ((x) << S_RXPAGEPOOLFULL)
#define G_RXPAGEPOOLFULL(x) (((x) >> S_RXPAGEPOOLFULL) & M_RXPAGEPOOLFULL)
#define S_RCFREASONOUT 0
#define M_RCFREASONOUT 0xfU
#define V_RCFREASONOUT(x) ((x) << S_RCFREASONOUT)
#define G_RCFREASONOUT(x) (((x) >> S_RCFREASONOUT) & M_RCFREASONOUT)
#define A_TP_DBG_CORE_PCMD 0x69
#define S_CPCMDEOPCNT 30
#define M_CPCMDEOPCNT 0x3U
#define V_CPCMDEOPCNT(x) ((x) << S_CPCMDEOPCNT)
#define G_CPCMDEOPCNT(x) (((x) >> S_CPCMDEOPCNT) & M_CPCMDEOPCNT)
#define S_CPCMDLENSAVE 16
#define M_CPCMDLENSAVE 0x3fffU
#define V_CPCMDLENSAVE(x) ((x) << S_CPCMDLENSAVE)
#define G_CPCMDLENSAVE(x) (((x) >> S_CPCMDLENSAVE) & M_CPCMDLENSAVE)
#define S_EPCMDEOPCNT 14
#define M_EPCMDEOPCNT 0x3U
#define V_EPCMDEOPCNT(x) ((x) << S_EPCMDEOPCNT)
#define G_EPCMDEOPCNT(x) (((x) >> S_EPCMDEOPCNT) & M_EPCMDEOPCNT)
#define S_EPCMDLENSAVE 0
#define M_EPCMDLENSAVE 0x3fffU
#define V_EPCMDLENSAVE(x) ((x) << S_EPCMDLENSAVE)
#define G_EPCMDLENSAVE(x) (((x) >> S_EPCMDLENSAVE) & M_EPCMDLENSAVE)
#define A_TP_DBG_SCHED_TX 0x6a
#define S_TXCHNXOFF 28
#define M_TXCHNXOFF 0xfU
#define V_TXCHNXOFF(x) ((x) << S_TXCHNXOFF)
#define G_TXCHNXOFF(x) (((x) >> S_TXCHNXOFF) & M_TXCHNXOFF)
#define S_TXFIFOCNG 24
#define M_TXFIFOCNG 0xfU
#define V_TXFIFOCNG(x) ((x) << S_TXFIFOCNG)
#define G_TXFIFOCNG(x) (((x) >> S_TXFIFOCNG) & M_TXFIFOCNG)
#define S_TXPCMDCNG 20
#define M_TXPCMDCNG 0xfU
#define V_TXPCMDCNG(x) ((x) << S_TXPCMDCNG)
#define G_TXPCMDCNG(x) (((x) >> S_TXPCMDCNG) & M_TXPCMDCNG)
#define S_TXLPBKCNG 16
#define M_TXLPBKCNG 0xfU
#define V_TXLPBKCNG(x) ((x) << S_TXLPBKCNG)
#define G_TXLPBKCNG(x) (((x) >> S_TXLPBKCNG) & M_TXLPBKCNG)
#define S_TXHDRCNG 8
#define M_TXHDRCNG 0xffU
#define V_TXHDRCNG(x) ((x) << S_TXHDRCNG)
#define G_TXHDRCNG(x) (((x) >> S_TXHDRCNG) & M_TXHDRCNG)
#define S_TXMODXOFF 0
#define M_TXMODXOFF 0xffU
#define V_TXMODXOFF(x) ((x) << S_TXMODXOFF)
#define G_TXMODXOFF(x) (((x) >> S_TXMODXOFF) & M_TXMODXOFF)
#define A_TP_DBG_SCHED_RX 0x6b
#define S_RXCHNXOFF 28
#define M_RXCHNXOFF 0xfU
#define V_RXCHNXOFF(x) ((x) << S_RXCHNXOFF)
#define G_RXCHNXOFF(x) (((x) >> S_RXCHNXOFF) & M_RXCHNXOFF)
#define S_RXSGECNG 24
#define M_RXSGECNG 0xfU
#define V_RXSGECNG(x) ((x) << S_RXSGECNG)
#define G_RXSGECNG(x) (((x) >> S_RXSGECNG) & M_RXSGECNG)
#define S_RXFIFOCNG 22
#define M_RXFIFOCNG 0x3U
#define V_RXFIFOCNG(x) ((x) << S_RXFIFOCNG)
#define G_RXFIFOCNG(x) (((x) >> S_RXFIFOCNG) & M_RXFIFOCNG)
#define S_RXPCMDCNG 20
#define M_RXPCMDCNG 0x3U
#define V_RXPCMDCNG(x) ((x) << S_RXPCMDCNG)
#define G_RXPCMDCNG(x) (((x) >> S_RXPCMDCNG) & M_RXPCMDCNG)
#define S_RXLPBKCNG 16
#define M_RXLPBKCNG 0xfU
#define V_RXLPBKCNG(x) ((x) << S_RXLPBKCNG)
#define G_RXLPBKCNG(x) (((x) >> S_RXLPBKCNG) & M_RXLPBKCNG)
#define S_RXHDRCNG 8
#define M_RXHDRCNG 0xfU
#define V_RXHDRCNG(x) ((x) << S_RXHDRCNG)
#define G_RXHDRCNG(x) (((x) >> S_RXHDRCNG) & M_RXHDRCNG)
#define S_RXMODXOFF 0
#define M_RXMODXOFF 0x3U
#define V_RXMODXOFF(x) ((x) << S_RXMODXOFF)
#define G_RXMODXOFF(x) (((x) >> S_RXMODXOFF) & M_RXMODXOFF)
#define S_T5_RXFIFOCNG 20
#define M_T5_RXFIFOCNG 0xfU
#define V_T5_RXFIFOCNG(x) ((x) << S_T5_RXFIFOCNG)
#define G_T5_RXFIFOCNG(x) (((x) >> S_T5_RXFIFOCNG) & M_T5_RXFIFOCNG)
#define S_T5_RXPCMDCNG 14
#define M_T5_RXPCMDCNG 0x3U
#define V_T5_RXPCMDCNG(x) ((x) << S_T5_RXPCMDCNG)
#define G_T5_RXPCMDCNG(x) (((x) >> S_T5_RXPCMDCNG) & M_T5_RXPCMDCNG)
#define S_T6_RXFIFOCNG 20
#define M_T6_RXFIFOCNG 0xfU
#define V_T6_RXFIFOCNG(x) ((x) << S_T6_RXFIFOCNG)
#define G_T6_RXFIFOCNG(x) (((x) >> S_T6_RXFIFOCNG) & M_T6_RXFIFOCNG)
#define S_T6_RXPCMDCNG 14
#define M_T6_RXPCMDCNG 0x3U
#define V_T6_RXPCMDCNG(x) ((x) << S_T6_RXPCMDCNG)
#define G_T6_RXPCMDCNG(x) (((x) >> S_T6_RXPCMDCNG) & M_T6_RXPCMDCNG)
#define A_TP_DBG_ERROR_CNT 0x6c
#define A_TP_DBG_CORE_CPL 0x6d
#define S_CPLCMDOUT3 24
#define M_CPLCMDOUT3 0xffU
#define V_CPLCMDOUT3(x) ((x) << S_CPLCMDOUT3)
#define G_CPLCMDOUT3(x) (((x) >> S_CPLCMDOUT3) & M_CPLCMDOUT3)
#define S_CPLCMDOUT2 16
#define M_CPLCMDOUT2 0xffU
#define V_CPLCMDOUT2(x) ((x) << S_CPLCMDOUT2)
#define G_CPLCMDOUT2(x) (((x) >> S_CPLCMDOUT2) & M_CPLCMDOUT2)
#define S_CPLCMDOUT1 8
#define M_CPLCMDOUT1 0xffU
#define V_CPLCMDOUT1(x) ((x) << S_CPLCMDOUT1)
#define G_CPLCMDOUT1(x) (((x) >> S_CPLCMDOUT1) & M_CPLCMDOUT1)
#define S_CPLCMDOUT0 0
#define M_CPLCMDOUT0 0xffU
#define V_CPLCMDOUT0(x) ((x) << S_CPLCMDOUT0)
#define G_CPLCMDOUT0(x) (((x) >> S_CPLCMDOUT0) & M_CPLCMDOUT0)
#define A_TP_MIB_DEBUG 0x6f
#define S_SRC3 31
#define V_SRC3(x) ((x) << S_SRC3)
#define F_SRC3 V_SRC3(1U)
#define S_LINENUM3 24
#define M_LINENUM3 0x7fU
#define V_LINENUM3(x) ((x) << S_LINENUM3)
#define G_LINENUM3(x) (((x) >> S_LINENUM3) & M_LINENUM3)
#define S_SRC2 23
#define V_SRC2(x) ((x) << S_SRC2)
#define F_SRC2 V_SRC2(1U)
#define S_LINENUM2 16
#define M_LINENUM2 0x7fU
#define V_LINENUM2(x) ((x) << S_LINENUM2)
#define G_LINENUM2(x) (((x) >> S_LINENUM2) & M_LINENUM2)
#define S_SRC1 15
#define V_SRC1(x) ((x) << S_SRC1)
#define F_SRC1 V_SRC1(1U)
#define S_LINENUM1 8
#define M_LINENUM1 0x7fU
#define V_LINENUM1(x) ((x) << S_LINENUM1)
#define G_LINENUM1(x) (((x) >> S_LINENUM1) & M_LINENUM1)
#define S_SRC0 7
#define V_SRC0(x) ((x) << S_SRC0)
#define F_SRC0 V_SRC0(1U)
#define S_LINENUM0 0
#define M_LINENUM0 0x7fU
#define V_LINENUM0(x) ((x) << S_LINENUM0)
#define G_LINENUM0(x) (((x) >> S_LINENUM0) & M_LINENUM0)
#define A_TP_DBG_CACHE_WR_ALL 0x70
#define A_TP_DBG_CACHE_WR_HIT 0x71
#define A_TP_DBG_CACHE_RD_ALL 0x72
#define A_TP_DBG_CACHE_RD_HIT 0x73
#define A_TP_DBG_CACHE_MC_REQ 0x74
#define A_TP_DBG_CACHE_MC_RSP 0x75
#define A_TP_T5_TX_DROP_CNT_CH0 0x120
#define A_TP_T5_TX_DROP_CNT_CH1 0x121
#define A_TP_TX_DROP_CNT_CH2 0x122
#define A_TP_TX_DROP_CNT_CH3 0x123
#define A_TP_TX_DROP_CFG_CH0 0x12b
#define S_TIMERENABLED 31
#define V_TIMERENABLED(x) ((x) << S_TIMERENABLED)
#define F_TIMERENABLED V_TIMERENABLED(1U)
#define S_TIMERERRORENABLE 30
#define V_TIMERERRORENABLE(x) ((x) << S_TIMERERRORENABLE)
#define F_TIMERERRORENABLE V_TIMERERRORENABLE(1U)
#define S_TIMERTHRESHOLD 4
#define M_TIMERTHRESHOLD 0x3ffffffU
#define V_TIMERTHRESHOLD(x) ((x) << S_TIMERTHRESHOLD)
#define G_TIMERTHRESHOLD(x) (((x) >> S_TIMERTHRESHOLD) & M_TIMERTHRESHOLD)
#define S_PACKETDROPS 0
#define M_PACKETDROPS 0xfU
#define V_PACKETDROPS(x) ((x) << S_PACKETDROPS)
#define G_PACKETDROPS(x) (((x) >> S_PACKETDROPS) & M_PACKETDROPS)
#define A_TP_TX_DROP_CFG_CH1 0x12c
#define A_TP_TX_DROP_CNT_CH0 0x12d
#define S_TXDROPCNTCH0SENT 16
#define M_TXDROPCNTCH0SENT 0xffffU
#define V_TXDROPCNTCH0SENT(x) ((x) << S_TXDROPCNTCH0SENT)
#define G_TXDROPCNTCH0SENT(x) (((x) >> S_TXDROPCNTCH0SENT) & M_TXDROPCNTCH0SENT)
#define S_TXDROPCNTCH0RCVD 0
#define M_TXDROPCNTCH0RCVD 0xffffU
#define V_TXDROPCNTCH0RCVD(x) ((x) << S_TXDROPCNTCH0RCVD)
#define G_TXDROPCNTCH0RCVD(x) (((x) >> S_TXDROPCNTCH0RCVD) & M_TXDROPCNTCH0RCVD)
#define A_TP_TX_DROP_CNT_CH1 0x12e
#define S_TXDROPCNTCH1SENT 16
#define M_TXDROPCNTCH1SENT 0xffffU
#define V_TXDROPCNTCH1SENT(x) ((x) << S_TXDROPCNTCH1SENT)
#define G_TXDROPCNTCH1SENT(x) (((x) >> S_TXDROPCNTCH1SENT) & M_TXDROPCNTCH1SENT)
#define S_TXDROPCNTCH1RCVD 0
#define M_TXDROPCNTCH1RCVD 0xffffU
#define V_TXDROPCNTCH1RCVD(x) ((x) << S_TXDROPCNTCH1RCVD)
#define G_TXDROPCNTCH1RCVD(x) (((x) >> S_TXDROPCNTCH1RCVD) & M_TXDROPCNTCH1RCVD)
#define A_TP_TX_DROP_MODE 0x12f
#define S_TXDROPMODECH3 3
#define V_TXDROPMODECH3(x) ((x) << S_TXDROPMODECH3)
#define F_TXDROPMODECH3 V_TXDROPMODECH3(1U)
#define S_TXDROPMODECH2 2
#define V_TXDROPMODECH2(x) ((x) << S_TXDROPMODECH2)
#define F_TXDROPMODECH2 V_TXDROPMODECH2(1U)
#define S_TXDROPMODECH1 1
#define V_TXDROPMODECH1(x) ((x) << S_TXDROPMODECH1)
#define F_TXDROPMODECH1 V_TXDROPMODECH1(1U)
#define S_TXDROPMODECH0 0
#define V_TXDROPMODECH0(x) ((x) << S_TXDROPMODECH0)
#define F_TXDROPMODECH0 V_TXDROPMODECH0(1U)
#define A_TP_DBG_ESIDE_PKT0 0x130
#define S_ETXSOPCNT 28
#define M_ETXSOPCNT 0xfU
#define V_ETXSOPCNT(x) ((x) << S_ETXSOPCNT)
#define G_ETXSOPCNT(x) (((x) >> S_ETXSOPCNT) & M_ETXSOPCNT)
#define S_ETXEOPCNT 24
#define M_ETXEOPCNT 0xfU
#define V_ETXEOPCNT(x) ((x) << S_ETXEOPCNT)
#define G_ETXEOPCNT(x) (((x) >> S_ETXEOPCNT) & M_ETXEOPCNT)
#define S_ETXPLDSOPCNT 20
#define M_ETXPLDSOPCNT 0xfU
#define V_ETXPLDSOPCNT(x) ((x) << S_ETXPLDSOPCNT)
#define G_ETXPLDSOPCNT(x) (((x) >> S_ETXPLDSOPCNT) & M_ETXPLDSOPCNT)
#define S_ETXPLDEOPCNT 16
#define M_ETXPLDEOPCNT 0xfU
#define V_ETXPLDEOPCNT(x) ((x) << S_ETXPLDEOPCNT)
#define G_ETXPLDEOPCNT(x) (((x) >> S_ETXPLDEOPCNT) & M_ETXPLDEOPCNT)
#define S_ERXSOPCNT 12
#define M_ERXSOPCNT 0xfU
#define V_ERXSOPCNT(x) ((x) << S_ERXSOPCNT)
#define G_ERXSOPCNT(x) (((x) >> S_ERXSOPCNT) & M_ERXSOPCNT)
#define S_ERXEOPCNT 8
#define M_ERXEOPCNT 0xfU
#define V_ERXEOPCNT(x) ((x) << S_ERXEOPCNT)
#define G_ERXEOPCNT(x) (((x) >> S_ERXEOPCNT) & M_ERXEOPCNT)
#define S_ERXPLDSOPCNT 4
#define M_ERXPLDSOPCNT 0xfU
#define V_ERXPLDSOPCNT(x) ((x) << S_ERXPLDSOPCNT)
#define G_ERXPLDSOPCNT(x) (((x) >> S_ERXPLDSOPCNT) & M_ERXPLDSOPCNT)
#define S_ERXPLDEOPCNT 0
#define M_ERXPLDEOPCNT 0xfU
#define V_ERXPLDEOPCNT(x) ((x) << S_ERXPLDEOPCNT)
#define G_ERXPLDEOPCNT(x) (((x) >> S_ERXPLDEOPCNT) & M_ERXPLDEOPCNT)
#define A_TP_DBG_ESIDE_PKT1 0x131
#define A_TP_DBG_ESIDE_PKT2 0x132
#define A_TP_DBG_ESIDE_PKT3 0x133
#define A_TP_DBG_ESIDE_FIFO0 0x134
#define S_PLDRXCSUMVALID1 31
#define V_PLDRXCSUMVALID1(x) ((x) << S_PLDRXCSUMVALID1)
#define F_PLDRXCSUMVALID1 V_PLDRXCSUMVALID1(1U)
#define S_PLDRXZEROPSRDY1 30
#define V_PLDRXZEROPSRDY1(x) ((x) << S_PLDRXZEROPSRDY1)
#define F_PLDRXZEROPSRDY1 V_PLDRXZEROPSRDY1(1U)
#define S_PLDRXVALID1 29
#define V_PLDRXVALID1(x) ((x) << S_PLDRXVALID1)
#define F_PLDRXVALID1 V_PLDRXVALID1(1U)
#define S_TCPRXVALID1 28
#define V_TCPRXVALID1(x) ((x) << S_TCPRXVALID1)
#define F_TCPRXVALID1 V_TCPRXVALID1(1U)
#define S_IPRXVALID1 27
#define V_IPRXVALID1(x) ((x) << S_IPRXVALID1)
#define F_IPRXVALID1 V_IPRXVALID1(1U)
#define S_ETHRXVALID1 26
#define V_ETHRXVALID1(x) ((x) << S_ETHRXVALID1)
#define F_ETHRXVALID1 V_ETHRXVALID1(1U)
#define S_CPLRXVALID1 25
#define V_CPLRXVALID1(x) ((x) << S_CPLRXVALID1)
#define F_CPLRXVALID1 V_CPLRXVALID1(1U)
#define S_FSTATIC1 24
#define V_FSTATIC1(x) ((x) << S_FSTATIC1)
#define F_FSTATIC1 V_FSTATIC1(1U)
#define S_ERRORSRDY1 23
#define V_ERRORSRDY1(x) ((x) << S_ERRORSRDY1)
#define F_ERRORSRDY1 V_ERRORSRDY1(1U)
#define S_PLDTXSRDY1 22
#define V_PLDTXSRDY1(x) ((x) << S_PLDTXSRDY1)
#define F_PLDTXSRDY1 V_PLDTXSRDY1(1U)
#define S_DBVLD1 21
#define V_DBVLD1(x) ((x) << S_DBVLD1)
#define F_DBVLD1 V_DBVLD1(1U)
#define S_PLDTXVALID1 20
#define V_PLDTXVALID1(x) ((x) << S_PLDTXVALID1)
#define F_PLDTXVALID1 V_PLDTXVALID1(1U)
#define S_ETXVALID1 19
#define V_ETXVALID1(x) ((x) << S_ETXVALID1)
#define F_ETXVALID1 V_ETXVALID1(1U)
#define S_ETXFULL1 18
#define V_ETXFULL1(x) ((x) << S_ETXFULL1)
#define F_ETXFULL1 V_ETXFULL1(1U)
#define S_ERXVALID1 17
#define V_ERXVALID1(x) ((x) << S_ERXVALID1)
#define F_ERXVALID1 V_ERXVALID1(1U)
#define S_ERXFULL1 16
#define V_ERXFULL1(x) ((x) << S_ERXFULL1)
#define F_ERXFULL1 V_ERXFULL1(1U)
#define S_PLDRXCSUMVALID0 15
#define V_PLDRXCSUMVALID0(x) ((x) << S_PLDRXCSUMVALID0)
#define F_PLDRXCSUMVALID0 V_PLDRXCSUMVALID0(1U)
#define S_PLDRXZEROPSRDY0 14
#define V_PLDRXZEROPSRDY0(x) ((x) << S_PLDRXZEROPSRDY0)
#define F_PLDRXZEROPSRDY0 V_PLDRXZEROPSRDY0(1U)
#define S_PLDRXVALID0 13
#define V_PLDRXVALID0(x) ((x) << S_PLDRXVALID0)
#define F_PLDRXVALID0 V_PLDRXVALID0(1U)
#define S_TCPRXVALID0 12
#define V_TCPRXVALID0(x) ((x) << S_TCPRXVALID0)
#define F_TCPRXVALID0 V_TCPRXVALID0(1U)
#define S_IPRXVALID0 11
#define V_IPRXVALID0(x) ((x) << S_IPRXVALID0)
#define F_IPRXVALID0 V_IPRXVALID0(1U)
#define S_ETHRXVALID0 10
#define V_ETHRXVALID0(x) ((x) << S_ETHRXVALID0)
#define F_ETHRXVALID0 V_ETHRXVALID0(1U)
#define S_CPLRXVALID0 9
#define V_CPLRXVALID0(x) ((x) << S_CPLRXVALID0)
#define F_CPLRXVALID0 V_CPLRXVALID0(1U)
#define S_FSTATIC0 8
#define V_FSTATIC0(x) ((x) << S_FSTATIC0)
#define F_FSTATIC0 V_FSTATIC0(1U)
#define S_ERRORSRDY0 7
#define V_ERRORSRDY0(x) ((x) << S_ERRORSRDY0)
#define F_ERRORSRDY0 V_ERRORSRDY0(1U)
#define S_PLDTXSRDY0 6
#define V_PLDTXSRDY0(x) ((x) << S_PLDTXSRDY0)
#define F_PLDTXSRDY0 V_PLDTXSRDY0(1U)
#define S_DBVLD0 5
#define V_DBVLD0(x) ((x) << S_DBVLD0)
#define F_DBVLD0 V_DBVLD0(1U)
#define S_PLDTXVALID0 4
#define V_PLDTXVALID0(x) ((x) << S_PLDTXVALID0)
#define F_PLDTXVALID0 V_PLDTXVALID0(1U)
#define S_ETXVALID0 3
#define V_ETXVALID0(x) ((x) << S_ETXVALID0)
#define F_ETXVALID0 V_ETXVALID0(1U)
#define S_ETXFULL0 2
#define V_ETXFULL0(x) ((x) << S_ETXFULL0)
#define F_ETXFULL0 V_ETXFULL0(1U)
#define S_ERXVALID0 1
#define V_ERXVALID0(x) ((x) << S_ERXVALID0)
#define F_ERXVALID0 V_ERXVALID0(1U)
#define S_ERXFULL0 0
#define V_ERXFULL0(x) ((x) << S_ERXFULL0)
#define F_ERXFULL0 V_ERXFULL0(1U)
#define A_TP_DBG_ESIDE_FIFO1 0x135
#define S_PLDRXCSUMVALID3 31
#define V_PLDRXCSUMVALID3(x) ((x) << S_PLDRXCSUMVALID3)
#define F_PLDRXCSUMVALID3 V_PLDRXCSUMVALID3(1U)
#define S_PLDRXZEROPSRDY3 30
#define V_PLDRXZEROPSRDY3(x) ((x) << S_PLDRXZEROPSRDY3)
#define F_PLDRXZEROPSRDY3 V_PLDRXZEROPSRDY3(1U)
#define S_PLDRXVALID3 29
#define V_PLDRXVALID3(x) ((x) << S_PLDRXVALID3)
#define F_PLDRXVALID3 V_PLDRXVALID3(1U)
#define S_TCPRXVALID3 28
#define V_TCPRXVALID3(x) ((x) << S_TCPRXVALID3)
#define F_TCPRXVALID3 V_TCPRXVALID3(1U)
#define S_IPRXVALID3 27
#define V_IPRXVALID3(x) ((x) << S_IPRXVALID3)
#define F_IPRXVALID3 V_IPRXVALID3(1U)
#define S_ETHRXVALID3 26
#define V_ETHRXVALID3(x) ((x) << S_ETHRXVALID3)
#define F_ETHRXVALID3 V_ETHRXVALID3(1U)
#define S_CPLRXVALID3 25
#define V_CPLRXVALID3(x) ((x) << S_CPLRXVALID3)
#define F_CPLRXVALID3 V_CPLRXVALID3(1U)
#define S_FSTATIC3 24
#define V_FSTATIC3(x) ((x) << S_FSTATIC3)
#define F_FSTATIC3 V_FSTATIC3(1U)
#define S_ERRORSRDY3 23
#define V_ERRORSRDY3(x) ((x) << S_ERRORSRDY3)
#define F_ERRORSRDY3 V_ERRORSRDY3(1U)
#define S_PLDTXSRDY3 22
#define V_PLDTXSRDY3(x) ((x) << S_PLDTXSRDY3)
#define F_PLDTXSRDY3 V_PLDTXSRDY3(1U)
#define S_DBVLD3 21
#define V_DBVLD3(x) ((x) << S_DBVLD3)
#define F_DBVLD3 V_DBVLD3(1U)
#define S_PLDTXVALID3 20
#define V_PLDTXVALID3(x) ((x) << S_PLDTXVALID3)
#define F_PLDTXVALID3 V_PLDTXVALID3(1U)
#define S_ETXVALID3 19
#define V_ETXVALID3(x) ((x) << S_ETXVALID3)
#define F_ETXVALID3 V_ETXVALID3(1U)
#define S_ETXFULL3 18
#define V_ETXFULL3(x) ((x) << S_ETXFULL3)
#define F_ETXFULL3 V_ETXFULL3(1U)
#define S_ERXVALID3 17
#define V_ERXVALID3(x) ((x) << S_ERXVALID3)
#define F_ERXVALID3 V_ERXVALID3(1U)
#define S_ERXFULL3 16
#define V_ERXFULL3(x) ((x) << S_ERXFULL3)
#define F_ERXFULL3 V_ERXFULL3(1U)
#define S_PLDRXCSUMVALID2 15
#define V_PLDRXCSUMVALID2(x) ((x) << S_PLDRXCSUMVALID2)
#define F_PLDRXCSUMVALID2 V_PLDRXCSUMVALID2(1U)
#define S_PLDRXZEROPSRDY2 14
#define V_PLDRXZEROPSRDY2(x) ((x) << S_PLDRXZEROPSRDY2)
#define F_PLDRXZEROPSRDY2 V_PLDRXZEROPSRDY2(1U)
#define S_PLDRXVALID2 13
#define V_PLDRXVALID2(x) ((x) << S_PLDRXVALID2)
#define F_PLDRXVALID2 V_PLDRXVALID2(1U)
#define S_TCPRXVALID2 12
#define V_TCPRXVALID2(x) ((x) << S_TCPRXVALID2)
#define F_TCPRXVALID2 V_TCPRXVALID2(1U)
#define S_IPRXVALID2 11
#define V_IPRXVALID2(x) ((x) << S_IPRXVALID2)
#define F_IPRXVALID2 V_IPRXVALID2(1U)
#define S_ETHRXVALID2 10
#define V_ETHRXVALID2(x) ((x) << S_ETHRXVALID2)
#define F_ETHRXVALID2 V_ETHRXVALID2(1U)
#define S_CPLRXVALID2 9
#define V_CPLRXVALID2(x) ((x) << S_CPLRXVALID2)
#define F_CPLRXVALID2 V_CPLRXVALID2(1U)
#define S_FSTATIC2 8
#define V_FSTATIC2(x) ((x) << S_FSTATIC2)
#define F_FSTATIC2 V_FSTATIC2(1U)
#define S_ERRORSRDY2 7
#define V_ERRORSRDY2(x) ((x) << S_ERRORSRDY2)
#define F_ERRORSRDY2 V_ERRORSRDY2(1U)
#define S_PLDTXSRDY2 6
#define V_PLDTXSRDY2(x) ((x) << S_PLDTXSRDY2)
#define F_PLDTXSRDY2 V_PLDTXSRDY2(1U)
#define S_DBVLD2 5
#define V_DBVLD2(x) ((x) << S_DBVLD2)
#define F_DBVLD2 V_DBVLD2(1U)
#define S_PLDTXVALID2 4
#define V_PLDTXVALID2(x) ((x) << S_PLDTXVALID2)
#define F_PLDTXVALID2 V_PLDTXVALID2(1U)
#define S_ETXVALID2 3
#define V_ETXVALID2(x) ((x) << S_ETXVALID2)
#define F_ETXVALID2 V_ETXVALID2(1U)
#define S_ETXFULL2 2
#define V_ETXFULL2(x) ((x) << S_ETXFULL2)
#define F_ETXFULL2 V_ETXFULL2(1U)
#define S_ERXVALID2 1
#define V_ERXVALID2(x) ((x) << S_ERXVALID2)
#define F_ERXVALID2 V_ERXVALID2(1U)
#define S_ERXFULL2 0
#define V_ERXFULL2(x) ((x) << S_ERXFULL2)
#define F_ERXFULL2 V_ERXFULL2(1U)
#define A_TP_DBG_ESIDE_DISP0 0x136
#define S_RESRDY 31
#define V_RESRDY(x) ((x) << S_RESRDY)
#define F_RESRDY V_RESRDY(1U)
#define S_STATE 28
#define M_STATE 0x7U
#define V_STATE(x) ((x) << S_STATE)
#define G_STATE(x) (((x) >> S_STATE) & M_STATE)
#define S_FIFOCPL5RXVALID 27
#define V_FIFOCPL5RXVALID(x) ((x) << S_FIFOCPL5RXVALID)
#define F_FIFOCPL5RXVALID V_FIFOCPL5RXVALID(1U)
#define S_FIFOETHRXVALID 26
#define V_FIFOETHRXVALID(x) ((x) << S_FIFOETHRXVALID)
#define F_FIFOETHRXVALID V_FIFOETHRXVALID(1U)
#define S_FIFOETHRXSOCP 25
#define V_FIFOETHRXSOCP(x) ((x) << S_FIFOETHRXSOCP)
#define F_FIFOETHRXSOCP V_FIFOETHRXSOCP(1U)
#define S_FIFOPLDRXZEROP 24
#define V_FIFOPLDRXZEROP(x) ((x) << S_FIFOPLDRXZEROP)
#define F_FIFOPLDRXZEROP V_FIFOPLDRXZEROP(1U)
#define S_PLDRXVALID 23
#define V_PLDRXVALID(x) ((x) << S_PLDRXVALID)
#define F_PLDRXVALID V_PLDRXVALID(1U)
#define S_FIFOPLDRXZEROP_SRDY 22
#define V_FIFOPLDRXZEROP_SRDY(x) ((x) << S_FIFOPLDRXZEROP_SRDY)
#define F_FIFOPLDRXZEROP_SRDY V_FIFOPLDRXZEROP_SRDY(1U)
#define S_FIFOIPRXVALID 21
#define V_FIFOIPRXVALID(x) ((x) << S_FIFOIPRXVALID)
#define F_FIFOIPRXVALID V_FIFOIPRXVALID(1U)
#define S_FIFOTCPRXVALID 20
#define V_FIFOTCPRXVALID(x) ((x) << S_FIFOTCPRXVALID)
#define F_FIFOTCPRXVALID V_FIFOTCPRXVALID(1U)
#define S_PLDRXCSUMVALID 19
#define V_PLDRXCSUMVALID(x) ((x) << S_PLDRXCSUMVALID)
#define F_PLDRXCSUMVALID V_PLDRXCSUMVALID(1U)
#define S_FIFOIPCSUMSRDY 18
#define V_FIFOIPCSUMSRDY(x) ((x) << S_FIFOIPCSUMSRDY)
#define F_FIFOIPCSUMSRDY V_FIFOIPCSUMSRDY(1U)
#define S_FIFOIPPSEUDOCSUMSRDY 17
#define V_FIFOIPPSEUDOCSUMSRDY(x) ((x) << S_FIFOIPPSEUDOCSUMSRDY)
#define F_FIFOIPPSEUDOCSUMSRDY V_FIFOIPPSEUDOCSUMSRDY(1U)
#define S_FIFOTCPCSUMSRDY 16
#define V_FIFOTCPCSUMSRDY(x) ((x) << S_FIFOTCPCSUMSRDY)
#define F_FIFOTCPCSUMSRDY V_FIFOTCPCSUMSRDY(1U)
#define S_ESTATIC4 12
#define M_ESTATIC4 0xfU
#define V_ESTATIC4(x) ((x) << S_ESTATIC4)
#define G_ESTATIC4(x) (((x) >> S_ESTATIC4) & M_ESTATIC4)
#define S_FIFOCPLSOCPCNT 10
#define M_FIFOCPLSOCPCNT 0x3U
#define V_FIFOCPLSOCPCNT(x) ((x) << S_FIFOCPLSOCPCNT)
#define G_FIFOCPLSOCPCNT(x) (((x) >> S_FIFOCPLSOCPCNT) & M_FIFOCPLSOCPCNT)
#define S_FIFOETHSOCPCNT 8
#define M_FIFOETHSOCPCNT 0x3U
#define V_FIFOETHSOCPCNT(x) ((x) << S_FIFOETHSOCPCNT)
#define G_FIFOETHSOCPCNT(x) (((x) >> S_FIFOETHSOCPCNT) & M_FIFOETHSOCPCNT)
#define S_FIFOIPSOCPCNT 6
#define M_FIFOIPSOCPCNT 0x3U
#define V_FIFOIPSOCPCNT(x) ((x) << S_FIFOIPSOCPCNT)
#define G_FIFOIPSOCPCNT(x) (((x) >> S_FIFOIPSOCPCNT) & M_FIFOIPSOCPCNT)
#define S_FIFOTCPSOCPCNT 4
#define M_FIFOTCPSOCPCNT 0x3U
#define V_FIFOTCPSOCPCNT(x) ((x) << S_FIFOTCPSOCPCNT)
#define G_FIFOTCPSOCPCNT(x) (((x) >> S_FIFOTCPSOCPCNT) & M_FIFOTCPSOCPCNT)
#define S_PLD_RXZEROP_CNT 2
#define M_PLD_RXZEROP_CNT 0x3U
#define V_PLD_RXZEROP_CNT(x) ((x) << S_PLD_RXZEROP_CNT)
#define G_PLD_RXZEROP_CNT(x) (((x) >> S_PLD_RXZEROP_CNT) & M_PLD_RXZEROP_CNT)
#define S_ESTATIC6 1
#define V_ESTATIC6(x) ((x) << S_ESTATIC6)
#define F_ESTATIC6 V_ESTATIC6(1U)
#define S_TXFULL 0
#define V_TXFULL(x) ((x) << S_TXFULL)
#define F_TXFULL V_TXFULL(1U)
#define S_FIFOGRERXVALID 15
#define V_FIFOGRERXVALID(x) ((x) << S_FIFOGRERXVALID)
#define F_FIFOGRERXVALID V_FIFOGRERXVALID(1U)
#define S_FIFOGRERXREADY 14
#define V_FIFOGRERXREADY(x) ((x) << S_FIFOGRERXREADY)
#define F_FIFOGRERXREADY V_FIFOGRERXREADY(1U)
#define S_FIFOGRERXSOCP 13
#define V_FIFOGRERXSOCP(x) ((x) << S_FIFOGRERXSOCP)
#define F_FIFOGRERXSOCP V_FIFOGRERXSOCP(1U)
#define S_T6_ESTATIC4 12
#define V_T6_ESTATIC4(x) ((x) << S_T6_ESTATIC4)
#define F_T6_ESTATIC4 V_T6_ESTATIC4(1U)
#define S_TXFULL_ESIDE0 0
#define V_TXFULL_ESIDE0(x) ((x) << S_TXFULL_ESIDE0)
#define F_TXFULL_ESIDE0 V_TXFULL_ESIDE0(1U)
#define A_TP_DBG_ESIDE_DISP1 0x137
#define S_T6_ESTATIC4 12
#define V_T6_ESTATIC4(x) ((x) << S_T6_ESTATIC4)
#define F_T6_ESTATIC4 V_T6_ESTATIC4(1U)
#define S_TXFULL_ESIDE1 0
#define V_TXFULL_ESIDE1(x) ((x) << S_TXFULL_ESIDE1)
#define F_TXFULL_ESIDE1 V_TXFULL_ESIDE1(1U)
#define A_TP_MAC_MATCH_MAP0 0x138
#define S_MAPVALUEWR 16
#define M_MAPVALUEWR 0xffU
#define V_MAPVALUEWR(x) ((x) << S_MAPVALUEWR)
#define G_MAPVALUEWR(x) (((x) >> S_MAPVALUEWR) & M_MAPVALUEWR)
#define S_MAPINDEX 2
#define M_MAPINDEX 0x1ffU
#define V_MAPINDEX(x) ((x) << S_MAPINDEX)
#define G_MAPINDEX(x) (((x) >> S_MAPINDEX) & M_MAPINDEX)
#define S_MAPREAD 1
#define V_MAPREAD(x) ((x) << S_MAPREAD)
#define F_MAPREAD V_MAPREAD(1U)
#define S_MAPWRITE 0
#define V_MAPWRITE(x) ((x) << S_MAPWRITE)
#define F_MAPWRITE V_MAPWRITE(1U)
#define A_TP_MAC_MATCH_MAP1 0x139
#define S_MAPVALUERD 0
#define M_MAPVALUERD 0x1ffU
#define V_MAPVALUERD(x) ((x) << S_MAPVALUERD)
#define G_MAPVALUERD(x) (((x) >> S_MAPVALUERD) & M_MAPVALUERD)
#define A_TP_DBG_ESIDE_DISP2 0x13a
#define S_T6_ESTATIC4 12
#define V_T6_ESTATIC4(x) ((x) << S_T6_ESTATIC4)
#define F_T6_ESTATIC4 V_T6_ESTATIC4(1U)
#define S_TXFULL_ESIDE2 0
#define V_TXFULL_ESIDE2(x) ((x) << S_TXFULL_ESIDE2)
#define F_TXFULL_ESIDE2 V_TXFULL_ESIDE2(1U)
#define A_TP_DBG_ESIDE_DISP3 0x13b
#define S_T6_ESTATIC4 12
#define V_T6_ESTATIC4(x) ((x) << S_T6_ESTATIC4)
#define F_T6_ESTATIC4 V_T6_ESTATIC4(1U)
#define S_TXFULL_ESIDE3 0
#define V_TXFULL_ESIDE3(x) ((x) << S_TXFULL_ESIDE3)
#define F_TXFULL_ESIDE3 V_TXFULL_ESIDE3(1U)
#define A_TP_DBG_ESIDE_HDR0 0x13c
#define S_TCPSOPCNT 28
#define M_TCPSOPCNT 0xfU
#define V_TCPSOPCNT(x) ((x) << S_TCPSOPCNT)
#define G_TCPSOPCNT(x) (((x) >> S_TCPSOPCNT) & M_TCPSOPCNT)
#define S_TCPEOPCNT 24
#define M_TCPEOPCNT 0xfU
#define V_TCPEOPCNT(x) ((x) << S_TCPEOPCNT)
#define G_TCPEOPCNT(x) (((x) >> S_TCPEOPCNT) & M_TCPEOPCNT)
#define S_IPSOPCNT 20
#define M_IPSOPCNT 0xfU
#define V_IPSOPCNT(x) ((x) << S_IPSOPCNT)
#define G_IPSOPCNT(x) (((x) >> S_IPSOPCNT) & M_IPSOPCNT)
#define S_IPEOPCNT 16
#define M_IPEOPCNT 0xfU
#define V_IPEOPCNT(x) ((x) << S_IPEOPCNT)
#define G_IPEOPCNT(x) (((x) >> S_IPEOPCNT) & M_IPEOPCNT)
#define S_ETHSOPCNT 12
#define M_ETHSOPCNT 0xfU
#define V_ETHSOPCNT(x) ((x) << S_ETHSOPCNT)
#define G_ETHSOPCNT(x) (((x) >> S_ETHSOPCNT) & M_ETHSOPCNT)
#define S_ETHEOPCNT 8
#define M_ETHEOPCNT 0xfU
#define V_ETHEOPCNT(x) ((x) << S_ETHEOPCNT)
#define G_ETHEOPCNT(x) (((x) >> S_ETHEOPCNT) & M_ETHEOPCNT)
#define S_CPLSOPCNT 4
#define M_CPLSOPCNT 0xfU
#define V_CPLSOPCNT(x) ((x) << S_CPLSOPCNT)
#define G_CPLSOPCNT(x) (((x) >> S_CPLSOPCNT) & M_CPLSOPCNT)
#define S_CPLEOPCNT 0
#define M_CPLEOPCNT 0xfU
#define V_CPLEOPCNT(x) ((x) << S_CPLEOPCNT)
#define G_CPLEOPCNT(x) (((x) >> S_CPLEOPCNT) & M_CPLEOPCNT)
#define A_TP_DBG_ESIDE_HDR1 0x13d
#define A_TP_DBG_ESIDE_HDR2 0x13e
#define A_TP_DBG_ESIDE_HDR3 0x13f
#define A_TP_VLAN_PRI_MAP 0x140
#define S_FRAGMENTATION 9
#define V_FRAGMENTATION(x) ((x) << S_FRAGMENTATION)
#define F_FRAGMENTATION V_FRAGMENTATION(1U)
#define S_MPSHITTYPE 8
#define V_MPSHITTYPE(x) ((x) << S_MPSHITTYPE)
#define F_MPSHITTYPE V_MPSHITTYPE(1U)
#define S_MACMATCH 7
#define V_MACMATCH(x) ((x) << S_MACMATCH)
#define F_MACMATCH V_MACMATCH(1U)
#define S_ETHERTYPE 6
#define V_ETHERTYPE(x) ((x) << S_ETHERTYPE)
#define F_ETHERTYPE V_ETHERTYPE(1U)
#define S_PROTOCOL 5
#define V_PROTOCOL(x) ((x) << S_PROTOCOL)
#define F_PROTOCOL V_PROTOCOL(1U)
#define S_TOS 4
#define V_TOS(x) ((x) << S_TOS)
#define F_TOS V_TOS(1U)
#define S_VLAN 3
#define V_VLAN(x) ((x) << S_VLAN)
#define F_VLAN V_VLAN(1U)
#define S_VNIC_ID 2
#define V_VNIC_ID(x) ((x) << S_VNIC_ID)
#define F_VNIC_ID V_VNIC_ID(1U)
#define S_PORT 1
#define V_PORT(x) ((x) << S_PORT)
#define F_PORT V_PORT(1U)
#define S_FCOE 0
#define V_FCOE(x) ((x) << S_FCOE)
#define F_FCOE V_FCOE(1U)
#define S_FILTERMODE 15
#define V_FILTERMODE(x) ((x) << S_FILTERMODE)
#define F_FILTERMODE V_FILTERMODE(1U)
#define S_FCOEMASK 14
#define V_FCOEMASK(x) ((x) << S_FCOEMASK)
#define F_FCOEMASK V_FCOEMASK(1U)
#define S_SRVRSRAM 13
#define V_SRVRSRAM(x) ((x) << S_SRVRSRAM)
#define F_SRVRSRAM V_SRVRSRAM(1U)
#define A_TP_INGRESS_CONFIG 0x141
#define S_OPAQUE_TYPE 16
#define M_OPAQUE_TYPE 0xffffU
#define V_OPAQUE_TYPE(x) ((x) << S_OPAQUE_TYPE)
#define G_OPAQUE_TYPE(x) (((x) >> S_OPAQUE_TYPE) & M_OPAQUE_TYPE)
#define S_OPAQUE_RM 15
#define V_OPAQUE_RM(x) ((x) << S_OPAQUE_RM)
#define F_OPAQUE_RM V_OPAQUE_RM(1U)
#define S_OPAQUE_HDR_SIZE 14
#define V_OPAQUE_HDR_SIZE(x) ((x) << S_OPAQUE_HDR_SIZE)
#define F_OPAQUE_HDR_SIZE V_OPAQUE_HDR_SIZE(1U)
#define S_OPAQUE_RM_MAC_IN_MAC 13
#define V_OPAQUE_RM_MAC_IN_MAC(x) ((x) << S_OPAQUE_RM_MAC_IN_MAC)
#define F_OPAQUE_RM_MAC_IN_MAC V_OPAQUE_RM_MAC_IN_MAC(1U)
#define S_FCOE_TARGET 12
#define V_FCOE_TARGET(x) ((x) << S_FCOE_TARGET)
#define F_FCOE_TARGET V_FCOE_TARGET(1U)
#define S_VNIC 11
#define V_VNIC(x) ((x) << S_VNIC)
#define F_VNIC V_VNIC(1U)
#define S_CSUM_HAS_PSEUDO_HDR 10
#define V_CSUM_HAS_PSEUDO_HDR(x) ((x) << S_CSUM_HAS_PSEUDO_HDR)
#define F_CSUM_HAS_PSEUDO_HDR V_CSUM_HAS_PSEUDO_HDR(1U)
#define S_RM_OVLAN 9
#define V_RM_OVLAN(x) ((x) << S_RM_OVLAN)
#define F_RM_OVLAN V_RM_OVLAN(1U)
#define S_LOOKUPEVERYPKT 8
#define V_LOOKUPEVERYPKT(x) ((x) << S_LOOKUPEVERYPKT)
#define F_LOOKUPEVERYPKT V_LOOKUPEVERYPKT(1U)
#define S_IPV6_EXT_HDR_SKIP 0
#define M_IPV6_EXT_HDR_SKIP 0xffU
#define V_IPV6_EXT_HDR_SKIP(x) ((x) << S_IPV6_EXT_HDR_SKIP)
#define G_IPV6_EXT_HDR_SKIP(x) (((x) >> S_IPV6_EXT_HDR_SKIP) & M_IPV6_EXT_HDR_SKIP)
#define S_FRAG_LEN_MOD8_COMPAT 12
#define V_FRAG_LEN_MOD8_COMPAT(x) ((x) << S_FRAG_LEN_MOD8_COMPAT)
#define F_FRAG_LEN_MOD8_COMPAT V_FRAG_LEN_MOD8_COMPAT(1U)
#define S_USE_ENC_IDX 13
#define V_USE_ENC_IDX(x) ((x) << S_USE_ENC_IDX)
#define F_USE_ENC_IDX V_USE_ENC_IDX(1U)
#define A_TP_TX_DROP_CFG_CH2 0x142
#define A_TP_TX_DROP_CFG_CH3 0x143
#define A_TP_EGRESS_CONFIG 0x145
#define S_REWRITEFORCETOSIZE 0
#define V_REWRITEFORCETOSIZE(x) ((x) << S_REWRITEFORCETOSIZE)
#define F_REWRITEFORCETOSIZE V_REWRITEFORCETOSIZE(1U)
#define A_TP_INGRESS_CONFIG2 0x145
#define S_IPV6_UDP_CSUM_COMPAT 31
#define V_IPV6_UDP_CSUM_COMPAT(x) ((x) << S_IPV6_UDP_CSUM_COMPAT)
#define F_IPV6_UDP_CSUM_COMPAT V_IPV6_UDP_CSUM_COMPAT(1U)
#define S_VNTAGPLDENABLE 30
#define V_VNTAGPLDENABLE(x) ((x) << S_VNTAGPLDENABLE)
#define F_VNTAGPLDENABLE V_VNTAGPLDENABLE(1U)
#define S_TCP_PLD_FILTER_OFFSET 20
#define M_TCP_PLD_FILTER_OFFSET 0x3ffU
#define V_TCP_PLD_FILTER_OFFSET(x) ((x) << S_TCP_PLD_FILTER_OFFSET)
#define G_TCP_PLD_FILTER_OFFSET(x) (((x) >> S_TCP_PLD_FILTER_OFFSET) & M_TCP_PLD_FILTER_OFFSET)
#define S_UDP_PLD_FILTER_OFFSET 10
#define M_UDP_PLD_FILTER_OFFSET 0x3ffU
#define V_UDP_PLD_FILTER_OFFSET(x) ((x) << S_UDP_PLD_FILTER_OFFSET)
#define G_UDP_PLD_FILTER_OFFSET(x) (((x) >> S_UDP_PLD_FILTER_OFFSET) & M_UDP_PLD_FILTER_OFFSET)
#define S_TNL_PLD_FILTER_OFFSET 0
#define M_TNL_PLD_FILTER_OFFSET 0x3ffU
#define V_TNL_PLD_FILTER_OFFSET(x) ((x) << S_TNL_PLD_FILTER_OFFSET)
#define G_TNL_PLD_FILTER_OFFSET(x) (((x) >> S_TNL_PLD_FILTER_OFFSET) & M_TNL_PLD_FILTER_OFFSET)
#define A_TP_EHDR_CONFIG_LO 0x146
#define S_CPLLIMIT 24
#define M_CPLLIMIT 0xffU
#define V_CPLLIMIT(x) ((x) << S_CPLLIMIT)
#define G_CPLLIMIT(x) (((x) >> S_CPLLIMIT) & M_CPLLIMIT)
#define S_ETHLIMIT 16
#define M_ETHLIMIT 0xffU
#define V_ETHLIMIT(x) ((x) << S_ETHLIMIT)
#define G_ETHLIMIT(x) (((x) >> S_ETHLIMIT) & M_ETHLIMIT)
#define S_IPLIMIT 8
#define M_IPLIMIT 0xffU
#define V_IPLIMIT(x) ((x) << S_IPLIMIT)
#define G_IPLIMIT(x) (((x) >> S_IPLIMIT) & M_IPLIMIT)
#define S_TCPLIMIT 0
#define M_TCPLIMIT 0xffU
#define V_TCPLIMIT(x) ((x) << S_TCPLIMIT)
#define G_TCPLIMIT(x) (((x) >> S_TCPLIMIT) & M_TCPLIMIT)
#define A_TP_EHDR_CONFIG_HI 0x147
#define A_TP_DBG_ESIDE_INT 0x148
#define S_ERXSOP2X 28
#define M_ERXSOP2X 0xfU
#define V_ERXSOP2X(x) ((x) << S_ERXSOP2X)
#define G_ERXSOP2X(x) (((x) >> S_ERXSOP2X) & M_ERXSOP2X)
#define S_ERXEOP2X 24
#define M_ERXEOP2X 0xfU
#define V_ERXEOP2X(x) ((x) << S_ERXEOP2X)
#define G_ERXEOP2X(x) (((x) >> S_ERXEOP2X) & M_ERXEOP2X)
#define S_ERXVALID2X 20
#define M_ERXVALID2X 0xfU
#define V_ERXVALID2X(x) ((x) << S_ERXVALID2X)
#define G_ERXVALID2X(x) (((x) >> S_ERXVALID2X) & M_ERXVALID2X)
#define S_ERXAFULL2X 16
#define M_ERXAFULL2X 0xfU
#define V_ERXAFULL2X(x) ((x) << S_ERXAFULL2X)
#define G_ERXAFULL2X(x) (((x) >> S_ERXAFULL2X) & M_ERXAFULL2X)
#define S_PLD2XTXVALID 12
#define M_PLD2XTXVALID 0xfU
#define V_PLD2XTXVALID(x) ((x) << S_PLD2XTXVALID)
#define G_PLD2XTXVALID(x) (((x) >> S_PLD2XTXVALID) & M_PLD2XTXVALID)
#define S_PLD2XTXAFULL 8
#define M_PLD2XTXAFULL 0xfU
#define V_PLD2XTXAFULL(x) ((x) << S_PLD2XTXAFULL)
#define G_PLD2XTXAFULL(x) (((x) >> S_PLD2XTXAFULL) & M_PLD2XTXAFULL)
#define S_ERRORSRDY 7
#define V_ERRORSRDY(x) ((x) << S_ERRORSRDY)
#define F_ERRORSRDY V_ERRORSRDY(1U)
#define S_ERRORDRDY 6
#define V_ERRORDRDY(x) ((x) << S_ERRORDRDY)
#define F_ERRORDRDY V_ERRORDRDY(1U)
#define S_TCPOPSRDY 5
#define V_TCPOPSRDY(x) ((x) << S_TCPOPSRDY)
#define F_TCPOPSRDY V_TCPOPSRDY(1U)
#define S_TCPOPDRDY 4
#define V_TCPOPDRDY(x) ((x) << S_TCPOPDRDY)
#define F_TCPOPDRDY V_TCPOPDRDY(1U)
#define S_PLDTXSRDY 3
#define V_PLDTXSRDY(x) ((x) << S_PLDTXSRDY)
#define F_PLDTXSRDY V_PLDTXSRDY(1U)
#define S_PLDTXDRDY 2
#define V_PLDTXDRDY(x) ((x) << S_PLDTXDRDY)
#define F_PLDTXDRDY V_PLDTXDRDY(1U)
#define S_TCPOPTTXVALID 1
#define V_TCPOPTTXVALID(x) ((x) << S_TCPOPTTXVALID)
#define F_TCPOPTTXVALID V_TCPOPTTXVALID(1U)
#define S_TCPOPTTXFULL 0
#define V_TCPOPTTXFULL(x) ((x) << S_TCPOPTTXFULL)
#define F_TCPOPTTXFULL V_TCPOPTTXFULL(1U)
#define S_PKTATTRSRDY 3
#define V_PKTATTRSRDY(x) ((x) << S_PKTATTRSRDY)
#define F_PKTATTRSRDY V_PKTATTRSRDY(1U)
#define S_PKTATTRDRDY 2
#define V_PKTATTRDRDY(x) ((x) << S_PKTATTRDRDY)
#define F_PKTATTRDRDY V_PKTATTRDRDY(1U)
#define A_TP_DBG_ESIDE_DEMUX 0x149
#define S_EALLDONE 28
#define M_EALLDONE 0xfU
#define V_EALLDONE(x) ((x) << S_EALLDONE)
#define G_EALLDONE(x) (((x) >> S_EALLDONE) & M_EALLDONE)
#define S_EFIFOPLDDONE 24
#define M_EFIFOPLDDONE 0xfU
#define V_EFIFOPLDDONE(x) ((x) << S_EFIFOPLDDONE)
#define G_EFIFOPLDDONE(x) (((x) >> S_EFIFOPLDDONE) & M_EFIFOPLDDONE)
#define S_EDBDONE 20
#define M_EDBDONE 0xfU
#define V_EDBDONE(x) ((x) << S_EDBDONE)
#define G_EDBDONE(x) (((x) >> S_EDBDONE) & M_EDBDONE)
#define S_EISSFIFODONE 16
#define M_EISSFIFODONE 0xfU
#define V_EISSFIFODONE(x) ((x) << S_EISSFIFODONE)
#define G_EISSFIFODONE(x) (((x) >> S_EISSFIFODONE) & M_EISSFIFODONE)
#define S_EACKERRFIFODONE 12
#define M_EACKERRFIFODONE 0xfU
#define V_EACKERRFIFODONE(x) ((x) << S_EACKERRFIFODONE)
#define G_EACKERRFIFODONE(x) (((x) >> S_EACKERRFIFODONE) & M_EACKERRFIFODONE)
#define S_EFIFOERRORDONE 8
#define M_EFIFOERRORDONE 0xfU
#define V_EFIFOERRORDONE(x) ((x) << S_EFIFOERRORDONE)
#define G_EFIFOERRORDONE(x) (((x) >> S_EFIFOERRORDONE) & M_EFIFOERRORDONE)
#define S_ERXPKTATTRFIFOFDONE 4
#define M_ERXPKTATTRFIFOFDONE 0xfU
#define V_ERXPKTATTRFIFOFDONE(x) ((x) << S_ERXPKTATTRFIFOFDONE)
#define G_ERXPKTATTRFIFOFDONE(x) (((x) >> S_ERXPKTATTRFIFOFDONE) & M_ERXPKTATTRFIFOFDONE)
#define S_ETCPOPDONE 0
#define M_ETCPOPDONE 0xfU
#define V_ETCPOPDONE(x) ((x) << S_ETCPOPDONE)
#define G_ETCPOPDONE(x) (((x) >> S_ETCPOPDONE) & M_ETCPOPDONE)
#define A_TP_DBG_ESIDE_IN0 0x14a
#define S_RXVALID 31
#define V_RXVALID(x) ((x) << S_RXVALID)
#define F_RXVALID V_RXVALID(1U)
#define S_RXFULL 30
#define V_RXFULL(x) ((x) << S_RXFULL)
#define F_RXFULL V_RXFULL(1U)
#define S_RXSOCP 29
#define V_RXSOCP(x) ((x) << S_RXSOCP)
#define F_RXSOCP V_RXSOCP(1U)
#define S_RXEOP 28
#define V_RXEOP(x) ((x) << S_RXEOP)
#define F_RXEOP V_RXEOP(1U)
#define S_RXVALID_I 27
#define V_RXVALID_I(x) ((x) << S_RXVALID_I)
#define F_RXVALID_I V_RXVALID_I(1U)
#define S_RXFULL_I 26
#define V_RXFULL_I(x) ((x) << S_RXFULL_I)
#define F_RXFULL_I V_RXFULL_I(1U)
#define S_RXSOCP_I 25
#define V_RXSOCP_I(x) ((x) << S_RXSOCP_I)
#define F_RXSOCP_I V_RXSOCP_I(1U)
#define S_RXEOP_I 24
#define V_RXEOP_I(x) ((x) << S_RXEOP_I)
#define F_RXEOP_I V_RXEOP_I(1U)
#define S_RXVALID_I2 23
#define V_RXVALID_I2(x) ((x) << S_RXVALID_I2)
#define F_RXVALID_I2 V_RXVALID_I2(1U)
#define S_RXFULL_I2 22
#define V_RXFULL_I2(x) ((x) << S_RXFULL_I2)
#define F_RXFULL_I2 V_RXFULL_I2(1U)
#define S_RXSOCP_I2 21
#define V_RXSOCP_I2(x) ((x) << S_RXSOCP_I2)
#define F_RXSOCP_I2 V_RXSOCP_I2(1U)
#define S_RXEOP_I2 20
#define V_RXEOP_I2(x) ((x) << S_RXEOP_I2)
#define F_RXEOP_I2 V_RXEOP_I2(1U)
#define S_CT_MPA_TXVALID_FIFO 19
#define V_CT_MPA_TXVALID_FIFO(x) ((x) << S_CT_MPA_TXVALID_FIFO)
#define F_CT_MPA_TXVALID_FIFO V_CT_MPA_TXVALID_FIFO(1U)
#define S_CT_MPA_TXFULL_FIFO 18
#define V_CT_MPA_TXFULL_FIFO(x) ((x) << S_CT_MPA_TXFULL_FIFO)
#define F_CT_MPA_TXFULL_FIFO V_CT_MPA_TXFULL_FIFO(1U)
#define S_CT_MPA_TXVALID 17
#define V_CT_MPA_TXVALID(x) ((x) << S_CT_MPA_TXVALID)
#define F_CT_MPA_TXVALID V_CT_MPA_TXVALID(1U)
#define S_CT_MPA_TXFULL 16
#define V_CT_MPA_TXFULL(x) ((x) << S_CT_MPA_TXFULL)
#define F_CT_MPA_TXFULL V_CT_MPA_TXFULL(1U)
#define S_RXVALID_BUF 15
#define V_RXVALID_BUF(x) ((x) << S_RXVALID_BUF)
#define F_RXVALID_BUF V_RXVALID_BUF(1U)
#define S_RXFULL_BUF 14
#define V_RXFULL_BUF(x) ((x) << S_RXFULL_BUF)
#define F_RXFULL_BUF V_RXFULL_BUF(1U)
#define S_PLD_TXVALID 13
#define V_PLD_TXVALID(x) ((x) << S_PLD_TXVALID)
#define F_PLD_TXVALID V_PLD_TXVALID(1U)
#define S_PLD_TXFULL 12
#define V_PLD_TXFULL(x) ((x) << S_PLD_TXFULL)
#define F_PLD_TXFULL V_PLD_TXFULL(1U)
#define S_ISS_FIFO_SRDY 11
#define V_ISS_FIFO_SRDY(x) ((x) << S_ISS_FIFO_SRDY)
#define F_ISS_FIFO_SRDY V_ISS_FIFO_SRDY(1U)
#define S_ISS_FIFO_DRDY 10
#define V_ISS_FIFO_DRDY(x) ((x) << S_ISS_FIFO_DRDY)
#define F_ISS_FIFO_DRDY V_ISS_FIFO_DRDY(1U)
#define S_CT_TCP_OP_ISS_SRDY 9
#define V_CT_TCP_OP_ISS_SRDY(x) ((x) << S_CT_TCP_OP_ISS_SRDY)
#define F_CT_TCP_OP_ISS_SRDY V_CT_TCP_OP_ISS_SRDY(1U)
#define S_CT_TCP_OP_ISS_DRDY 8
#define V_CT_TCP_OP_ISS_DRDY(x) ((x) << S_CT_TCP_OP_ISS_DRDY)
#define F_CT_TCP_OP_ISS_DRDY V_CT_TCP_OP_ISS_DRDY(1U)
#define S_P2CSUMERROR_SRDY 7
#define V_P2CSUMERROR_SRDY(x) ((x) << S_P2CSUMERROR_SRDY)
#define F_P2CSUMERROR_SRDY V_P2CSUMERROR_SRDY(1U)
#define S_P2CSUMERROR_DRDY 6
#define V_P2CSUMERROR_DRDY(x) ((x) << S_P2CSUMERROR_DRDY)
#define F_P2CSUMERROR_DRDY V_P2CSUMERROR_DRDY(1U)
#define S_FIFO_ERROR_SRDY 5
#define V_FIFO_ERROR_SRDY(x) ((x) << S_FIFO_ERROR_SRDY)
#define F_FIFO_ERROR_SRDY V_FIFO_ERROR_SRDY(1U)
#define S_FIFO_ERROR_DRDY 4
#define V_FIFO_ERROR_DRDY(x) ((x) << S_FIFO_ERROR_DRDY)
#define F_FIFO_ERROR_DRDY V_FIFO_ERROR_DRDY(1U)
#define S_PLD_SRDY 3
#define V_PLD_SRDY(x) ((x) << S_PLD_SRDY)
#define F_PLD_SRDY V_PLD_SRDY(1U)
#define S_PLD_DRDY 2
#define V_PLD_DRDY(x) ((x) << S_PLD_DRDY)
#define F_PLD_DRDY V_PLD_DRDY(1U)
#define S_RX_PKT_ATTR_SRDY 1
#define V_RX_PKT_ATTR_SRDY(x) ((x) << S_RX_PKT_ATTR_SRDY)
#define F_RX_PKT_ATTR_SRDY V_RX_PKT_ATTR_SRDY(1U)
#define S_RX_PKT_ATTR_DRDY 0
#define V_RX_PKT_ATTR_DRDY(x) ((x) << S_RX_PKT_ATTR_DRDY)
#define F_RX_PKT_ATTR_DRDY V_RX_PKT_ATTR_DRDY(1U)
#define S_RXRUNT 25
#define V_RXRUNT(x) ((x) << S_RXRUNT)
#define F_RXRUNT V_RXRUNT(1U)
#define S_RXRUNTPARSER 24
#define V_RXRUNTPARSER(x) ((x) << S_RXRUNTPARSER)
#define F_RXRUNTPARSER V_RXRUNTPARSER(1U)
#define S_ERROR_SRDY 5
#define V_ERROR_SRDY(x) ((x) << S_ERROR_SRDY)
#define F_ERROR_SRDY V_ERROR_SRDY(1U)
#define S_ERROR_DRDY 4
#define V_ERROR_DRDY(x) ((x) << S_ERROR_DRDY)
#define F_ERROR_DRDY V_ERROR_DRDY(1U)
#define A_TP_DBG_ESIDE_IN1 0x14b
#define A_TP_DBG_ESIDE_IN2 0x14c
#define A_TP_DBG_ESIDE_IN3 0x14d
#define A_TP_DBG_ESIDE_FRM 0x14e
#define S_ERX2XERROR 28
#define M_ERX2XERROR 0xfU
#define V_ERX2XERROR(x) ((x) << S_ERX2XERROR)
#define G_ERX2XERROR(x) (((x) >> S_ERX2XERROR) & M_ERX2XERROR)
#define S_EPLDTX2XERROR 24
#define M_EPLDTX2XERROR 0xfU
#define V_EPLDTX2XERROR(x) ((x) << S_EPLDTX2XERROR)
#define G_EPLDTX2XERROR(x) (((x) >> S_EPLDTX2XERROR) & M_EPLDTX2XERROR)
#define S_ETXERROR 20
#define M_ETXERROR 0xfU
#define V_ETXERROR(x) ((x) << S_ETXERROR)
#define G_ETXERROR(x) (((x) >> S_ETXERROR) & M_ETXERROR)
#define S_EPLDRXERROR 16
#define M_EPLDRXERROR 0xfU
#define V_EPLDRXERROR(x) ((x) << S_EPLDRXERROR)
#define G_EPLDRXERROR(x) (((x) >> S_EPLDRXERROR) & M_EPLDRXERROR)
#define S_ERXSIZEERROR3 12
#define M_ERXSIZEERROR3 0xfU
#define V_ERXSIZEERROR3(x) ((x) << S_ERXSIZEERROR3)
#define G_ERXSIZEERROR3(x) (((x) >> S_ERXSIZEERROR3) & M_ERXSIZEERROR3)
#define S_ERXSIZEERROR2 8
#define M_ERXSIZEERROR2 0xfU
#define V_ERXSIZEERROR2(x) ((x) << S_ERXSIZEERROR2)
#define G_ERXSIZEERROR2(x) (((x) >> S_ERXSIZEERROR2) & M_ERXSIZEERROR2)
#define S_ERXSIZEERROR1 4
#define M_ERXSIZEERROR1 0xfU
#define V_ERXSIZEERROR1(x) ((x) << S_ERXSIZEERROR1)
#define G_ERXSIZEERROR1(x) (((x) >> S_ERXSIZEERROR1) & M_ERXSIZEERROR1)
#define S_ERXSIZEERROR0 0
#define M_ERXSIZEERROR0 0xfU
#define V_ERXSIZEERROR0(x) ((x) << S_ERXSIZEERROR0)
#define G_ERXSIZEERROR0(x) (((x) >> S_ERXSIZEERROR0) & M_ERXSIZEERROR0)
#define A_TP_DBG_ESIDE_DRP 0x14f
#define S_RXDROP3 24
#define M_RXDROP3 0xffU
#define V_RXDROP3(x) ((x) << S_RXDROP3)
#define G_RXDROP3(x) (((x) >> S_RXDROP3) & M_RXDROP3)
#define S_RXDROP2 16
#define M_RXDROP2 0xffU
#define V_RXDROP2(x) ((x) << S_RXDROP2)
#define G_RXDROP2(x) (((x) >> S_RXDROP2) & M_RXDROP2)
#define S_RXDROP1 8
#define M_RXDROP1 0xffU
#define V_RXDROP1(x) ((x) << S_RXDROP1)
#define G_RXDROP1(x) (((x) >> S_RXDROP1) & M_RXDROP1)
#define S_RXDROP0 0
#define M_RXDROP0 0xffU
#define V_RXDROP0(x) ((x) << S_RXDROP0)
#define G_RXDROP0(x) (((x) >> S_RXDROP0) & M_RXDROP0)
#define A_TP_DBG_ESIDE_TX 0x150
#define S_ETXVALID 4
#define M_ETXVALID 0xfU
#define V_ETXVALID(x) ((x) << S_ETXVALID)
#define G_ETXVALID(x) (((x) >> S_ETXVALID) & M_ETXVALID)
#define S_ETXFULL 0
#define M_ETXFULL 0xfU
#define V_ETXFULL(x) ((x) << S_ETXFULL)
#define G_ETXFULL(x) (((x) >> S_ETXFULL) & M_ETXFULL)
#define S_TXERRORCNT 8
#define M_TXERRORCNT 0xffffffU
#define V_TXERRORCNT(x) ((x) << S_TXERRORCNT)
#define G_TXERRORCNT(x) (((x) >> S_TXERRORCNT) & M_TXERRORCNT)
#define A_TP_ESIDE_SVID_MASK 0x151
#define A_TP_ESIDE_DVID_MASK 0x152
#define A_TP_ESIDE_ALIGN_MASK 0x153
#define S_USE_LOOP_BIT 24
#define V_USE_LOOP_BIT(x) ((x) << S_USE_LOOP_BIT)
#define F_USE_LOOP_BIT V_USE_LOOP_BIT(1U)
#define S_LOOP_OFFSET 16
#define M_LOOP_OFFSET 0xffU
#define V_LOOP_OFFSET(x) ((x) << S_LOOP_OFFSET)
#define G_LOOP_OFFSET(x) (((x) >> S_LOOP_OFFSET) & M_LOOP_OFFSET)
#define S_DVID_ID_OFFSET 8
#define M_DVID_ID_OFFSET 0xffU
#define V_DVID_ID_OFFSET(x) ((x) << S_DVID_ID_OFFSET)
#define G_DVID_ID_OFFSET(x) (((x) >> S_DVID_ID_OFFSET) & M_DVID_ID_OFFSET)
#define S_SVID_ID_OFFSET 0
#define M_SVID_ID_OFFSET 0xffU
#define V_SVID_ID_OFFSET(x) ((x) << S_SVID_ID_OFFSET)
#define G_SVID_ID_OFFSET(x) (((x) >> S_SVID_ID_OFFSET) & M_SVID_ID_OFFSET)
#define A_TP_DBG_ESIDE_OP 0x154
#define S_OPT_PARSER_FATAL_CHANNEL0 29
#define V_OPT_PARSER_FATAL_CHANNEL0(x) ((x) << S_OPT_PARSER_FATAL_CHANNEL0)
#define F_OPT_PARSER_FATAL_CHANNEL0 V_OPT_PARSER_FATAL_CHANNEL0(1U)
#define S_OPT_PARSER_BUSY_CHANNEL0 28
#define V_OPT_PARSER_BUSY_CHANNEL0(x) ((x) << S_OPT_PARSER_BUSY_CHANNEL0)
#define F_OPT_PARSER_BUSY_CHANNEL0 V_OPT_PARSER_BUSY_CHANNEL0(1U)
#define S_OPT_PARSER_ITCP_STATE_CHANNEL0 26
#define M_OPT_PARSER_ITCP_STATE_CHANNEL0 0x3U
#define V_OPT_PARSER_ITCP_STATE_CHANNEL0(x) ((x) << S_OPT_PARSER_ITCP_STATE_CHANNEL0)
#define G_OPT_PARSER_ITCP_STATE_CHANNEL0(x) (((x) >> S_OPT_PARSER_ITCP_STATE_CHANNEL0) & M_OPT_PARSER_ITCP_STATE_CHANNEL0)
#define S_OPT_PARSER_OTK_STATE_CHANNEL0 24
#define M_OPT_PARSER_OTK_STATE_CHANNEL0 0x3U
#define V_OPT_PARSER_OTK_STATE_CHANNEL0(x) ((x) << S_OPT_PARSER_OTK_STATE_CHANNEL0)
#define G_OPT_PARSER_OTK_STATE_CHANNEL0(x) (((x) >> S_OPT_PARSER_OTK_STATE_CHANNEL0) & M_OPT_PARSER_OTK_STATE_CHANNEL0)
#define S_OPT_PARSER_FATAL_CHANNEL1 21
#define V_OPT_PARSER_FATAL_CHANNEL1(x) ((x) << S_OPT_PARSER_FATAL_CHANNEL1)
#define F_OPT_PARSER_FATAL_CHANNEL1 V_OPT_PARSER_FATAL_CHANNEL1(1U)
#define S_OPT_PARSER_BUSY_CHANNEL1 20
#define V_OPT_PARSER_BUSY_CHANNEL1(x) ((x) << S_OPT_PARSER_BUSY_CHANNEL1)
#define F_OPT_PARSER_BUSY_CHANNEL1 V_OPT_PARSER_BUSY_CHANNEL1(1U)
#define S_OPT_PARSER_ITCP_STATE_CHANNEL1 18
#define M_OPT_PARSER_ITCP_STATE_CHANNEL1 0x3U
#define V_OPT_PARSER_ITCP_STATE_CHANNEL1(x) ((x) << S_OPT_PARSER_ITCP_STATE_CHANNEL1)
#define G_OPT_PARSER_ITCP_STATE_CHANNEL1(x) (((x) >> S_OPT_PARSER_ITCP_STATE_CHANNEL1) & M_OPT_PARSER_ITCP_STATE_CHANNEL1)
#define S_OPT_PARSER_OTK_STATE_CHANNEL1 16
#define M_OPT_PARSER_OTK_STATE_CHANNEL1 0x3U
#define V_OPT_PARSER_OTK_STATE_CHANNEL1(x) ((x) << S_OPT_PARSER_OTK_STATE_CHANNEL1)
#define G_OPT_PARSER_OTK_STATE_CHANNEL1(x) (((x) >> S_OPT_PARSER_OTK_STATE_CHANNEL1) & M_OPT_PARSER_OTK_STATE_CHANNEL1)
#define S_OPT_PARSER_FATAL_CHANNEL2 13
#define V_OPT_PARSER_FATAL_CHANNEL2(x) ((x) << S_OPT_PARSER_FATAL_CHANNEL2)
#define F_OPT_PARSER_FATAL_CHANNEL2 V_OPT_PARSER_FATAL_CHANNEL2(1U)
#define S_OPT_PARSER_BUSY_CHANNEL2 12
#define V_OPT_PARSER_BUSY_CHANNEL2(x) ((x) << S_OPT_PARSER_BUSY_CHANNEL2)
#define F_OPT_PARSER_BUSY_CHANNEL2 V_OPT_PARSER_BUSY_CHANNEL2(1U)
#define S_OPT_PARSER_ITCP_STATE_CHANNEL2 10
#define M_OPT_PARSER_ITCP_STATE_CHANNEL2 0x3U
#define V_OPT_PARSER_ITCP_STATE_CHANNEL2(x) ((x) << S_OPT_PARSER_ITCP_STATE_CHANNEL2)
#define G_OPT_PARSER_ITCP_STATE_CHANNEL2(x) (((x) >> S_OPT_PARSER_ITCP_STATE_CHANNEL2) & M_OPT_PARSER_ITCP_STATE_CHANNEL2)
#define S_OPT_PARSER_OTK_STATE_CHANNEL2 8
#define M_OPT_PARSER_OTK_STATE_CHANNEL2 0x3U
#define V_OPT_PARSER_OTK_STATE_CHANNEL2(x) ((x) << S_OPT_PARSER_OTK_STATE_CHANNEL2)
#define G_OPT_PARSER_OTK_STATE_CHANNEL2(x) (((x) >> S_OPT_PARSER_OTK_STATE_CHANNEL2) & M_OPT_PARSER_OTK_STATE_CHANNEL2)
#define S_OPT_PARSER_FATAL_CHANNEL3 5
#define V_OPT_PARSER_FATAL_CHANNEL3(x) ((x) << S_OPT_PARSER_FATAL_CHANNEL3)
#define F_OPT_PARSER_FATAL_CHANNEL3 V_OPT_PARSER_FATAL_CHANNEL3(1U)
#define S_OPT_PARSER_BUSY_CHANNEL3 4
#define V_OPT_PARSER_BUSY_CHANNEL3(x) ((x) << S_OPT_PARSER_BUSY_CHANNEL3)
#define F_OPT_PARSER_BUSY_CHANNEL3 V_OPT_PARSER_BUSY_CHANNEL3(1U)
#define S_OPT_PARSER_ITCP_STATE_CHANNEL3 2
#define M_OPT_PARSER_ITCP_STATE_CHANNEL3 0x3U
#define V_OPT_PARSER_ITCP_STATE_CHANNEL3(x) ((x) << S_OPT_PARSER_ITCP_STATE_CHANNEL3)
#define G_OPT_PARSER_ITCP_STATE_CHANNEL3(x) (((x) >> S_OPT_PARSER_ITCP_STATE_CHANNEL3) & M_OPT_PARSER_ITCP_STATE_CHANNEL3)
#define S_OPT_PARSER_OTK_STATE_CHANNEL3 0
#define M_OPT_PARSER_OTK_STATE_CHANNEL3 0x3U
#define V_OPT_PARSER_OTK_STATE_CHANNEL3(x) ((x) << S_OPT_PARSER_OTK_STATE_CHANNEL3)
#define G_OPT_PARSER_OTK_STATE_CHANNEL3(x) (((x) >> S_OPT_PARSER_OTK_STATE_CHANNEL3) & M_OPT_PARSER_OTK_STATE_CHANNEL3)
#define A_TP_DBG_ESIDE_OP_ALT 0x155
#define S_OPT_PARSER_PSTATE_FATAL_CHANNEL0 29
#define V_OPT_PARSER_PSTATE_FATAL_CHANNEL0(x) ((x) << S_OPT_PARSER_PSTATE_FATAL_CHANNEL0)
#define F_OPT_PARSER_PSTATE_FATAL_CHANNEL0 V_OPT_PARSER_PSTATE_FATAL_CHANNEL0(1U)
#define S_OPT_PARSER_PSTATE_ERRNO_CHANNEL0 24
#define M_OPT_PARSER_PSTATE_ERRNO_CHANNEL0 0x1fU
#define V_OPT_PARSER_PSTATE_ERRNO_CHANNEL0(x) ((x) << S_OPT_PARSER_PSTATE_ERRNO_CHANNEL0)
#define G_OPT_PARSER_PSTATE_ERRNO_CHANNEL0(x) (((x) >> S_OPT_PARSER_PSTATE_ERRNO_CHANNEL0) & M_OPT_PARSER_PSTATE_ERRNO_CHANNEL0)
#define S_OPT_PARSER_PSTATE_FATAL_CHANNEL1 21
#define V_OPT_PARSER_PSTATE_FATAL_CHANNEL1(x) ((x) << S_OPT_PARSER_PSTATE_FATAL_CHANNEL1)
#define F_OPT_PARSER_PSTATE_FATAL_CHANNEL1 V_OPT_PARSER_PSTATE_FATAL_CHANNEL1(1U)
#define S_OPT_PARSER_PSTATE_ERRNO_CHANNEL1 16
#define M_OPT_PARSER_PSTATE_ERRNO_CHANNEL1 0x1fU
#define V_OPT_PARSER_PSTATE_ERRNO_CHANNEL1(x) ((x) << S_OPT_PARSER_PSTATE_ERRNO_CHANNEL1)
#define G_OPT_PARSER_PSTATE_ERRNO_CHANNEL1(x) (((x) >> S_OPT_PARSER_PSTATE_ERRNO_CHANNEL1) & M_OPT_PARSER_PSTATE_ERRNO_CHANNEL1)
#define S_OPT_PARSER_PSTATE_FATAL_CHANNEL2 13
#define V_OPT_PARSER_PSTATE_FATAL_CHANNEL2(x) ((x) << S_OPT_PARSER_PSTATE_FATAL_CHANNEL2)
#define F_OPT_PARSER_PSTATE_FATAL_CHANNEL2 V_OPT_PARSER_PSTATE_FATAL_CHANNEL2(1U)
#define S_OPT_PARSER_PSTATE_ERRNO_CHANNEL2 8
#define M_OPT_PARSER_PSTATE_ERRNO_CHANNEL2 0x1fU
#define V_OPT_PARSER_PSTATE_ERRNO_CHANNEL2(x) ((x) << S_OPT_PARSER_PSTATE_ERRNO_CHANNEL2)
#define G_OPT_PARSER_PSTATE_ERRNO_CHANNEL2(x) (((x) >> S_OPT_PARSER_PSTATE_ERRNO_CHANNEL2) & M_OPT_PARSER_PSTATE_ERRNO_CHANNEL2)
#define S_OPT_PARSER_PSTATE_FATAL_CHANNEL3 5
#define V_OPT_PARSER_PSTATE_FATAL_CHANNEL3(x) ((x) << S_OPT_PARSER_PSTATE_FATAL_CHANNEL3)
#define F_OPT_PARSER_PSTATE_FATAL_CHANNEL3 V_OPT_PARSER_PSTATE_FATAL_CHANNEL3(1U)
#define S_OPT_PARSER_PSTATE_ERRNO_CHANNEL3 0
#define M_OPT_PARSER_PSTATE_ERRNO_CHANNEL3 0x1fU
#define V_OPT_PARSER_PSTATE_ERRNO_CHANNEL3(x) ((x) << S_OPT_PARSER_PSTATE_ERRNO_CHANNEL3)
#define G_OPT_PARSER_PSTATE_ERRNO_CHANNEL3(x) (((x) >> S_OPT_PARSER_PSTATE_ERRNO_CHANNEL3) & M_OPT_PARSER_PSTATE_ERRNO_CHANNEL3)
#define A_TP_DBG_ESIDE_OP_BUSY 0x156
#define S_OPT_PARSER_BUSY_VEC_CHANNEL3 24
#define M_OPT_PARSER_BUSY_VEC_CHANNEL3 0xffU
#define V_OPT_PARSER_BUSY_VEC_CHANNEL3(x) ((x) << S_OPT_PARSER_BUSY_VEC_CHANNEL3)
#define G_OPT_PARSER_BUSY_VEC_CHANNEL3(x) (((x) >> S_OPT_PARSER_BUSY_VEC_CHANNEL3) & M_OPT_PARSER_BUSY_VEC_CHANNEL3)
#define S_OPT_PARSER_BUSY_VEC_CHANNEL2 16
#define M_OPT_PARSER_BUSY_VEC_CHANNEL2 0xffU
#define V_OPT_PARSER_BUSY_VEC_CHANNEL2(x) ((x) << S_OPT_PARSER_BUSY_VEC_CHANNEL2)
#define G_OPT_PARSER_BUSY_VEC_CHANNEL2(x) (((x) >> S_OPT_PARSER_BUSY_VEC_CHANNEL2) & M_OPT_PARSER_BUSY_VEC_CHANNEL2)
#define S_OPT_PARSER_BUSY_VEC_CHANNEL1 8
#define M_OPT_PARSER_BUSY_VEC_CHANNEL1 0xffU
#define V_OPT_PARSER_BUSY_VEC_CHANNEL1(x) ((x) << S_OPT_PARSER_BUSY_VEC_CHANNEL1)
#define G_OPT_PARSER_BUSY_VEC_CHANNEL1(x) (((x) >> S_OPT_PARSER_BUSY_VEC_CHANNEL1) & M_OPT_PARSER_BUSY_VEC_CHANNEL1)
#define S_OPT_PARSER_BUSY_VEC_CHANNEL0 0
#define M_OPT_PARSER_BUSY_VEC_CHANNEL0 0xffU
#define V_OPT_PARSER_BUSY_VEC_CHANNEL0(x) ((x) << S_OPT_PARSER_BUSY_VEC_CHANNEL0)
#define G_OPT_PARSER_BUSY_VEC_CHANNEL0(x) (((x) >> S_OPT_PARSER_BUSY_VEC_CHANNEL0) & M_OPT_PARSER_BUSY_VEC_CHANNEL0)
#define A_TP_DBG_ESIDE_OP_COOKIE 0x157
#define S_OPT_PARSER_COOKIE_CHANNEL3 24
#define M_OPT_PARSER_COOKIE_CHANNEL3 0xffU
#define V_OPT_PARSER_COOKIE_CHANNEL3(x) ((x) << S_OPT_PARSER_COOKIE_CHANNEL3)
#define G_OPT_PARSER_COOKIE_CHANNEL3(x) (((x) >> S_OPT_PARSER_COOKIE_CHANNEL3) & M_OPT_PARSER_COOKIE_CHANNEL3)
#define S_OPT_PARSER_COOKIE_CHANNEL2 16
#define M_OPT_PARSER_COOKIE_CHANNEL2 0xffU
#define V_OPT_PARSER_COOKIE_CHANNEL2(x) ((x) << S_OPT_PARSER_COOKIE_CHANNEL2)
#define G_OPT_PARSER_COOKIE_CHANNEL2(x) (((x) >> S_OPT_PARSER_COOKIE_CHANNEL2) & M_OPT_PARSER_COOKIE_CHANNEL2)
#define S_OPT_PARSER_COOKIE_CHANNEL1 8
#define M_OPT_PARSER_COOKIE_CHANNEL1 0xffU
#define V_OPT_PARSER_COOKIE_CHANNEL1(x) ((x) << S_OPT_PARSER_COOKIE_CHANNEL1)
#define G_OPT_PARSER_COOKIE_CHANNEL1(x) (((x) >> S_OPT_PARSER_COOKIE_CHANNEL1) & M_OPT_PARSER_COOKIE_CHANNEL1)
#define S_OPT_PARSER_COOKIE_CHANNEL0 0
#define M_OPT_PARSER_COOKIE_CHANNEL0 0xffU
#define V_OPT_PARSER_COOKIE_CHANNEL0(x) ((x) << S_OPT_PARSER_COOKIE_CHANNEL0)
#define G_OPT_PARSER_COOKIE_CHANNEL0(x) (((x) >> S_OPT_PARSER_COOKIE_CHANNEL0) & M_OPT_PARSER_COOKIE_CHANNEL0)
#define A_TP_DBG_ESIDE_DEMUX_WAIT0 0x158
#define A_TP_DBG_ESIDE_DEMUX_WAIT1 0x159
#define A_TP_DBG_ESIDE_DEMUX_CNT0 0x15a
#define A_TP_DBG_ESIDE_DEMUX_CNT1 0x15b
#define A_TP_ESIDE_CONFIG 0x160
#define S_VNI_EN 26
#define V_VNI_EN(x) ((x) << S_VNI_EN)
#define F_VNI_EN V_VNI_EN(1U)
#define S_ENC_RX_EN 25
#define V_ENC_RX_EN(x) ((x) << S_ENC_RX_EN)
#define F_ENC_RX_EN V_ENC_RX_EN(1U)
#define S_TNL_LKP_INNER_SEL 24
#define V_TNL_LKP_INNER_SEL(x) ((x) << S_TNL_LKP_INNER_SEL)
#define F_TNL_LKP_INNER_SEL V_TNL_LKP_INNER_SEL(1U)
#define S_ROCEV2UDPPORT 0
#define M_ROCEV2UDPPORT 0xffffU
#define V_ROCEV2UDPPORT(x) ((x) << S_ROCEV2UDPPORT)
#define G_ROCEV2UDPPORT(x) (((x) >> S_ROCEV2UDPPORT) & M_ROCEV2UDPPORT)
#define A_TP_DBG_CSIDE_RX0 0x230
#define S_CRXSOPCNT 28
#define M_CRXSOPCNT 0xfU
#define V_CRXSOPCNT(x) ((x) << S_CRXSOPCNT)
#define G_CRXSOPCNT(x) (((x) >> S_CRXSOPCNT) & M_CRXSOPCNT)
#define S_CRXEOPCNT 24
#define M_CRXEOPCNT 0xfU
#define V_CRXEOPCNT(x) ((x) << S_CRXEOPCNT)
#define G_CRXEOPCNT(x) (((x) >> S_CRXEOPCNT) & M_CRXEOPCNT)
#define S_CRXPLDSOPCNT 20
#define M_CRXPLDSOPCNT 0xfU
#define V_CRXPLDSOPCNT(x) ((x) << S_CRXPLDSOPCNT)
#define G_CRXPLDSOPCNT(x) (((x) >> S_CRXPLDSOPCNT) & M_CRXPLDSOPCNT)
#define S_CRXPLDEOPCNT 16
#define M_CRXPLDEOPCNT 0xfU
#define V_CRXPLDEOPCNT(x) ((x) << S_CRXPLDEOPCNT)
#define G_CRXPLDEOPCNT(x) (((x) >> S_CRXPLDEOPCNT) & M_CRXPLDEOPCNT)
#define S_CRXARBSOPCNT 12
#define M_CRXARBSOPCNT 0xfU
#define V_CRXARBSOPCNT(x) ((x) << S_CRXARBSOPCNT)
#define G_CRXARBSOPCNT(x) (((x) >> S_CRXARBSOPCNT) & M_CRXARBSOPCNT)
#define S_CRXARBEOPCNT 8
#define M_CRXARBEOPCNT 0xfU
#define V_CRXARBEOPCNT(x) ((x) << S_CRXARBEOPCNT)
#define G_CRXARBEOPCNT(x) (((x) >> S_CRXARBEOPCNT) & M_CRXARBEOPCNT)
#define S_CRXCPLSOPCNT 4
#define M_CRXCPLSOPCNT 0xfU
#define V_CRXCPLSOPCNT(x) ((x) << S_CRXCPLSOPCNT)
#define G_CRXCPLSOPCNT(x) (((x) >> S_CRXCPLSOPCNT) & M_CRXCPLSOPCNT)
#define S_CRXCPLEOPCNT 0
#define M_CRXCPLEOPCNT 0xfU
#define V_CRXCPLEOPCNT(x) ((x) << S_CRXCPLEOPCNT)
#define G_CRXCPLEOPCNT(x) (((x) >> S_CRXCPLEOPCNT) & M_CRXCPLEOPCNT)
#define A_TP_DBG_CSIDE_RX1 0x231
#define A_TP_DBG_CSIDE_RX2 0x232
#define A_TP_DBG_CSIDE_RX3 0x233
#define A_TP_DBG_CSIDE_TX0 0x234
#define S_TXSOPCNT 28
#define M_TXSOPCNT 0xfU
#define V_TXSOPCNT(x) ((x) << S_TXSOPCNT)
#define G_TXSOPCNT(x) (((x) >> S_TXSOPCNT) & M_TXSOPCNT)
#define S_TXEOPCNT 24
#define M_TXEOPCNT 0xfU
#define V_TXEOPCNT(x) ((x) << S_TXEOPCNT)
#define G_TXEOPCNT(x) (((x) >> S_TXEOPCNT) & M_TXEOPCNT)
#define S_TXPLDSOPCNT 20
#define M_TXPLDSOPCNT 0xfU
#define V_TXPLDSOPCNT(x) ((x) << S_TXPLDSOPCNT)
#define G_TXPLDSOPCNT(x) (((x) >> S_TXPLDSOPCNT) & M_TXPLDSOPCNT)
#define S_TXPLDEOPCNT 16
#define M_TXPLDEOPCNT 0xfU
#define V_TXPLDEOPCNT(x) ((x) << S_TXPLDEOPCNT)
#define G_TXPLDEOPCNT(x) (((x) >> S_TXPLDEOPCNT) & M_TXPLDEOPCNT)
#define S_TXARBSOPCNT 12
#define M_TXARBSOPCNT 0xfU
#define V_TXARBSOPCNT(x) ((x) << S_TXARBSOPCNT)
#define G_TXARBSOPCNT(x) (((x) >> S_TXARBSOPCNT) & M_TXARBSOPCNT)
#define S_TXARBEOPCNT 8
#define M_TXARBEOPCNT 0xfU
#define V_TXARBEOPCNT(x) ((x) << S_TXARBEOPCNT)
#define G_TXARBEOPCNT(x) (((x) >> S_TXARBEOPCNT) & M_TXARBEOPCNT)
#define S_TXCPLSOPCNT 4
#define M_TXCPLSOPCNT 0xfU
#define V_TXCPLSOPCNT(x) ((x) << S_TXCPLSOPCNT)
#define G_TXCPLSOPCNT(x) (((x) >> S_TXCPLSOPCNT) & M_TXCPLSOPCNT)
#define S_TXCPLEOPCNT 0
#define M_TXCPLEOPCNT 0xfU
#define V_TXCPLEOPCNT(x) ((x) << S_TXCPLEOPCNT)
#define G_TXCPLEOPCNT(x) (((x) >> S_TXCPLEOPCNT) & M_TXCPLEOPCNT)
#define A_TP_DBG_CSIDE_TX1 0x235
#define A_TP_DBG_CSIDE_TX2 0x236
#define A_TP_DBG_CSIDE_TX3 0x237
#define A_TP_DBG_CSIDE_FIFO0 0x238
#define S_PLD_RXZEROP_SRDY1 31
#define V_PLD_RXZEROP_SRDY1(x) ((x) << S_PLD_RXZEROP_SRDY1)
#define F_PLD_RXZEROP_SRDY1 V_PLD_RXZEROP_SRDY1(1U)
#define S_PLD_RXZEROP_DRDY1 30
#define V_PLD_RXZEROP_DRDY1(x) ((x) << S_PLD_RXZEROP_DRDY1)
#define F_PLD_RXZEROP_DRDY1 V_PLD_RXZEROP_DRDY1(1U)
#define S_PLD_TXZEROP_SRDY1 29
#define V_PLD_TXZEROP_SRDY1(x) ((x) << S_PLD_TXZEROP_SRDY1)
#define F_PLD_TXZEROP_SRDY1 V_PLD_TXZEROP_SRDY1(1U)
#define S_PLD_TXZEROP_DRDY1 28
#define V_PLD_TXZEROP_DRDY1(x) ((x) << S_PLD_TXZEROP_DRDY1)
#define F_PLD_TXZEROP_DRDY1 V_PLD_TXZEROP_DRDY1(1U)
#define S_PLD_TX_SRDY1 27
#define V_PLD_TX_SRDY1(x) ((x) << S_PLD_TX_SRDY1)
#define F_PLD_TX_SRDY1 V_PLD_TX_SRDY1(1U)
#define S_PLD_TX_DRDY1 26
#define V_PLD_TX_DRDY1(x) ((x) << S_PLD_TX_DRDY1)
#define F_PLD_TX_DRDY1 V_PLD_TX_DRDY1(1U)
#define S_ERROR_SRDY1 25
#define V_ERROR_SRDY1(x) ((x) << S_ERROR_SRDY1)
#define F_ERROR_SRDY1 V_ERROR_SRDY1(1U)
#define S_ERROR_DRDY1 24
#define V_ERROR_DRDY1(x) ((x) << S_ERROR_DRDY1)
#define F_ERROR_DRDY1 V_ERROR_DRDY1(1U)
#define S_DB_VLD1 23
#define V_DB_VLD1(x) ((x) << S_DB_VLD1)
#define F_DB_VLD1 V_DB_VLD1(1U)
#define S_DB_GT1 22
#define V_DB_GT1(x) ((x) << S_DB_GT1)
#define F_DB_GT1 V_DB_GT1(1U)
#define S_TXVALID1 21
#define V_TXVALID1(x) ((x) << S_TXVALID1)
#define F_TXVALID1 V_TXVALID1(1U)
#define S_TXFULL1 20
#define V_TXFULL1(x) ((x) << S_TXFULL1)
#define F_TXFULL1 V_TXFULL1(1U)
#define S_PLD_TXVALID1 19
#define V_PLD_TXVALID1(x) ((x) << S_PLD_TXVALID1)
#define F_PLD_TXVALID1 V_PLD_TXVALID1(1U)
#define S_PLD_TXFULL1 18
#define V_PLD_TXFULL1(x) ((x) << S_PLD_TXFULL1)
#define F_PLD_TXFULL1 V_PLD_TXFULL1(1U)
#define S_CPL5_TXVALID1 17
#define V_CPL5_TXVALID1(x) ((x) << S_CPL5_TXVALID1)
#define F_CPL5_TXVALID1 V_CPL5_TXVALID1(1U)
#define S_CPL5_TXFULL1 16
#define V_CPL5_TXFULL1(x) ((x) << S_CPL5_TXFULL1)
#define F_CPL5_TXFULL1 V_CPL5_TXFULL1(1U)
#define S_PLD_RXZEROP_SRDY0 15
#define V_PLD_RXZEROP_SRDY0(x) ((x) << S_PLD_RXZEROP_SRDY0)
#define F_PLD_RXZEROP_SRDY0 V_PLD_RXZEROP_SRDY0(1U)
#define S_PLD_RXZEROP_DRDY0 14
#define V_PLD_RXZEROP_DRDY0(x) ((x) << S_PLD_RXZEROP_DRDY0)
#define F_PLD_RXZEROP_DRDY0 V_PLD_RXZEROP_DRDY0(1U)
#define S_PLD_TXZEROP_SRDY0 13
#define V_PLD_TXZEROP_SRDY0(x) ((x) << S_PLD_TXZEROP_SRDY0)
#define F_PLD_TXZEROP_SRDY0 V_PLD_TXZEROP_SRDY0(1U)
#define S_PLD_TXZEROP_DRDY0 12
#define V_PLD_TXZEROP_DRDY0(x) ((x) << S_PLD_TXZEROP_DRDY0)
#define F_PLD_TXZEROP_DRDY0 V_PLD_TXZEROP_DRDY0(1U)
#define S_PLD_TX_SRDY0 11
#define V_PLD_TX_SRDY0(x) ((x) << S_PLD_TX_SRDY0)
#define F_PLD_TX_SRDY0 V_PLD_TX_SRDY0(1U)
#define S_PLD_TX_DRDY0 10
#define V_PLD_TX_DRDY0(x) ((x) << S_PLD_TX_DRDY0)
#define F_PLD_TX_DRDY0 V_PLD_TX_DRDY0(1U)
#define S_ERROR_SRDY0 9
#define V_ERROR_SRDY0(x) ((x) << S_ERROR_SRDY0)
#define F_ERROR_SRDY0 V_ERROR_SRDY0(1U)
#define S_ERROR_DRDY0 8
#define V_ERROR_DRDY0(x) ((x) << S_ERROR_DRDY0)
#define F_ERROR_DRDY0 V_ERROR_DRDY0(1U)
#define S_DB_VLD0 7
#define V_DB_VLD0(x) ((x) << S_DB_VLD0)
#define F_DB_VLD0 V_DB_VLD0(1U)
#define S_DB_GT0 6
#define V_DB_GT0(x) ((x) << S_DB_GT0)
#define F_DB_GT0 V_DB_GT0(1U)
#define S_TXVALID0 5
#define V_TXVALID0(x) ((x) << S_TXVALID0)
#define F_TXVALID0 V_TXVALID0(1U)
#define S_TXFULL0 4
#define V_TXFULL0(x) ((x) << S_TXFULL0)
#define F_TXFULL0 V_TXFULL0(1U)
#define S_PLD_TXVALID0 3
#define V_PLD_TXVALID0(x) ((x) << S_PLD_TXVALID0)
#define F_PLD_TXVALID0 V_PLD_TXVALID0(1U)
#define S_PLD_TXFULL0 2
#define V_PLD_TXFULL0(x) ((x) << S_PLD_TXFULL0)
#define F_PLD_TXFULL0 V_PLD_TXFULL0(1U)
#define S_CPL5_TXVALID0 1
#define V_CPL5_TXVALID0(x) ((x) << S_CPL5_TXVALID0)
#define F_CPL5_TXVALID0 V_CPL5_TXVALID0(1U)
#define S_CPL5_TXFULL0 0
#define V_CPL5_TXFULL0(x) ((x) << S_CPL5_TXFULL0)
#define F_CPL5_TXFULL0 V_CPL5_TXFULL0(1U)
#define A_TP_DBG_CSIDE_FIFO1 0x239
#define S_PLD_RXZEROP_SRDY3 31
#define V_PLD_RXZEROP_SRDY3(x) ((x) << S_PLD_RXZEROP_SRDY3)
#define F_PLD_RXZEROP_SRDY3 V_PLD_RXZEROP_SRDY3(1U)
#define S_PLD_RXZEROP_DRDY3 30
#define V_PLD_RXZEROP_DRDY3(x) ((x) << S_PLD_RXZEROP_DRDY3)
#define F_PLD_RXZEROP_DRDY3 V_PLD_RXZEROP_DRDY3(1U)
#define S_PLD_TXZEROP_SRDY3 29
#define V_PLD_TXZEROP_SRDY3(x) ((x) << S_PLD_TXZEROP_SRDY3)
#define F_PLD_TXZEROP_SRDY3 V_PLD_TXZEROP_SRDY3(1U)
#define S_PLD_TXZEROP_DRDY3 28
#define V_PLD_TXZEROP_DRDY3(x) ((x) << S_PLD_TXZEROP_DRDY3)
#define F_PLD_TXZEROP_DRDY3 V_PLD_TXZEROP_DRDY3(1U)
#define S_PLD_TX_SRDY3 27
#define V_PLD_TX_SRDY3(x) ((x) << S_PLD_TX_SRDY3)
#define F_PLD_TX_SRDY3 V_PLD_TX_SRDY3(1U)
#define S_PLD_TX_DRDY3 26
#define V_PLD_TX_DRDY3(x) ((x) << S_PLD_TX_DRDY3)
#define F_PLD_TX_DRDY3 V_PLD_TX_DRDY3(1U)
#define S_ERROR_SRDY3 25
#define V_ERROR_SRDY3(x) ((x) << S_ERROR_SRDY3)
#define F_ERROR_SRDY3 V_ERROR_SRDY3(1U)
#define S_ERROR_DRDY3 24
#define V_ERROR_DRDY3(x) ((x) << S_ERROR_DRDY3)
#define F_ERROR_DRDY3 V_ERROR_DRDY3(1U)
#define S_DB_VLD3 23
#define V_DB_VLD3(x) ((x) << S_DB_VLD3)
#define F_DB_VLD3 V_DB_VLD3(1U)
#define S_DB_GT3 22
#define V_DB_GT3(x) ((x) << S_DB_GT3)
#define F_DB_GT3 V_DB_GT3(1U)
#define S_TXVALID3 21
#define V_TXVALID3(x) ((x) << S_TXVALID3)
#define F_TXVALID3 V_TXVALID3(1U)
#define S_TXFULL3 20
#define V_TXFULL3(x) ((x) << S_TXFULL3)
#define F_TXFULL3 V_TXFULL3(1U)
#define S_PLD_TXVALID3 19
#define V_PLD_TXVALID3(x) ((x) << S_PLD_TXVALID3)
#define F_PLD_TXVALID3 V_PLD_TXVALID3(1U)
#define S_PLD_TXFULL3 18
#define V_PLD_TXFULL3(x) ((x) << S_PLD_TXFULL3)
#define F_PLD_TXFULL3 V_PLD_TXFULL3(1U)
#define S_CPL5_TXVALID3 17
#define V_CPL5_TXVALID3(x) ((x) << S_CPL5_TXVALID3)
#define F_CPL5_TXVALID3 V_CPL5_TXVALID3(1U)
#define S_CPL5_TXFULL3 16
#define V_CPL5_TXFULL3(x) ((x) << S_CPL5_TXFULL3)
#define F_CPL5_TXFULL3 V_CPL5_TXFULL3(1U)
#define S_PLD_RXZEROP_SRDY2 15
#define V_PLD_RXZEROP_SRDY2(x) ((x) << S_PLD_RXZEROP_SRDY2)
#define F_PLD_RXZEROP_SRDY2 V_PLD_RXZEROP_SRDY2(1U)
#define S_PLD_RXZEROP_DRDY2 14
#define V_PLD_RXZEROP_DRDY2(x) ((x) << S_PLD_RXZEROP_DRDY2)
#define F_PLD_RXZEROP_DRDY2 V_PLD_RXZEROP_DRDY2(1U)
#define S_PLD_TXZEROP_SRDY2 13
#define V_PLD_TXZEROP_SRDY2(x) ((x) << S_PLD_TXZEROP_SRDY2)
#define F_PLD_TXZEROP_SRDY2 V_PLD_TXZEROP_SRDY2(1U)
#define S_PLD_TXZEROP_DRDY2 12
#define V_PLD_TXZEROP_DRDY2(x) ((x) << S_PLD_TXZEROP_DRDY2)
#define F_PLD_TXZEROP_DRDY2 V_PLD_TXZEROP_DRDY2(1U)
#define S_PLD_TX_SRDY2 11
#define V_PLD_TX_SRDY2(x) ((x) << S_PLD_TX_SRDY2)
#define F_PLD_TX_SRDY2 V_PLD_TX_SRDY2(1U)
#define S_PLD_TX_DRDY2 10
#define V_PLD_TX_DRDY2(x) ((x) << S_PLD_TX_DRDY2)
#define F_PLD_TX_DRDY2 V_PLD_TX_DRDY2(1U)
#define S_ERROR_SRDY2 9
#define V_ERROR_SRDY2(x) ((x) << S_ERROR_SRDY2)
#define F_ERROR_SRDY2 V_ERROR_SRDY2(1U)
#define S_ERROR_DRDY2 8
#define V_ERROR_DRDY2(x) ((x) << S_ERROR_DRDY2)
#define F_ERROR_DRDY2 V_ERROR_DRDY2(1U)
#define S_DB_VLD2 7
#define V_DB_VLD2(x) ((x) << S_DB_VLD2)
#define F_DB_VLD2 V_DB_VLD2(1U)
#define S_DB_GT2 6
#define V_DB_GT2(x) ((x) << S_DB_GT2)
#define F_DB_GT2 V_DB_GT2(1U)
#define S_TXVALID2 5
#define V_TXVALID2(x) ((x) << S_TXVALID2)
#define F_TXVALID2 V_TXVALID2(1U)
#define S_TXFULL2 4
#define V_TXFULL2(x) ((x) << S_TXFULL2)
#define F_TXFULL2 V_TXFULL2(1U)
#define S_PLD_TXVALID2 3
#define V_PLD_TXVALID2(x) ((x) << S_PLD_TXVALID2)
#define F_PLD_TXVALID2 V_PLD_TXVALID2(1U)
#define S_PLD_TXFULL2 2
#define V_PLD_TXFULL2(x) ((x) << S_PLD_TXFULL2)
#define F_PLD_TXFULL2 V_PLD_TXFULL2(1U)
#define S_CPL5_TXVALID2 1
#define V_CPL5_TXVALID2(x) ((x) << S_CPL5_TXVALID2)
#define F_CPL5_TXVALID2 V_CPL5_TXVALID2(1U)
#define S_CPL5_TXFULL2 0
#define V_CPL5_TXFULL2(x) ((x) << S_CPL5_TXFULL2)
#define F_CPL5_TXFULL2 V_CPL5_TXFULL2(1U)
#define A_TP_DBG_CSIDE_DISP0 0x23a
#define S_CPL5RXVALID 27
#define V_CPL5RXVALID(x) ((x) << S_CPL5RXVALID)
#define F_CPL5RXVALID V_CPL5RXVALID(1U)
#define S_CSTATIC1 26
#define V_CSTATIC1(x) ((x) << S_CSTATIC1)
#define F_CSTATIC1 V_CSTATIC1(1U)
#define S_CSTATIC2 25
#define V_CSTATIC2(x) ((x) << S_CSTATIC2)
#define F_CSTATIC2 V_CSTATIC2(1U)
#define S_PLD_RXZEROP 24
#define V_PLD_RXZEROP(x) ((x) << S_PLD_RXZEROP)
#define F_PLD_RXZEROP V_PLD_RXZEROP(1U)
#define S_DDP_IN_PROGRESS 23
#define V_DDP_IN_PROGRESS(x) ((x) << S_DDP_IN_PROGRESS)
#define F_DDP_IN_PROGRESS V_DDP_IN_PROGRESS(1U)
#define S_PLD_RXZEROP_SRDY 22
#define V_PLD_RXZEROP_SRDY(x) ((x) << S_PLD_RXZEROP_SRDY)
#define F_PLD_RXZEROP_SRDY V_PLD_RXZEROP_SRDY(1U)
#define S_CSTATIC3 21
#define V_CSTATIC3(x) ((x) << S_CSTATIC3)
#define F_CSTATIC3 V_CSTATIC3(1U)
#define S_DDP_DRDY 20
#define V_DDP_DRDY(x) ((x) << S_DDP_DRDY)
#define F_DDP_DRDY V_DDP_DRDY(1U)
#define S_DDP_PRE_STATE 17
#define M_DDP_PRE_STATE 0x7U
#define V_DDP_PRE_STATE(x) ((x) << S_DDP_PRE_STATE)
#define G_DDP_PRE_STATE(x) (((x) >> S_DDP_PRE_STATE) & M_DDP_PRE_STATE)
#define S_DDP_SRDY 16
#define V_DDP_SRDY(x) ((x) << S_DDP_SRDY)
#define F_DDP_SRDY V_DDP_SRDY(1U)
#define S_DDP_MSG_CODE 12
#define M_DDP_MSG_CODE 0xfU
#define V_DDP_MSG_CODE(x) ((x) << S_DDP_MSG_CODE)
#define G_DDP_MSG_CODE(x) (((x) >> S_DDP_MSG_CODE) & M_DDP_MSG_CODE)
#define S_CPL5_SOCP_CNT 10
#define M_CPL5_SOCP_CNT 0x3U
#define V_CPL5_SOCP_CNT(x) ((x) << S_CPL5_SOCP_CNT)
#define G_CPL5_SOCP_CNT(x) (((x) >> S_CPL5_SOCP_CNT) & M_CPL5_SOCP_CNT)
#define S_CSTATIC4 4
#define M_CSTATIC4 0x3fU
#define V_CSTATIC4(x) ((x) << S_CSTATIC4)
#define G_CSTATIC4(x) (((x) >> S_CSTATIC4) & M_CSTATIC4)
#define S_CMD_SEL 1
#define V_CMD_SEL(x) ((x) << S_CMD_SEL)
#define F_CMD_SEL V_CMD_SEL(1U)
#define S_T5_TXFULL 31
#define V_T5_TXFULL(x) ((x) << S_T5_TXFULL)
#define F_T5_TXFULL V_T5_TXFULL(1U)
#define S_CPL5RXFULL 26
#define V_CPL5RXFULL(x) ((x) << S_CPL5RXFULL)
#define F_CPL5RXFULL V_CPL5RXFULL(1U)
#define S_T5_PLD_RXZEROP_SRDY 25
#define V_T5_PLD_RXZEROP_SRDY(x) ((x) << S_T5_PLD_RXZEROP_SRDY)
#define F_T5_PLD_RXZEROP_SRDY V_T5_PLD_RXZEROP_SRDY(1U)
#define S_PLD2XRXVALID 23
#define V_PLD2XRXVALID(x) ((x) << S_PLD2XRXVALID)
#define F_PLD2XRXVALID V_PLD2XRXVALID(1U)
#define S_T5_DDP_SRDY 22
#define V_T5_DDP_SRDY(x) ((x) << S_T5_DDP_SRDY)
#define F_T5_DDP_SRDY V_T5_DDP_SRDY(1U)
#define S_T5_DDP_DRDY 21
#define V_T5_DDP_DRDY(x) ((x) << S_T5_DDP_DRDY)
#define F_T5_DDP_DRDY V_T5_DDP_DRDY(1U)
#define S_DDPSTATE 16
#define M_DDPSTATE 0x1fU
#define V_DDPSTATE(x) ((x) << S_DDPSTATE)
#define G_DDPSTATE(x) (((x) >> S_DDPSTATE) & M_DDPSTATE)
#define S_DDPMSGCODE 12
#define M_DDPMSGCODE 0xfU
#define V_DDPMSGCODE(x) ((x) << S_DDPMSGCODE)
#define G_DDPMSGCODE(x) (((x) >> S_DDPMSGCODE) & M_DDPMSGCODE)
#define S_CPL5SOCPCNT 8
#define M_CPL5SOCPCNT 0xfU
#define V_CPL5SOCPCNT(x) ((x) << S_CPL5SOCPCNT)
#define G_CPL5SOCPCNT(x) (((x) >> S_CPL5SOCPCNT) & M_CPL5SOCPCNT)
#define S_PLDRXZEROPCNT 4
#define M_PLDRXZEROPCNT 0xfU
#define V_PLDRXZEROPCNT(x) ((x) << S_PLDRXZEROPCNT)
#define G_PLDRXZEROPCNT(x) (((x) >> S_PLDRXZEROPCNT) & M_PLDRXZEROPCNT)
#define S_TXFRMERR2 3
#define V_TXFRMERR2(x) ((x) << S_TXFRMERR2)
#define F_TXFRMERR2 V_TXFRMERR2(1U)
#define S_TXFRMERR1 2
#define V_TXFRMERR1(x) ((x) << S_TXFRMERR1)
#define F_TXFRMERR1 V_TXFRMERR1(1U)
#define S_TXVALID2X 1
#define V_TXVALID2X(x) ((x) << S_TXVALID2X)
#define F_TXVALID2X V_TXVALID2X(1U)
#define S_TXFULL2X 0
#define V_TXFULL2X(x) ((x) << S_TXFULL2X)
#define F_TXFULL2X V_TXFULL2X(1U)
#define S_T6_TXFULL 31
#define V_T6_TXFULL(x) ((x) << S_T6_TXFULL)
#define F_T6_TXFULL V_T6_TXFULL(1U)
#define S_T6_PLD_RXZEROP_SRDY 25
#define V_T6_PLD_RXZEROP_SRDY(x) ((x) << S_T6_PLD_RXZEROP_SRDY)
#define F_T6_PLD_RXZEROP_SRDY V_T6_PLD_RXZEROP_SRDY(1U)
#define S_T6_DDP_SRDY 22
#define V_T6_DDP_SRDY(x) ((x) << S_T6_DDP_SRDY)
#define F_T6_DDP_SRDY V_T6_DDP_SRDY(1U)
#define S_T6_DDP_DRDY 21
#define V_T6_DDP_DRDY(x) ((x) << S_T6_DDP_DRDY)
#define F_T6_DDP_DRDY V_T6_DDP_DRDY(1U)
#define A_TP_DBG_CSIDE_DISP1 0x23b
#define S_T5_TXFULL 31
#define V_T5_TXFULL(x) ((x) << S_T5_TXFULL)
#define F_T5_TXFULL V_T5_TXFULL(1U)
#define S_T5_PLD_RXZEROP_SRDY 25
#define V_T5_PLD_RXZEROP_SRDY(x) ((x) << S_T5_PLD_RXZEROP_SRDY)
#define F_T5_PLD_RXZEROP_SRDY V_T5_PLD_RXZEROP_SRDY(1U)
#define S_T5_DDP_SRDY 22
#define V_T5_DDP_SRDY(x) ((x) << S_T5_DDP_SRDY)
#define F_T5_DDP_SRDY V_T5_DDP_SRDY(1U)
#define S_T5_DDP_DRDY 21
#define V_T5_DDP_DRDY(x) ((x) << S_T5_DDP_DRDY)
#define F_T5_DDP_DRDY V_T5_DDP_DRDY(1U)
#define S_T6_TXFULL 31
#define V_T6_TXFULL(x) ((x) << S_T6_TXFULL)
#define F_T6_TXFULL V_T6_TXFULL(1U)
#define S_T6_PLD_RXZEROP_SRDY 25
#define V_T6_PLD_RXZEROP_SRDY(x) ((x) << S_T6_PLD_RXZEROP_SRDY)
#define F_T6_PLD_RXZEROP_SRDY V_T6_PLD_RXZEROP_SRDY(1U)
#define S_T6_DDP_SRDY 22
#define V_T6_DDP_SRDY(x) ((x) << S_T6_DDP_SRDY)
#define F_T6_DDP_SRDY V_T6_DDP_SRDY(1U)
#define S_T6_DDP_DRDY 21
#define V_T6_DDP_DRDY(x) ((x) << S_T6_DDP_DRDY)
#define F_T6_DDP_DRDY V_T6_DDP_DRDY(1U)
#define A_TP_DBG_CSIDE_DDP0 0x23c
#define S_DDPMSGLATEST7 28
#define M_DDPMSGLATEST7 0xfU
#define V_DDPMSGLATEST7(x) ((x) << S_DDPMSGLATEST7)
#define G_DDPMSGLATEST7(x) (((x) >> S_DDPMSGLATEST7) & M_DDPMSGLATEST7)
#define S_DDPMSGLATEST6 24
#define M_DDPMSGLATEST6 0xfU
#define V_DDPMSGLATEST6(x) ((x) << S_DDPMSGLATEST6)
#define G_DDPMSGLATEST6(x) (((x) >> S_DDPMSGLATEST6) & M_DDPMSGLATEST6)
#define S_DDPMSGLATEST5 20
#define M_DDPMSGLATEST5 0xfU
#define V_DDPMSGLATEST5(x) ((x) << S_DDPMSGLATEST5)
#define G_DDPMSGLATEST5(x) (((x) >> S_DDPMSGLATEST5) & M_DDPMSGLATEST5)
#define S_DDPMSGLATEST4 16
#define M_DDPMSGLATEST4 0xfU
#define V_DDPMSGLATEST4(x) ((x) << S_DDPMSGLATEST4)
#define G_DDPMSGLATEST4(x) (((x) >> S_DDPMSGLATEST4) & M_DDPMSGLATEST4)
#define S_DDPMSGLATEST3 12
#define M_DDPMSGLATEST3 0xfU
#define V_DDPMSGLATEST3(x) ((x) << S_DDPMSGLATEST3)
#define G_DDPMSGLATEST3(x) (((x) >> S_DDPMSGLATEST3) & M_DDPMSGLATEST3)
#define S_DDPMSGLATEST2 8
#define M_DDPMSGLATEST2 0xfU
#define V_DDPMSGLATEST2(x) ((x) << S_DDPMSGLATEST2)
#define G_DDPMSGLATEST2(x) (((x) >> S_DDPMSGLATEST2) & M_DDPMSGLATEST2)
#define S_DDPMSGLATEST1 4
#define M_DDPMSGLATEST1 0xfU
#define V_DDPMSGLATEST1(x) ((x) << S_DDPMSGLATEST1)
#define G_DDPMSGLATEST1(x) (((x) >> S_DDPMSGLATEST1) & M_DDPMSGLATEST1)
#define S_DDPMSGLATEST0 0
#define M_DDPMSGLATEST0 0xfU
#define V_DDPMSGLATEST0(x) ((x) << S_DDPMSGLATEST0)
#define G_DDPMSGLATEST0(x) (((x) >> S_DDPMSGLATEST0) & M_DDPMSGLATEST0)
#define A_TP_DBG_CSIDE_DDP1 0x23d
#define A_TP_DBG_CSIDE_FRM 0x23e
#define S_CRX2XERROR 28
#define M_CRX2XERROR 0xfU
#define V_CRX2XERROR(x) ((x) << S_CRX2XERROR)
#define G_CRX2XERROR(x) (((x) >> S_CRX2XERROR) & M_CRX2XERROR)
#define S_CPLDTX2XERROR 24
#define M_CPLDTX2XERROR 0xfU
#define V_CPLDTX2XERROR(x) ((x) << S_CPLDTX2XERROR)
#define G_CPLDTX2XERROR(x) (((x) >> S_CPLDTX2XERROR) & M_CPLDTX2XERROR)
#define S_CTXERROR 22
#define M_CTXERROR 0x3U
#define V_CTXERROR(x) ((x) << S_CTXERROR)
#define G_CTXERROR(x) (((x) >> S_CTXERROR) & M_CTXERROR)
#define S_CPLDRXERROR 20
#define M_CPLDRXERROR 0x3U
#define V_CPLDRXERROR(x) ((x) << S_CPLDRXERROR)
#define G_CPLDRXERROR(x) (((x) >> S_CPLDRXERROR) & M_CPLDRXERROR)
#define S_CPLRXERROR 18
#define M_CPLRXERROR 0x3U
#define V_CPLRXERROR(x) ((x) << S_CPLRXERROR)
#define G_CPLRXERROR(x) (((x) >> S_CPLRXERROR) & M_CPLRXERROR)
#define S_CPLTXERROR 16
#define M_CPLTXERROR 0x3U
#define V_CPLTXERROR(x) ((x) << S_CPLTXERROR)
#define G_CPLTXERROR(x) (((x) >> S_CPLTXERROR) & M_CPLTXERROR)
#define S_CPRSERROR 0
#define M_CPRSERROR 0xfU
#define V_CPRSERROR(x) ((x) << S_CPRSERROR)
#define G_CPRSERROR(x) (((x) >> S_CPRSERROR) & M_CPRSERROR)
#define A_TP_DBG_CSIDE_INT 0x23f
#define S_CRXVALID2X 28
#define M_CRXVALID2X 0xfU
#define V_CRXVALID2X(x) ((x) << S_CRXVALID2X)
#define G_CRXVALID2X(x) (((x) >> S_CRXVALID2X) & M_CRXVALID2X)
#define S_CRXAFULL2X 24
#define M_CRXAFULL2X 0xfU
#define V_CRXAFULL2X(x) ((x) << S_CRXAFULL2X)
#define G_CRXAFULL2X(x) (((x) >> S_CRXAFULL2X) & M_CRXAFULL2X)
#define S_CTXVALID2X 22
#define M_CTXVALID2X 0x3U
#define V_CTXVALID2X(x) ((x) << S_CTXVALID2X)
#define G_CTXVALID2X(x) (((x) >> S_CTXVALID2X) & M_CTXVALID2X)
#define S_CTXAFULL2X 20
#define M_CTXAFULL2X 0x3U
#define V_CTXAFULL2X(x) ((x) << S_CTXAFULL2X)
#define G_CTXAFULL2X(x) (((x) >> S_CTXAFULL2X) & M_CTXAFULL2X)
#define S_PLD2X_RXVALID 18
#define M_PLD2X_RXVALID 0x3U
#define V_PLD2X_RXVALID(x) ((x) << S_PLD2X_RXVALID)
#define G_PLD2X_RXVALID(x) (((x) >> S_PLD2X_RXVALID) & M_PLD2X_RXVALID)
#define S_PLD2X_RXAFULL 16
#define M_PLD2X_RXAFULL 0x3U
#define V_PLD2X_RXAFULL(x) ((x) << S_PLD2X_RXAFULL)
#define G_PLD2X_RXAFULL(x) (((x) >> S_PLD2X_RXAFULL) & M_PLD2X_RXAFULL)
#define S_CSIDE_DDP_VALID 14
#define M_CSIDE_DDP_VALID 0x3U
#define V_CSIDE_DDP_VALID(x) ((x) << S_CSIDE_DDP_VALID)
#define G_CSIDE_DDP_VALID(x) (((x) >> S_CSIDE_DDP_VALID) & M_CSIDE_DDP_VALID)
#define S_DDP_AFULL 12
#define M_DDP_AFULL 0x3U
#define V_DDP_AFULL(x) ((x) << S_DDP_AFULL)
#define G_DDP_AFULL(x) (((x) >> S_DDP_AFULL) & M_DDP_AFULL)
#define S_TRC_RXVALID 11
#define V_TRC_RXVALID(x) ((x) << S_TRC_RXVALID)
#define F_TRC_RXVALID V_TRC_RXVALID(1U)
#define S_TRC_RXFULL 10
#define V_TRC_RXFULL(x) ((x) << S_TRC_RXFULL)
#define F_TRC_RXFULL V_TRC_RXFULL(1U)
#define S_CPL5_TXVALID 9
#define V_CPL5_TXVALID(x) ((x) << S_CPL5_TXVALID)
#define F_CPL5_TXVALID V_CPL5_TXVALID(1U)
#define S_CPL5_TXFULL 8
#define V_CPL5_TXFULL(x) ((x) << S_CPL5_TXFULL)
#define F_CPL5_TXFULL V_CPL5_TXFULL(1U)
#define S_PLD2X_TXVALID 4
#define M_PLD2X_TXVALID 0xfU
#define V_PLD2X_TXVALID(x) ((x) << S_PLD2X_TXVALID)
#define G_PLD2X_TXVALID(x) (((x) >> S_PLD2X_TXVALID) & M_PLD2X_TXVALID)
#define S_PLD2X_TXAFULL 0
#define M_PLD2X_TXAFULL 0xfU
#define V_PLD2X_TXAFULL(x) ((x) << S_PLD2X_TXAFULL)
#define G_PLD2X_TXAFULL(x) (((x) >> S_PLD2X_TXAFULL) & M_PLD2X_TXAFULL)
#define A_TP_CHDR_CONFIG 0x240
#define S_CH1HIGH 24
#define M_CH1HIGH 0xffU
#define V_CH1HIGH(x) ((x) << S_CH1HIGH)
#define G_CH1HIGH(x) (((x) >> S_CH1HIGH) & M_CH1HIGH)
#define S_CH1LOW 16
#define M_CH1LOW 0xffU
#define V_CH1LOW(x) ((x) << S_CH1LOW)
#define G_CH1LOW(x) (((x) >> S_CH1LOW) & M_CH1LOW)
#define S_CH0HIGH 8
#define M_CH0HIGH 0xffU
#define V_CH0HIGH(x) ((x) << S_CH0HIGH)
#define G_CH0HIGH(x) (((x) >> S_CH0HIGH) & M_CH0HIGH)
#define S_CH0LOW 0
#define M_CH0LOW 0xffU
#define V_CH0LOW(x) ((x) << S_CH0LOW)
#define G_CH0LOW(x) (((x) >> S_CH0LOW) & M_CH0LOW)
#define A_TP_UTRN_CONFIG 0x241
#define S_CH2FIFOLIMIT 16
#define M_CH2FIFOLIMIT 0xffU
#define V_CH2FIFOLIMIT(x) ((x) << S_CH2FIFOLIMIT)
#define G_CH2FIFOLIMIT(x) (((x) >> S_CH2FIFOLIMIT) & M_CH2FIFOLIMIT)
#define S_CH1FIFOLIMIT 8
#define M_CH1FIFOLIMIT 0xffU
#define V_CH1FIFOLIMIT(x) ((x) << S_CH1FIFOLIMIT)
#define G_CH1FIFOLIMIT(x) (((x) >> S_CH1FIFOLIMIT) & M_CH1FIFOLIMIT)
#define S_CH0FIFOLIMIT 0
#define M_CH0FIFOLIMIT 0xffU
#define V_CH0FIFOLIMIT(x) ((x) << S_CH0FIFOLIMIT)
#define G_CH0FIFOLIMIT(x) (((x) >> S_CH0FIFOLIMIT) & M_CH0FIFOLIMIT)
#define A_TP_CDSP_CONFIG 0x242
#define S_WRITEZEROEN 4
#define V_WRITEZEROEN(x) ((x) << S_WRITEZEROEN)
#define F_WRITEZEROEN V_WRITEZEROEN(1U)
#define S_WRITEZEROOP 0
#define M_WRITEZEROOP 0xfU
#define V_WRITEZEROOP(x) ((x) << S_WRITEZEROOP)
#define G_WRITEZEROOP(x) (((x) >> S_WRITEZEROOP) & M_WRITEZEROOP)
#define S_STARTSKIPPLD 7
#define V_STARTSKIPPLD(x) ((x) << S_STARTSKIPPLD)
#define F_STARTSKIPPLD V_STARTSKIPPLD(1U)
#define S_ATOMICCMDEN 5
#define V_ATOMICCMDEN(x) ((x) << S_ATOMICCMDEN)
#define F_ATOMICCMDEN V_ATOMICCMDEN(1U)
#define S_ISCSICMDMODE 28
#define V_ISCSICMDMODE(x) ((x) << S_ISCSICMDMODE)
#define F_ISCSICMDMODE V_ISCSICMDMODE(1U)
#define A_TP_CSPI_POWER 0x243
#define S_GATECHNTX3 11
#define V_GATECHNTX3(x) ((x) << S_GATECHNTX3)
#define F_GATECHNTX3 V_GATECHNTX3(1U)
#define S_GATECHNTX2 10
#define V_GATECHNTX2(x) ((x) << S_GATECHNTX2)
#define F_GATECHNTX2 V_GATECHNTX2(1U)
#define S_GATECHNTX1 9
#define V_GATECHNTX1(x) ((x) << S_GATECHNTX1)
#define F_GATECHNTX1 V_GATECHNTX1(1U)
#define S_GATECHNTX0 8
#define V_GATECHNTX0(x) ((x) << S_GATECHNTX0)
#define F_GATECHNTX0 V_GATECHNTX0(1U)
#define S_GATECHNRX1 7
#define V_GATECHNRX1(x) ((x) << S_GATECHNRX1)
#define F_GATECHNRX1 V_GATECHNRX1(1U)
#define S_GATECHNRX0 6
#define V_GATECHNRX0(x) ((x) << S_GATECHNRX0)
#define F_GATECHNRX0 V_GATECHNRX0(1U)
#define S_SLEEPRDYUTRN 4
#define V_SLEEPRDYUTRN(x) ((x) << S_SLEEPRDYUTRN)
#define F_SLEEPRDYUTRN V_SLEEPRDYUTRN(1U)
#define S_SLEEPREQUTRN 0
#define V_SLEEPREQUTRN(x) ((x) << S_SLEEPREQUTRN)
#define F_SLEEPREQUTRN V_SLEEPREQUTRN(1U)
#define A_TP_TRC_CONFIG 0x244
#define S_TRCRR 1
#define V_TRCRR(x) ((x) << S_TRCRR)
#define F_TRCRR V_TRCRR(1U)
#define S_TRCCH 0
#define V_TRCCH(x) ((x) << S_TRCCH)
#define F_TRCCH V_TRCCH(1U)
#define A_TP_TAG_CONFIG 0x245
#define S_ETAGTYPE 16
#define M_ETAGTYPE 0xffffU
#define V_ETAGTYPE(x) ((x) << S_ETAGTYPE)
#define G_ETAGTYPE(x) (((x) >> S_ETAGTYPE) & M_ETAGTYPE)
#define A_TP_DBG_CSIDE_PRS 0x246
#define S_CPRSSTATE3 24
#define M_CPRSSTATE3 0x7U
#define V_CPRSSTATE3(x) ((x) << S_CPRSSTATE3)
#define G_CPRSSTATE3(x) (((x) >> S_CPRSSTATE3) & M_CPRSSTATE3)
#define S_CPRSSTATE2 16
#define M_CPRSSTATE2 0x7U
#define V_CPRSSTATE2(x) ((x) << S_CPRSSTATE2)
#define G_CPRSSTATE2(x) (((x) >> S_CPRSSTATE2) & M_CPRSSTATE2)
#define S_CPRSSTATE1 8
#define M_CPRSSTATE1 0x7U
#define V_CPRSSTATE1(x) ((x) << S_CPRSSTATE1)
#define G_CPRSSTATE1(x) (((x) >> S_CPRSSTATE1) & M_CPRSSTATE1)
#define S_CPRSSTATE0 0
#define M_CPRSSTATE0 0x7U
#define V_CPRSSTATE0(x) ((x) << S_CPRSSTATE0)
#define G_CPRSSTATE0(x) (((x) >> S_CPRSSTATE0) & M_CPRSSTATE0)
#define S_C4TUPBUSY3 31
#define V_C4TUPBUSY3(x) ((x) << S_C4TUPBUSY3)
#define F_C4TUPBUSY3 V_C4TUPBUSY3(1U)
#define S_CDBVALID3 30
#define V_CDBVALID3(x) ((x) << S_CDBVALID3)
#define F_CDBVALID3 V_CDBVALID3(1U)
#define S_CRXVALID3 29
#define V_CRXVALID3(x) ((x) << S_CRXVALID3)
#define F_CRXVALID3 V_CRXVALID3(1U)
#define S_CRXFULL3 28
#define V_CRXFULL3(x) ((x) << S_CRXFULL3)
#define F_CRXFULL3 V_CRXFULL3(1U)
#define S_T5_CPRSSTATE3 24
#define M_T5_CPRSSTATE3 0xfU
#define V_T5_CPRSSTATE3(x) ((x) << S_T5_CPRSSTATE3)
#define G_T5_CPRSSTATE3(x) (((x) >> S_T5_CPRSSTATE3) & M_T5_CPRSSTATE3)
#define S_C4TUPBUSY2 23
#define V_C4TUPBUSY2(x) ((x) << S_C4TUPBUSY2)
#define F_C4TUPBUSY2 V_C4TUPBUSY2(1U)
#define S_CDBVALID2 22
#define V_CDBVALID2(x) ((x) << S_CDBVALID2)
#define F_CDBVALID2 V_CDBVALID2(1U)
#define S_CRXVALID2 21
#define V_CRXVALID2(x) ((x) << S_CRXVALID2)
#define F_CRXVALID2 V_CRXVALID2(1U)
#define S_CRXFULL2 20
#define V_CRXFULL2(x) ((x) << S_CRXFULL2)
#define F_CRXFULL2 V_CRXFULL2(1U)
#define S_T5_CPRSSTATE2 16
#define M_T5_CPRSSTATE2 0xfU
#define V_T5_CPRSSTATE2(x) ((x) << S_T5_CPRSSTATE2)
#define G_T5_CPRSSTATE2(x) (((x) >> S_T5_CPRSSTATE2) & M_T5_CPRSSTATE2)
#define S_C4TUPBUSY1 15
#define V_C4TUPBUSY1(x) ((x) << S_C4TUPBUSY1)
#define F_C4TUPBUSY1 V_C4TUPBUSY1(1U)
#define S_CDBVALID1 14
#define V_CDBVALID1(x) ((x) << S_CDBVALID1)
#define F_CDBVALID1 V_CDBVALID1(1U)
#define S_CRXVALID1 13
#define V_CRXVALID1(x) ((x) << S_CRXVALID1)
#define F_CRXVALID1 V_CRXVALID1(1U)
#define S_CRXFULL1 12
#define V_CRXFULL1(x) ((x) << S_CRXFULL1)
#define F_CRXFULL1 V_CRXFULL1(1U)
#define S_T5_CPRSSTATE1 8
#define M_T5_CPRSSTATE1 0xfU
#define V_T5_CPRSSTATE1(x) ((x) << S_T5_CPRSSTATE1)
#define G_T5_CPRSSTATE1(x) (((x) >> S_T5_CPRSSTATE1) & M_T5_CPRSSTATE1)
#define S_C4TUPBUSY0 7
#define V_C4TUPBUSY0(x) ((x) << S_C4TUPBUSY0)
#define F_C4TUPBUSY0 V_C4TUPBUSY0(1U)
#define S_CDBVALID0 6
#define V_CDBVALID0(x) ((x) << S_CDBVALID0)
#define F_CDBVALID0 V_CDBVALID0(1U)
#define S_CRXVALID0 5
#define V_CRXVALID0(x) ((x) << S_CRXVALID0)
#define F_CRXVALID0 V_CRXVALID0(1U)
#define S_CRXFULL0 4
#define V_CRXFULL0(x) ((x) << S_CRXFULL0)
#define F_CRXFULL0 V_CRXFULL0(1U)
#define S_T5_CPRSSTATE0 0
#define M_T5_CPRSSTATE0 0xfU
#define V_T5_CPRSSTATE0(x) ((x) << S_T5_CPRSSTATE0)
#define G_T5_CPRSSTATE0(x) (((x) >> S_T5_CPRSSTATE0) & M_T5_CPRSSTATE0)
#define S_T6_CPRSSTATE3 24
#define M_T6_CPRSSTATE3 0xfU
#define V_T6_CPRSSTATE3(x) ((x) << S_T6_CPRSSTATE3)
#define G_T6_CPRSSTATE3(x) (((x) >> S_T6_CPRSSTATE3) & M_T6_CPRSSTATE3)
#define S_T6_CPRSSTATE2 16
#define M_T6_CPRSSTATE2 0xfU
#define V_T6_CPRSSTATE2(x) ((x) << S_T6_CPRSSTATE2)
#define G_T6_CPRSSTATE2(x) (((x) >> S_T6_CPRSSTATE2) & M_T6_CPRSSTATE2)
#define S_T6_CPRSSTATE1 8
#define M_T6_CPRSSTATE1 0xfU
#define V_T6_CPRSSTATE1(x) ((x) << S_T6_CPRSSTATE1)
#define G_T6_CPRSSTATE1(x) (((x) >> S_T6_CPRSSTATE1) & M_T6_CPRSSTATE1)
#define S_T6_CPRSSTATE0 0
#define M_T6_CPRSSTATE0 0xfU
#define V_T6_CPRSSTATE0(x) ((x) << S_T6_CPRSSTATE0)
#define G_T6_CPRSSTATE0(x) (((x) >> S_T6_CPRSSTATE0) & M_T6_CPRSSTATE0)
#define A_TP_DBG_CSIDE_DEMUX 0x247
#define S_CALLDONE 28
#define M_CALLDONE 0xfU
#define V_CALLDONE(x) ((x) << S_CALLDONE)
#define G_CALLDONE(x) (((x) >> S_CALLDONE) & M_CALLDONE)
#define S_CTCPL5DONE 24
#define M_CTCPL5DONE 0xfU
#define V_CTCPL5DONE(x) ((x) << S_CTCPL5DONE)
#define G_CTCPL5DONE(x) (((x) >> S_CTCPL5DONE) & M_CTCPL5DONE)
#define S_CTXZEROPDONE 20
#define M_CTXZEROPDONE 0xfU
#define V_CTXZEROPDONE(x) ((x) << S_CTXZEROPDONE)
#define G_CTXZEROPDONE(x) (((x) >> S_CTXZEROPDONE) & M_CTXZEROPDONE)
#define S_CPLDDONE 16
#define M_CPLDDONE 0xfU
#define V_CPLDDONE(x) ((x) << S_CPLDDONE)
#define G_CPLDDONE(x) (((x) >> S_CPLDDONE) & M_CPLDDONE)
#define S_CTTCPOPDONE 12
#define M_CTTCPOPDONE 0xfU
#define V_CTTCPOPDONE(x) ((x) << S_CTTCPOPDONE)
#define G_CTTCPOPDONE(x) (((x) >> S_CTTCPOPDONE) & M_CTTCPOPDONE)
#define S_CDBDONE 8
#define M_CDBDONE 0xfU
#define V_CDBDONE(x) ((x) << S_CDBDONE)
#define G_CDBDONE(x) (((x) >> S_CDBDONE) & M_CDBDONE)
#define S_CISSFIFODONE 4
#define M_CISSFIFODONE 0xfU
#define V_CISSFIFODONE(x) ((x) << S_CISSFIFODONE)
#define G_CISSFIFODONE(x) (((x) >> S_CISSFIFODONE) & M_CISSFIFODONE)
#define S_CTXPKTCSUMDONE 0
#define M_CTXPKTCSUMDONE 0xfU
#define V_CTXPKTCSUMDONE(x) ((x) << S_CTXPKTCSUMDONE)
#define G_CTXPKTCSUMDONE(x) (((x) >> S_CTXPKTCSUMDONE) & M_CTXPKTCSUMDONE)
#define S_CARBVALID 28
#define M_CARBVALID 0xfU
#define V_CARBVALID(x) ((x) << S_CARBVALID)
#define G_CARBVALID(x) (((x) >> S_CARBVALID) & M_CARBVALID)
#define S_CCPL5DONE 24
#define M_CCPL5DONE 0xfU
#define V_CCPL5DONE(x) ((x) << S_CCPL5DONE)
#define G_CCPL5DONE(x) (((x) >> S_CCPL5DONE) & M_CCPL5DONE)
#define S_CTCPOPDONE 12
#define M_CTCPOPDONE 0xfU
#define V_CTCPOPDONE(x) ((x) << S_CTCPOPDONE)
#define G_CTCPOPDONE(x) (((x) >> S_CTCPOPDONE) & M_CTCPOPDONE)
#define A_TP_DBG_CSIDE_ARBIT 0x248
#define S_CPLVALID3 31
#define V_CPLVALID3(x) ((x) << S_CPLVALID3)
#define F_CPLVALID3 V_CPLVALID3(1U)
#define S_PLDVALID3 30
#define V_PLDVALID3(x) ((x) << S_PLDVALID3)
#define F_PLDVALID3 V_PLDVALID3(1U)
#define S_CRCVALID3 29
#define V_CRCVALID3(x) ((x) << S_CRCVALID3)
#define F_CRCVALID3 V_CRCVALID3(1U)
#define S_ISSVALID3 28
#define V_ISSVALID3(x) ((x) << S_ISSVALID3)
#define F_ISSVALID3 V_ISSVALID3(1U)
#define S_DBVALID3 27
#define V_DBVALID3(x) ((x) << S_DBVALID3)
#define F_DBVALID3 V_DBVALID3(1U)
#define S_CHKVALID3 26
#define V_CHKVALID3(x) ((x) << S_CHKVALID3)
#define F_CHKVALID3 V_CHKVALID3(1U)
#define S_ZRPVALID3 25
#define V_ZRPVALID3(x) ((x) << S_ZRPVALID3)
#define F_ZRPVALID3 V_ZRPVALID3(1U)
#define S_ERRVALID3 24
#define V_ERRVALID3(x) ((x) << S_ERRVALID3)
#define F_ERRVALID3 V_ERRVALID3(1U)
#define S_CPLVALID2 23
#define V_CPLVALID2(x) ((x) << S_CPLVALID2)
#define F_CPLVALID2 V_CPLVALID2(1U)
#define S_PLDVALID2 22
#define V_PLDVALID2(x) ((x) << S_PLDVALID2)
#define F_PLDVALID2 V_PLDVALID2(1U)
#define S_CRCVALID2 21
#define V_CRCVALID2(x) ((x) << S_CRCVALID2)
#define F_CRCVALID2 V_CRCVALID2(1U)
#define S_ISSVALID2 20
#define V_ISSVALID2(x) ((x) << S_ISSVALID2)
#define F_ISSVALID2 V_ISSVALID2(1U)
#define S_DBVALID2 19
#define V_DBVALID2(x) ((x) << S_DBVALID2)
#define F_DBVALID2 V_DBVALID2(1U)
#define S_CHKVALID2 18
#define V_CHKVALID2(x) ((x) << S_CHKVALID2)
#define F_CHKVALID2 V_CHKVALID2(1U)
#define S_ZRPVALID2 17
#define V_ZRPVALID2(x) ((x) << S_ZRPVALID2)
#define F_ZRPVALID2 V_ZRPVALID2(1U)
#define S_ERRVALID2 16
#define V_ERRVALID2(x) ((x) << S_ERRVALID2)
#define F_ERRVALID2 V_ERRVALID2(1U)
#define S_CPLVALID1 15
#define V_CPLVALID1(x) ((x) << S_CPLVALID1)
#define F_CPLVALID1 V_CPLVALID1(1U)
#define S_PLDVALID1 14
#define V_PLDVALID1(x) ((x) << S_PLDVALID1)
#define F_PLDVALID1 V_PLDVALID1(1U)
#define S_CRCVALID1 13
#define V_CRCVALID1(x) ((x) << S_CRCVALID1)
#define F_CRCVALID1 V_CRCVALID1(1U)
#define S_ISSVALID1 12
#define V_ISSVALID1(x) ((x) << S_ISSVALID1)
#define F_ISSVALID1 V_ISSVALID1(1U)
#define S_DBVALID1 11
#define V_DBVALID1(x) ((x) << S_DBVALID1)
#define F_DBVALID1 V_DBVALID1(1U)
#define S_CHKVALID1 10
#define V_CHKVALID1(x) ((x) << S_CHKVALID1)
#define F_CHKVALID1 V_CHKVALID1(1U)
#define S_ZRPVALID1 9
#define V_ZRPVALID1(x) ((x) << S_ZRPVALID1)
#define F_ZRPVALID1 V_ZRPVALID1(1U)
#define S_ERRVALID1 8
#define V_ERRVALID1(x) ((x) << S_ERRVALID1)
#define F_ERRVALID1 V_ERRVALID1(1U)
#define S_CPLVALID0 7
#define V_CPLVALID0(x) ((x) << S_CPLVALID0)
#define F_CPLVALID0 V_CPLVALID0(1U)
#define S_PLDVALID0 6
#define V_PLDVALID0(x) ((x) << S_PLDVALID0)
#define F_PLDVALID0 V_PLDVALID0(1U)
#define S_CRCVALID0 5
#define V_CRCVALID0(x) ((x) << S_CRCVALID0)
#define F_CRCVALID0 V_CRCVALID0(1U)
#define S_ISSVALID0 4
#define V_ISSVALID0(x) ((x) << S_ISSVALID0)
#define F_ISSVALID0 V_ISSVALID0(1U)
#define S_DBVALID0 3
#define V_DBVALID0(x) ((x) << S_DBVALID0)
#define F_DBVALID0 V_DBVALID0(1U)
#define S_CHKVALID0 2
#define V_CHKVALID0(x) ((x) << S_CHKVALID0)
#define F_CHKVALID0 V_CHKVALID0(1U)
#define S_ZRPVALID0 1
#define V_ZRPVALID0(x) ((x) << S_ZRPVALID0)
#define F_ZRPVALID0 V_ZRPVALID0(1U)
#define S_ERRVALID0 0
#define V_ERRVALID0(x) ((x) << S_ERRVALID0)
#define F_ERRVALID0 V_ERRVALID0(1U)
#define A_TP_DBG_CSIDE_TRACE_CNT 0x24a
#define S_TRCSOPCNT 24
#define M_TRCSOPCNT 0xffU
#define V_TRCSOPCNT(x) ((x) << S_TRCSOPCNT)
#define G_TRCSOPCNT(x) (((x) >> S_TRCSOPCNT) & M_TRCSOPCNT)
#define S_TRCEOPCNT 16
#define M_TRCEOPCNT 0xffU
#define V_TRCEOPCNT(x) ((x) << S_TRCEOPCNT)
#define G_TRCEOPCNT(x) (((x) >> S_TRCEOPCNT) & M_TRCEOPCNT)
#define S_TRCFLTHIT 12
#define M_TRCFLTHIT 0xfU
#define V_TRCFLTHIT(x) ((x) << S_TRCFLTHIT)
#define G_TRCFLTHIT(x) (((x) >> S_TRCFLTHIT) & M_TRCFLTHIT)
#define S_TRCRNTPKT 8
#define M_TRCRNTPKT 0xfU
#define V_TRCRNTPKT(x) ((x) << S_TRCRNTPKT)
#define G_TRCRNTPKT(x) (((x) >> S_TRCRNTPKT) & M_TRCRNTPKT)
#define S_TRCPKTLEN 0
#define M_TRCPKTLEN 0xffU
#define V_TRCPKTLEN(x) ((x) << S_TRCPKTLEN)
#define G_TRCPKTLEN(x) (((x) >> S_TRCPKTLEN) & M_TRCPKTLEN)
#define A_TP_DBG_CSIDE_TRACE_RSS 0x24b
#define A_TP_VLN_CONFIG 0x24c
#define S_ETHTYPEQINQ 16
#define M_ETHTYPEQINQ 0xffffU
#define V_ETHTYPEQINQ(x) ((x) << S_ETHTYPEQINQ)
#define G_ETHTYPEQINQ(x) (((x) >> S_ETHTYPEQINQ) & M_ETHTYPEQINQ)
#define S_ETHTYPEVLAN 0
#define M_ETHTYPEVLAN 0xffffU
#define V_ETHTYPEVLAN(x) ((x) << S_ETHTYPEVLAN)
#define G_ETHTYPEVLAN(x) (((x) >> S_ETHTYPEVLAN) & M_ETHTYPEVLAN)
#define A_TP_DBG_CSIDE_ARBIT_WAIT0 0x24d
#define A_TP_DBG_CSIDE_ARBIT_WAIT1 0x24e
#define A_TP_DBG_CSIDE_ARBIT_CNT0 0x24f
#define A_TP_DBG_CSIDE_ARBIT_CNT1 0x250
#define A_TP_FIFO_CONFIG 0x8c0
#define S_CH1_OUTPUT 27
#define M_CH1_OUTPUT 0x1fU
#define V_CH1_OUTPUT(x) ((x) << S_CH1_OUTPUT)
#define G_CH1_OUTPUT(x) (((x) >> S_CH1_OUTPUT) & M_CH1_OUTPUT)
#define S_CH2_OUTPUT 22
#define M_CH2_OUTPUT 0x1fU
#define V_CH2_OUTPUT(x) ((x) << S_CH2_OUTPUT)
#define G_CH2_OUTPUT(x) (((x) >> S_CH2_OUTPUT) & M_CH2_OUTPUT)
#define S_STROBE1 16
#define V_STROBE1(x) ((x) << S_STROBE1)
#define F_STROBE1 V_STROBE1(1U)
#define S_CH1_INPUT 11
#define M_CH1_INPUT 0x1fU
#define V_CH1_INPUT(x) ((x) << S_CH1_INPUT)
#define G_CH1_INPUT(x) (((x) >> S_CH1_INPUT) & M_CH1_INPUT)
#define S_CH2_INPUT 6
#define M_CH2_INPUT 0x1fU
#define V_CH2_INPUT(x) ((x) << S_CH2_INPUT)
#define G_CH2_INPUT(x) (((x) >> S_CH2_INPUT) & M_CH2_INPUT)
#define S_CH3_INPUT 1
#define M_CH3_INPUT 0x1fU
#define V_CH3_INPUT(x) ((x) << S_CH3_INPUT)
#define G_CH3_INPUT(x) (((x) >> S_CH3_INPUT) & M_CH3_INPUT)
#define S_STROBE0 0
#define V_STROBE0(x) ((x) << S_STROBE0)
#define F_STROBE0 V_STROBE0(1U)
#define A_TP_MIB_MAC_IN_ERR_0 0x0
#define A_TP_MIB_MAC_IN_ERR_1 0x1
#define A_TP_MIB_MAC_IN_ERR_2 0x2
#define A_TP_MIB_MAC_IN_ERR_3 0x3
#define A_TP_MIB_HDR_IN_ERR_0 0x4
#define A_TP_MIB_HDR_IN_ERR_1 0x5
#define A_TP_MIB_HDR_IN_ERR_2 0x6
#define A_TP_MIB_HDR_IN_ERR_3 0x7
#define A_TP_MIB_TCP_IN_ERR_0 0x8
#define A_TP_MIB_TCP_IN_ERR_1 0x9
#define A_TP_MIB_TCP_IN_ERR_2 0xa
#define A_TP_MIB_TCP_IN_ERR_3 0xb
#define A_TP_MIB_TCP_OUT_RST 0xc
#define A_TP_MIB_TCP_IN_SEG_HI 0x10
#define A_TP_MIB_TCP_IN_SEG_LO 0x11
#define A_TP_MIB_TCP_OUT_SEG_HI 0x12
#define A_TP_MIB_TCP_OUT_SEG_LO 0x13
#define A_TP_MIB_TCP_RXT_SEG_HI 0x14
#define A_TP_MIB_TCP_RXT_SEG_LO 0x15
#define A_TP_MIB_TNL_CNG_DROP_0 0x18
#define A_TP_MIB_TNL_CNG_DROP_1 0x19
#define A_TP_MIB_TNL_CNG_DROP_2 0x1a
#define A_TP_MIB_TNL_CNG_DROP_3 0x1b
#define A_TP_MIB_OFD_CHN_DROP_0 0x1c
#define A_TP_MIB_OFD_CHN_DROP_1 0x1d
#define A_TP_MIB_OFD_CHN_DROP_2 0x1e
#define A_TP_MIB_OFD_CHN_DROP_3 0x1f
#define A_TP_MIB_TNL_OUT_PKT_0 0x20
#define A_TP_MIB_TNL_OUT_PKT_1 0x21
#define A_TP_MIB_TNL_OUT_PKT_2 0x22
#define A_TP_MIB_TNL_OUT_PKT_3 0x23
#define A_TP_MIB_TNL_IN_PKT_0 0x24
#define A_TP_MIB_TNL_IN_PKT_1 0x25
#define A_TP_MIB_TNL_IN_PKT_2 0x26
#define A_TP_MIB_TNL_IN_PKT_3 0x27
#define A_TP_MIB_TCP_V6IN_ERR_0 0x28
#define A_TP_MIB_TCP_V6IN_ERR_1 0x29
#define A_TP_MIB_TCP_V6IN_ERR_2 0x2a
#define A_TP_MIB_TCP_V6IN_ERR_3 0x2b
#define A_TP_MIB_TCP_V6OUT_RST 0x2c
#define A_TP_MIB_TCP_V6IN_SEG_HI 0x30
#define A_TP_MIB_TCP_V6IN_SEG_LO 0x31
#define A_TP_MIB_TCP_V6OUT_SEG_HI 0x32
#define A_TP_MIB_TCP_V6OUT_SEG_LO 0x33
#define A_TP_MIB_TCP_V6RXT_SEG_HI 0x34
#define A_TP_MIB_TCP_V6RXT_SEG_LO 0x35
#define A_TP_MIB_OFD_ARP_DROP 0x36
#define A_TP_MIB_OFD_DFR_DROP 0x37
#define A_TP_MIB_CPL_IN_REQ_0 0x38
#define A_TP_MIB_CPL_IN_REQ_1 0x39
#define A_TP_MIB_CPL_IN_REQ_2 0x3a
#define A_TP_MIB_CPL_IN_REQ_3 0x3b
#define A_TP_MIB_CPL_OUT_RSP_0 0x3c
#define A_TP_MIB_CPL_OUT_RSP_1 0x3d
#define A_TP_MIB_CPL_OUT_RSP_2 0x3e
#define A_TP_MIB_CPL_OUT_RSP_3 0x3f
#define A_TP_MIB_TNL_LPBK_0 0x40
#define A_TP_MIB_TNL_LPBK_1 0x41
#define A_TP_MIB_TNL_LPBK_2 0x42
#define A_TP_MIB_TNL_LPBK_3 0x43
#define A_TP_MIB_TNL_DROP_0 0x44
#define A_TP_MIB_TNL_DROP_1 0x45
#define A_TP_MIB_TNL_DROP_2 0x46
#define A_TP_MIB_TNL_DROP_3 0x47
#define A_TP_MIB_FCOE_DDP_0 0x48
#define A_TP_MIB_FCOE_DDP_1 0x49
#define A_TP_MIB_FCOE_DDP_2 0x4a
#define A_TP_MIB_FCOE_DDP_3 0x4b
#define A_TP_MIB_FCOE_DROP_0 0x4c
#define A_TP_MIB_FCOE_DROP_1 0x4d
#define A_TP_MIB_FCOE_DROP_2 0x4e
#define A_TP_MIB_FCOE_DROP_3 0x4f
#define A_TP_MIB_FCOE_BYTE_0_HI 0x50
#define A_TP_MIB_FCOE_BYTE_0_LO 0x51
#define A_TP_MIB_FCOE_BYTE_1_HI 0x52
#define A_TP_MIB_FCOE_BYTE_1_LO 0x53
#define A_TP_MIB_FCOE_BYTE_2_HI 0x54
#define A_TP_MIB_FCOE_BYTE_2_LO 0x55
#define A_TP_MIB_FCOE_BYTE_3_HI 0x56
#define A_TP_MIB_FCOE_BYTE_3_LO 0x57
#define A_TP_MIB_OFD_VLN_DROP_0 0x58
#define A_TP_MIB_OFD_VLN_DROP_1 0x59
#define A_TP_MIB_OFD_VLN_DROP_2 0x5a
#define A_TP_MIB_OFD_VLN_DROP_3 0x5b
#define A_TP_MIB_USM_PKTS 0x5c
#define A_TP_MIB_USM_DROP 0x5d
#define A_TP_MIB_USM_BYTES_HI 0x5e
#define A_TP_MIB_USM_BYTES_LO 0x5f
#define A_TP_MIB_TID_DEL 0x60
#define A_TP_MIB_TID_INV 0x61
#define A_TP_MIB_TID_ACT 0x62
#define A_TP_MIB_TID_PAS 0x63
#define A_TP_MIB_RQE_DFR_PKT 0x64
#define A_TP_MIB_RQE_DFR_MOD 0x65
#define A_TP_MIB_CPL_OUT_ERR_0 0x68
#define A_TP_MIB_CPL_OUT_ERR_1 0x69
#define A_TP_MIB_CPL_OUT_ERR_2 0x6a
#define A_TP_MIB_CPL_OUT_ERR_3 0x6b
#define A_TP_MIB_ENG_LINE_0 0x6c
#define A_TP_MIB_ENG_LINE_1 0x6d
#define A_TP_MIB_ENG_LINE_2 0x6e
#define A_TP_MIB_ENG_LINE_3 0x6f
#define A_TP_MIB_TNL_ERR_0 0x70
#define A_TP_MIB_TNL_ERR_1 0x71
#define A_TP_MIB_TNL_ERR_2 0x72
#define A_TP_MIB_TNL_ERR_3 0x73
/* registers for module ULP_TX */
#define ULP_TX_BASE_ADDR 0x8dc0
#define A_ULP_TX_CONFIG 0x8dc0
#define S_STAG_MIX_ENABLE 2
#define V_STAG_MIX_ENABLE(x) ((x) << S_STAG_MIX_ENABLE)
#define F_STAG_MIX_ENABLE V_STAG_MIX_ENABLE(1U)
#define S_STAGF_FIX_DISABLE 1
#define V_STAGF_FIX_DISABLE(x) ((x) << S_STAGF_FIX_DISABLE)
#define F_STAGF_FIX_DISABLE V_STAGF_FIX_DISABLE(1U)
#define S_EXTRA_TAG_INSERTION_ENABLE 0
#define V_EXTRA_TAG_INSERTION_ENABLE(x) ((x) << S_EXTRA_TAG_INSERTION_ENABLE)
#define F_EXTRA_TAG_INSERTION_ENABLE V_EXTRA_TAG_INSERTION_ENABLE(1U)
#define S_PHYS_ADDR_RESP_EN 6
#define V_PHYS_ADDR_RESP_EN(x) ((x) << S_PHYS_ADDR_RESP_EN)
#define F_PHYS_ADDR_RESP_EN V_PHYS_ADDR_RESP_EN(1U)
#define S_ENDIANESS_CHANGE 5
#define V_ENDIANESS_CHANGE(x) ((x) << S_ENDIANESS_CHANGE)
#define F_ENDIANESS_CHANGE V_ENDIANESS_CHANGE(1U)
#define S_ERR_RTAG_EN 4
#define V_ERR_RTAG_EN(x) ((x) << S_ERR_RTAG_EN)
#define F_ERR_RTAG_EN V_ERR_RTAG_EN(1U)
#define S_TSO_ETHLEN_EN 3
#define V_TSO_ETHLEN_EN(x) ((x) << S_TSO_ETHLEN_EN)
#define F_TSO_ETHLEN_EN V_TSO_ETHLEN_EN(1U)
#define S_EMSG_MORE_INFO 2
#define V_EMSG_MORE_INFO(x) ((x) << S_EMSG_MORE_INFO)
#define F_EMSG_MORE_INFO V_EMSG_MORE_INFO(1U)
#define S_LOSDR 1
#define V_LOSDR(x) ((x) << S_LOSDR)
#define F_LOSDR V_LOSDR(1U)
#define S_ULIMIT_EXCLUSIVE_FIX 16
#define V_ULIMIT_EXCLUSIVE_FIX(x) ((x) << S_ULIMIT_EXCLUSIVE_FIX)
#define F_ULIMIT_EXCLUSIVE_FIX V_ULIMIT_EXCLUSIVE_FIX(1U)
#define S_ISO_A_FLAG_EN 15
#define V_ISO_A_FLAG_EN(x) ((x) << S_ISO_A_FLAG_EN)
#define F_ISO_A_FLAG_EN V_ISO_A_FLAG_EN(1U)
#define S_IWARP_SEQ_FLIT_DIS 14
#define V_IWARP_SEQ_FLIT_DIS(x) ((x) << S_IWARP_SEQ_FLIT_DIS)
#define F_IWARP_SEQ_FLIT_DIS V_IWARP_SEQ_FLIT_DIS(1U)
#define S_MR_SIZE_FIX_EN 13
#define V_MR_SIZE_FIX_EN(x) ((x) << S_MR_SIZE_FIX_EN)
#define F_MR_SIZE_FIX_EN V_MR_SIZE_FIX_EN(1U)
#define S_T10_ISO_FIX_EN 12
#define V_T10_ISO_FIX_EN(x) ((x) << S_T10_ISO_FIX_EN)
#define F_T10_ISO_FIX_EN V_T10_ISO_FIX_EN(1U)
#define S_CPL_FLAGS_UPDATE_EN 11
#define V_CPL_FLAGS_UPDATE_EN(x) ((x) << S_CPL_FLAGS_UPDATE_EN)
#define F_CPL_FLAGS_UPDATE_EN V_CPL_FLAGS_UPDATE_EN(1U)
#define S_IWARP_SEQ_UPDATE_EN 10
#define V_IWARP_SEQ_UPDATE_EN(x) ((x) << S_IWARP_SEQ_UPDATE_EN)
#define F_IWARP_SEQ_UPDATE_EN V_IWARP_SEQ_UPDATE_EN(1U)
#define S_SEQ_UPDATE_EN 9
#define V_SEQ_UPDATE_EN(x) ((x) << S_SEQ_UPDATE_EN)
#define F_SEQ_UPDATE_EN V_SEQ_UPDATE_EN(1U)
#define S_ERR_ITT_EN 8
#define V_ERR_ITT_EN(x) ((x) << S_ERR_ITT_EN)
#define F_ERR_ITT_EN V_ERR_ITT_EN(1U)
#define S_ATOMIC_FIX_DIS 7
#define V_ATOMIC_FIX_DIS(x) ((x) << S_ATOMIC_FIX_DIS)
#define F_ATOMIC_FIX_DIS V_ATOMIC_FIX_DIS(1U)
#define A_ULP_TX_PERR_INJECT 0x8dc4
#define A_ULP_TX_INT_ENABLE 0x8dc8
#define S_PBL_BOUND_ERR_CH3 31
#define V_PBL_BOUND_ERR_CH3(x) ((x) << S_PBL_BOUND_ERR_CH3)
#define F_PBL_BOUND_ERR_CH3 V_PBL_BOUND_ERR_CH3(1U)
#define S_PBL_BOUND_ERR_CH2 30
#define V_PBL_BOUND_ERR_CH2(x) ((x) << S_PBL_BOUND_ERR_CH2)
#define F_PBL_BOUND_ERR_CH2 V_PBL_BOUND_ERR_CH2(1U)
#define S_PBL_BOUND_ERR_CH1 29
#define V_PBL_BOUND_ERR_CH1(x) ((x) << S_PBL_BOUND_ERR_CH1)
#define F_PBL_BOUND_ERR_CH1 V_PBL_BOUND_ERR_CH1(1U)
#define S_PBL_BOUND_ERR_CH0 28
#define V_PBL_BOUND_ERR_CH0(x) ((x) << S_PBL_BOUND_ERR_CH0)
#define F_PBL_BOUND_ERR_CH0 V_PBL_BOUND_ERR_CH0(1U)
#define S_SGE2ULP_FIFO_PERR_SET3 27
#define V_SGE2ULP_FIFO_PERR_SET3(x) ((x) << S_SGE2ULP_FIFO_PERR_SET3)
#define F_SGE2ULP_FIFO_PERR_SET3 V_SGE2ULP_FIFO_PERR_SET3(1U)
#define S_SGE2ULP_FIFO_PERR_SET2 26
#define V_SGE2ULP_FIFO_PERR_SET2(x) ((x) << S_SGE2ULP_FIFO_PERR_SET2)
#define F_SGE2ULP_FIFO_PERR_SET2 V_SGE2ULP_FIFO_PERR_SET2(1U)
#define S_SGE2ULP_FIFO_PERR_SET1 25
#define V_SGE2ULP_FIFO_PERR_SET1(x) ((x) << S_SGE2ULP_FIFO_PERR_SET1)
#define F_SGE2ULP_FIFO_PERR_SET1 V_SGE2ULP_FIFO_PERR_SET1(1U)
#define S_SGE2ULP_FIFO_PERR_SET0 24
#define V_SGE2ULP_FIFO_PERR_SET0(x) ((x) << S_SGE2ULP_FIFO_PERR_SET0)
#define F_SGE2ULP_FIFO_PERR_SET0 V_SGE2ULP_FIFO_PERR_SET0(1U)
#define S_CIM2ULP_FIFO_PERR_SET3 23
#define V_CIM2ULP_FIFO_PERR_SET3(x) ((x) << S_CIM2ULP_FIFO_PERR_SET3)
#define F_CIM2ULP_FIFO_PERR_SET3 V_CIM2ULP_FIFO_PERR_SET3(1U)
#define S_CIM2ULP_FIFO_PERR_SET2 22
#define V_CIM2ULP_FIFO_PERR_SET2(x) ((x) << S_CIM2ULP_FIFO_PERR_SET2)
#define F_CIM2ULP_FIFO_PERR_SET2 V_CIM2ULP_FIFO_PERR_SET2(1U)
#define S_CIM2ULP_FIFO_PERR_SET1 21
#define V_CIM2ULP_FIFO_PERR_SET1(x) ((x) << S_CIM2ULP_FIFO_PERR_SET1)
#define F_CIM2ULP_FIFO_PERR_SET1 V_CIM2ULP_FIFO_PERR_SET1(1U)
#define S_CIM2ULP_FIFO_PERR_SET0 20
#define V_CIM2ULP_FIFO_PERR_SET0(x) ((x) << S_CIM2ULP_FIFO_PERR_SET0)
#define F_CIM2ULP_FIFO_PERR_SET0 V_CIM2ULP_FIFO_PERR_SET0(1U)
#define S_CQE_FIFO_PERR_SET3 19
#define V_CQE_FIFO_PERR_SET3(x) ((x) << S_CQE_FIFO_PERR_SET3)
#define F_CQE_FIFO_PERR_SET3 V_CQE_FIFO_PERR_SET3(1U)
#define S_CQE_FIFO_PERR_SET2 18
#define V_CQE_FIFO_PERR_SET2(x) ((x) << S_CQE_FIFO_PERR_SET2)
#define F_CQE_FIFO_PERR_SET2 V_CQE_FIFO_PERR_SET2(1U)
#define S_CQE_FIFO_PERR_SET1 17
#define V_CQE_FIFO_PERR_SET1(x) ((x) << S_CQE_FIFO_PERR_SET1)
#define F_CQE_FIFO_PERR_SET1 V_CQE_FIFO_PERR_SET1(1U)
#define S_CQE_FIFO_PERR_SET0 16
#define V_CQE_FIFO_PERR_SET0(x) ((x) << S_CQE_FIFO_PERR_SET0)
#define F_CQE_FIFO_PERR_SET0 V_CQE_FIFO_PERR_SET0(1U)
#define S_PBL_FIFO_PERR_SET3 15
#define V_PBL_FIFO_PERR_SET3(x) ((x) << S_PBL_FIFO_PERR_SET3)
#define F_PBL_FIFO_PERR_SET3 V_PBL_FIFO_PERR_SET3(1U)
#define S_PBL_FIFO_PERR_SET2 14
#define V_PBL_FIFO_PERR_SET2(x) ((x) << S_PBL_FIFO_PERR_SET2)
#define F_PBL_FIFO_PERR_SET2 V_PBL_FIFO_PERR_SET2(1U)
#define S_PBL_FIFO_PERR_SET1 13
#define V_PBL_FIFO_PERR_SET1(x) ((x) << S_PBL_FIFO_PERR_SET1)
#define F_PBL_FIFO_PERR_SET1 V_PBL_FIFO_PERR_SET1(1U)
#define S_PBL_FIFO_PERR_SET0 12
#define V_PBL_FIFO_PERR_SET0(x) ((x) << S_PBL_FIFO_PERR_SET0)
#define F_PBL_FIFO_PERR_SET0 V_PBL_FIFO_PERR_SET0(1U)
#define S_CMD_FIFO_PERR_SET3 11
#define V_CMD_FIFO_PERR_SET3(x) ((x) << S_CMD_FIFO_PERR_SET3)
#define F_CMD_FIFO_PERR_SET3 V_CMD_FIFO_PERR_SET3(1U)
#define S_CMD_FIFO_PERR_SET2 10
#define V_CMD_FIFO_PERR_SET2(x) ((x) << S_CMD_FIFO_PERR_SET2)
#define F_CMD_FIFO_PERR_SET2 V_CMD_FIFO_PERR_SET2(1U)
#define S_CMD_FIFO_PERR_SET1 9
#define V_CMD_FIFO_PERR_SET1(x) ((x) << S_CMD_FIFO_PERR_SET1)
#define F_CMD_FIFO_PERR_SET1 V_CMD_FIFO_PERR_SET1(1U)
#define S_CMD_FIFO_PERR_SET0 8
#define V_CMD_FIFO_PERR_SET0(x) ((x) << S_CMD_FIFO_PERR_SET0)
#define F_CMD_FIFO_PERR_SET0 V_CMD_FIFO_PERR_SET0(1U)
#define S_LSO_HDR_SRAM_PERR_SET3 7
#define V_LSO_HDR_SRAM_PERR_SET3(x) ((x) << S_LSO_HDR_SRAM_PERR_SET3)
#define F_LSO_HDR_SRAM_PERR_SET3 V_LSO_HDR_SRAM_PERR_SET3(1U)
#define S_LSO_HDR_SRAM_PERR_SET2 6
#define V_LSO_HDR_SRAM_PERR_SET2(x) ((x) << S_LSO_HDR_SRAM_PERR_SET2)
#define F_LSO_HDR_SRAM_PERR_SET2 V_LSO_HDR_SRAM_PERR_SET2(1U)
#define S_LSO_HDR_SRAM_PERR_SET1 5
#define V_LSO_HDR_SRAM_PERR_SET1(x) ((x) << S_LSO_HDR_SRAM_PERR_SET1)
#define F_LSO_HDR_SRAM_PERR_SET1 V_LSO_HDR_SRAM_PERR_SET1(1U)
#define S_LSO_HDR_SRAM_PERR_SET0 4
#define V_LSO_HDR_SRAM_PERR_SET0(x) ((x) << S_LSO_HDR_SRAM_PERR_SET0)
#define F_LSO_HDR_SRAM_PERR_SET0 V_LSO_HDR_SRAM_PERR_SET0(1U)
#define S_IMM_DATA_PERR_SET_CH3 3
#define V_IMM_DATA_PERR_SET_CH3(x) ((x) << S_IMM_DATA_PERR_SET_CH3)
#define F_IMM_DATA_PERR_SET_CH3 V_IMM_DATA_PERR_SET_CH3(1U)
#define S_IMM_DATA_PERR_SET_CH2 2
#define V_IMM_DATA_PERR_SET_CH2(x) ((x) << S_IMM_DATA_PERR_SET_CH2)
#define F_IMM_DATA_PERR_SET_CH2 V_IMM_DATA_PERR_SET_CH2(1U)
#define S_IMM_DATA_PERR_SET_CH1 1
#define V_IMM_DATA_PERR_SET_CH1(x) ((x) << S_IMM_DATA_PERR_SET_CH1)
#define F_IMM_DATA_PERR_SET_CH1 V_IMM_DATA_PERR_SET_CH1(1U)
#define S_IMM_DATA_PERR_SET_CH0 0
#define V_IMM_DATA_PERR_SET_CH0(x) ((x) << S_IMM_DATA_PERR_SET_CH0)
#define F_IMM_DATA_PERR_SET_CH0 V_IMM_DATA_PERR_SET_CH0(1U)
#define A_ULP_TX_INT_CAUSE 0x8dcc
#define A_ULP_TX_PERR_ENABLE 0x8dd0
#define A_ULP_TX_TPT_LLIMIT 0x8dd4
#define A_ULP_TX_TPT_ULIMIT 0x8dd8
#define A_ULP_TX_PBL_LLIMIT 0x8ddc
#define A_ULP_TX_PBL_ULIMIT 0x8de0
#define A_ULP_TX_CPL_ERR_OFFSET 0x8de4
#define A_ULP_TX_TLS_CTL 0x8de4
#define S_TLSPERREN 4
#define V_TLSPERREN(x) ((x) << S_TLSPERREN)
#define F_TLSPERREN V_TLSPERREN(1U)
#define S_TLSPATHCTL 3
#define V_TLSPATHCTL(x) ((x) << S_TLSPATHCTL)
#define F_TLSPATHCTL V_TLSPATHCTL(1U)
#define S_TLSDISABLEIFUSE 2
#define V_TLSDISABLEIFUSE(x) ((x) << S_TLSDISABLEIFUSE)
#define F_TLSDISABLEIFUSE V_TLSDISABLEIFUSE(1U)
#define S_TLSDISABLECFUSE 1
#define V_TLSDISABLECFUSE(x) ((x) << S_TLSDISABLECFUSE)
#define F_TLSDISABLECFUSE V_TLSDISABLECFUSE(1U)
#define S_TLSDISABLE 0
#define V_TLSDISABLE(x) ((x) << S_TLSDISABLE)
#define F_TLSDISABLE V_TLSDISABLE(1U)
#define A_ULP_TX_CPL_ERR_MASK_L 0x8de8
#define A_ULP_TX_CPL_ERR_MASK_H 0x8dec
#define A_ULP_TX_CPL_ERR_VALUE_L 0x8df0
#define A_ULP_TX_CPL_ERR_VALUE_H 0x8df4
#define A_ULP_TX_CPL_PACK_SIZE1 0x8df8
#define S_CH3SIZE1 24
#define M_CH3SIZE1 0xffU
#define V_CH3SIZE1(x) ((x) << S_CH3SIZE1)
#define G_CH3SIZE1(x) (((x) >> S_CH3SIZE1) & M_CH3SIZE1)
#define S_CH2SIZE1 16
#define M_CH2SIZE1 0xffU
#define V_CH2SIZE1(x) ((x) << S_CH2SIZE1)
#define G_CH2SIZE1(x) (((x) >> S_CH2SIZE1) & M_CH2SIZE1)
#define S_CH1SIZE1 8
#define M_CH1SIZE1 0xffU
#define V_CH1SIZE1(x) ((x) << S_CH1SIZE1)
#define G_CH1SIZE1(x) (((x) >> S_CH1SIZE1) & M_CH1SIZE1)
#define S_CH0SIZE1 0
#define M_CH0SIZE1 0xffU
#define V_CH0SIZE1(x) ((x) << S_CH0SIZE1)
#define G_CH0SIZE1(x) (((x) >> S_CH0SIZE1) & M_CH0SIZE1)
#define A_ULP_TX_CPL_PACK_SIZE2 0x8dfc
#define S_CH3SIZE2 24
#define M_CH3SIZE2 0xffU
#define V_CH3SIZE2(x) ((x) << S_CH3SIZE2)
#define G_CH3SIZE2(x) (((x) >> S_CH3SIZE2) & M_CH3SIZE2)
#define S_CH2SIZE2 16
#define M_CH2SIZE2 0xffU
#define V_CH2SIZE2(x) ((x) << S_CH2SIZE2)
#define G_CH2SIZE2(x) (((x) >> S_CH2SIZE2) & M_CH2SIZE2)
#define S_CH1SIZE2 8
#define M_CH1SIZE2 0xffU
#define V_CH1SIZE2(x) ((x) << S_CH1SIZE2)
#define G_CH1SIZE2(x) (((x) >> S_CH1SIZE2) & M_CH1SIZE2)
#define S_CH0SIZE2 0
#define M_CH0SIZE2 0xffU
#define V_CH0SIZE2(x) ((x) << S_CH0SIZE2)
#define G_CH0SIZE2(x) (((x) >> S_CH0SIZE2) & M_CH0SIZE2)
#define A_ULP_TX_ERR_MSG2CIM 0x8e00
#define A_ULP_TX_ERR_TABLE_BASE 0x8e04
#define A_ULP_TX_ERR_CNT_CH0 0x8e10
#define S_ERR_CNT0 0
#define M_ERR_CNT0 0xfffffU
#define V_ERR_CNT0(x) ((x) << S_ERR_CNT0)
#define G_ERR_CNT0(x) (((x) >> S_ERR_CNT0) & M_ERR_CNT0)
#define A_ULP_TX_ERR_CNT_CH1 0x8e14
#define S_ERR_CNT1 0
#define M_ERR_CNT1 0xfffffU
#define V_ERR_CNT1(x) ((x) << S_ERR_CNT1)
#define G_ERR_CNT1(x) (((x) >> S_ERR_CNT1) & M_ERR_CNT1)
#define A_ULP_TX_ERR_CNT_CH2 0x8e18
#define S_ERR_CNT2 0
#define M_ERR_CNT2 0xfffffU
#define V_ERR_CNT2(x) ((x) << S_ERR_CNT2)
#define G_ERR_CNT2(x) (((x) >> S_ERR_CNT2) & M_ERR_CNT2)
#define A_ULP_TX_ERR_CNT_CH3 0x8e1c
#define S_ERR_CNT3 0
#define M_ERR_CNT3 0xfffffU
#define V_ERR_CNT3(x) ((x) << S_ERR_CNT3)
#define G_ERR_CNT3(x) (((x) >> S_ERR_CNT3) & M_ERR_CNT3)
#define A_ULP_TX_FC_SOF 0x8e20
#define S_SOF_FS3 24
#define M_SOF_FS3 0xffU
#define V_SOF_FS3(x) ((x) << S_SOF_FS3)
#define G_SOF_FS3(x) (((x) >> S_SOF_FS3) & M_SOF_FS3)
#define S_SOF_FS2 16
#define M_SOF_FS2 0xffU
#define V_SOF_FS2(x) ((x) << S_SOF_FS2)
#define G_SOF_FS2(x) (((x) >> S_SOF_FS2) & M_SOF_FS2)
#define S_SOF_3 8
#define M_SOF_3 0xffU
#define V_SOF_3(x) ((x) << S_SOF_3)
#define G_SOF_3(x) (((x) >> S_SOF_3) & M_SOF_3)
#define S_SOF_2 0
#define M_SOF_2 0xffU
#define V_SOF_2(x) ((x) << S_SOF_2)
#define G_SOF_2(x) (((x) >> S_SOF_2) & M_SOF_2)
#define A_ULP_TX_FC_EOF 0x8e24
#define S_EOF_LS3 24
#define M_EOF_LS3 0xffU
#define V_EOF_LS3(x) ((x) << S_EOF_LS3)
#define G_EOF_LS3(x) (((x) >> S_EOF_LS3) & M_EOF_LS3)
#define S_EOF_LS2 16
#define M_EOF_LS2 0xffU
#define V_EOF_LS2(x) ((x) << S_EOF_LS2)
#define G_EOF_LS2(x) (((x) >> S_EOF_LS2) & M_EOF_LS2)
#define S_EOF_3 8
#define M_EOF_3 0xffU
#define V_EOF_3(x) ((x) << S_EOF_3)
#define G_EOF_3(x) (((x) >> S_EOF_3) & M_EOF_3)
#define S_EOF_2 0
#define M_EOF_2 0xffU
#define V_EOF_2(x) ((x) << S_EOF_2)
#define G_EOF_2(x) (((x) >> S_EOF_2) & M_EOF_2)
#define A_ULP_TX_CGEN_GLOBAL 0x8e28
#define S_ULP_TX_GLOBAL_CGEN 0
#define V_ULP_TX_GLOBAL_CGEN(x) ((x) << S_ULP_TX_GLOBAL_CGEN)
#define F_ULP_TX_GLOBAL_CGEN V_ULP_TX_GLOBAL_CGEN(1U)
#define A_ULP_TX_CGEN 0x8e2c
#define S_ULP_TX_CGEN_STORAGE 8
#define M_ULP_TX_CGEN_STORAGE 0xfU
#define V_ULP_TX_CGEN_STORAGE(x) ((x) << S_ULP_TX_CGEN_STORAGE)
#define G_ULP_TX_CGEN_STORAGE(x) (((x) >> S_ULP_TX_CGEN_STORAGE) & M_ULP_TX_CGEN_STORAGE)
#define S_ULP_TX_CGEN_RDMA 4
#define M_ULP_TX_CGEN_RDMA 0xfU
#define V_ULP_TX_CGEN_RDMA(x) ((x) << S_ULP_TX_CGEN_RDMA)
#define G_ULP_TX_CGEN_RDMA(x) (((x) >> S_ULP_TX_CGEN_RDMA) & M_ULP_TX_CGEN_RDMA)
#define S_ULP_TX_CGEN_CHANNEL 0
#define M_ULP_TX_CGEN_CHANNEL 0xfU
#define V_ULP_TX_CGEN_CHANNEL(x) ((x) << S_ULP_TX_CGEN_CHANNEL)
#define G_ULP_TX_CGEN_CHANNEL(x) (((x) >> S_ULP_TX_CGEN_CHANNEL) & M_ULP_TX_CGEN_CHANNEL)
#define A_ULP_TX_ULP2TP_BIST_CMD 0x8e30
#define A_ULP_TX_MEM_CFG 0x8e30
#define S_WRREQ_SZ 0
#define M_WRREQ_SZ 0x7U
#define V_WRREQ_SZ(x) ((x) << S_WRREQ_SZ)
#define G_WRREQ_SZ(x) (((x) >> S_WRREQ_SZ) & M_WRREQ_SZ)
#define A_ULP_TX_ULP2TP_BIST_ERROR_CNT 0x8e34
#define A_ULP_TX_PERR_INJECT_2 0x8e34
#define S_T5_MEMSEL 1
#define M_T5_MEMSEL 0x7U
#define V_T5_MEMSEL(x) ((x) << S_T5_MEMSEL)
#define G_T5_MEMSEL(x) (((x) >> S_T5_MEMSEL) & M_T5_MEMSEL)
#define S_MEMSEL_ULPTX 1
#define M_MEMSEL_ULPTX 0x1fU
#define V_MEMSEL_ULPTX(x) ((x) << S_MEMSEL_ULPTX)
#define G_MEMSEL_ULPTX(x) (((x) >> S_MEMSEL_ULPTX) & M_MEMSEL_ULPTX)
#define A_ULP_TX_FPGA_CMD_CTRL 0x8e38
#define A_ULP_TX_T5_FPGA_CMD_CTRL 0x8e38
#define S_CHANNEL_SEL 12
#define M_CHANNEL_SEL 0x3U
#define V_CHANNEL_SEL(x) ((x) << S_CHANNEL_SEL)
#define G_CHANNEL_SEL(x) (((x) >> S_CHANNEL_SEL) & M_CHANNEL_SEL)
#define S_INTF_SEL 4
#define M_INTF_SEL 0xfU
#define V_INTF_SEL(x) ((x) << S_INTF_SEL)
#define G_INTF_SEL(x) (((x) >> S_INTF_SEL) & M_INTF_SEL)
#define S_NUM_FLITS 1
#define M_NUM_FLITS 0x7U
#define V_NUM_FLITS(x) ((x) << S_NUM_FLITS)
#define G_NUM_FLITS(x) (((x) >> S_NUM_FLITS) & M_NUM_FLITS)
#define S_CMD_GEN_EN 0
#define V_CMD_GEN_EN(x) ((x) << S_CMD_GEN_EN)
#define F_CMD_GEN_EN V_CMD_GEN_EN(1U)
#define A_ULP_TX_FPGA_CMD_0 0x8e3c
#define A_ULP_TX_T5_FPGA_CMD_0 0x8e3c
#define A_ULP_TX_FPGA_CMD_1 0x8e40
#define A_ULP_TX_T5_FPGA_CMD_1 0x8e40
#define A_ULP_TX_FPGA_CMD_2 0x8e44
#define A_ULP_TX_T5_FPGA_CMD_2 0x8e44
#define A_ULP_TX_FPGA_CMD_3 0x8e48
#define A_ULP_TX_T5_FPGA_CMD_3 0x8e48
#define A_ULP_TX_FPGA_CMD_4 0x8e4c
#define A_ULP_TX_T5_FPGA_CMD_4 0x8e4c
#define A_ULP_TX_FPGA_CMD_5 0x8e50
#define A_ULP_TX_T5_FPGA_CMD_5 0x8e50
#define A_ULP_TX_FPGA_CMD_6 0x8e54
#define A_ULP_TX_T5_FPGA_CMD_6 0x8e54
#define A_ULP_TX_FPGA_CMD_7 0x8e58
#define A_ULP_TX_T5_FPGA_CMD_7 0x8e58
#define A_ULP_TX_FPGA_CMD_8 0x8e5c
#define A_ULP_TX_T5_FPGA_CMD_8 0x8e5c
#define A_ULP_TX_FPGA_CMD_9 0x8e60
#define A_ULP_TX_T5_FPGA_CMD_9 0x8e60
#define A_ULP_TX_FPGA_CMD_10 0x8e64
#define A_ULP_TX_T5_FPGA_CMD_10 0x8e64
#define A_ULP_TX_FPGA_CMD_11 0x8e68
#define A_ULP_TX_T5_FPGA_CMD_11 0x8e68
#define A_ULP_TX_FPGA_CMD_12 0x8e6c
#define A_ULP_TX_T5_FPGA_CMD_12 0x8e6c
#define A_ULP_TX_FPGA_CMD_13 0x8e70
#define A_ULP_TX_T5_FPGA_CMD_13 0x8e70
#define A_ULP_TX_FPGA_CMD_14 0x8e74
#define A_ULP_TX_T5_FPGA_CMD_14 0x8e74
#define A_ULP_TX_FPGA_CMD_15 0x8e78
#define A_ULP_TX_T5_FPGA_CMD_15 0x8e78
#define A_ULP_TX_INT_ENABLE_2 0x8e7c
#define S_SMARBT2ULP_DATA_PERR_SET 12
#define V_SMARBT2ULP_DATA_PERR_SET(x) ((x) << S_SMARBT2ULP_DATA_PERR_SET)
#define F_SMARBT2ULP_DATA_PERR_SET V_SMARBT2ULP_DATA_PERR_SET(1U)
#define S_ULP2TP_DATA_PERR_SET 11
#define V_ULP2TP_DATA_PERR_SET(x) ((x) << S_ULP2TP_DATA_PERR_SET)
#define F_ULP2TP_DATA_PERR_SET V_ULP2TP_DATA_PERR_SET(1U)
#define S_MA2ULP_DATA_PERR_SET 10
#define V_MA2ULP_DATA_PERR_SET(x) ((x) << S_MA2ULP_DATA_PERR_SET)
#define F_MA2ULP_DATA_PERR_SET V_MA2ULP_DATA_PERR_SET(1U)
#define S_SGE2ULP_DATA_PERR_SET 9
#define V_SGE2ULP_DATA_PERR_SET(x) ((x) << S_SGE2ULP_DATA_PERR_SET)
#define F_SGE2ULP_DATA_PERR_SET V_SGE2ULP_DATA_PERR_SET(1U)
#define S_CIM2ULP_DATA_PERR_SET 8
#define V_CIM2ULP_DATA_PERR_SET(x) ((x) << S_CIM2ULP_DATA_PERR_SET)
#define F_CIM2ULP_DATA_PERR_SET V_CIM2ULP_DATA_PERR_SET(1U)
#define S_FSO_HDR_SRAM_PERR_SET3 7
#define V_FSO_HDR_SRAM_PERR_SET3(x) ((x) << S_FSO_HDR_SRAM_PERR_SET3)
#define F_FSO_HDR_SRAM_PERR_SET3 V_FSO_HDR_SRAM_PERR_SET3(1U)
#define S_FSO_HDR_SRAM_PERR_SET2 6
#define V_FSO_HDR_SRAM_PERR_SET2(x) ((x) << S_FSO_HDR_SRAM_PERR_SET2)
#define F_FSO_HDR_SRAM_PERR_SET2 V_FSO_HDR_SRAM_PERR_SET2(1U)
#define S_FSO_HDR_SRAM_PERR_SET1 5
#define V_FSO_HDR_SRAM_PERR_SET1(x) ((x) << S_FSO_HDR_SRAM_PERR_SET1)
#define F_FSO_HDR_SRAM_PERR_SET1 V_FSO_HDR_SRAM_PERR_SET1(1U)
#define S_FSO_HDR_SRAM_PERR_SET0 4
#define V_FSO_HDR_SRAM_PERR_SET0(x) ((x) << S_FSO_HDR_SRAM_PERR_SET0)
#define F_FSO_HDR_SRAM_PERR_SET0 V_FSO_HDR_SRAM_PERR_SET0(1U)
#define S_T10_PI_SRAM_PERR_SET3 3
#define V_T10_PI_SRAM_PERR_SET3(x) ((x) << S_T10_PI_SRAM_PERR_SET3)
#define F_T10_PI_SRAM_PERR_SET3 V_T10_PI_SRAM_PERR_SET3(1U)
#define S_T10_PI_SRAM_PERR_SET2 2
#define V_T10_PI_SRAM_PERR_SET2(x) ((x) << S_T10_PI_SRAM_PERR_SET2)
#define F_T10_PI_SRAM_PERR_SET2 V_T10_PI_SRAM_PERR_SET2(1U)
#define S_T10_PI_SRAM_PERR_SET1 1
#define V_T10_PI_SRAM_PERR_SET1(x) ((x) << S_T10_PI_SRAM_PERR_SET1)
#define F_T10_PI_SRAM_PERR_SET1 V_T10_PI_SRAM_PERR_SET1(1U)
#define S_T10_PI_SRAM_PERR_SET0 0
#define V_T10_PI_SRAM_PERR_SET0(x) ((x) << S_T10_PI_SRAM_PERR_SET0)
#define F_T10_PI_SRAM_PERR_SET0 V_T10_PI_SRAM_PERR_SET0(1U)
#define S_EDMA_IN_FIFO_PERR_SET3 31
#define V_EDMA_IN_FIFO_PERR_SET3(x) ((x) << S_EDMA_IN_FIFO_PERR_SET3)
#define F_EDMA_IN_FIFO_PERR_SET3 V_EDMA_IN_FIFO_PERR_SET3(1U)
#define S_EDMA_IN_FIFO_PERR_SET2 30
#define V_EDMA_IN_FIFO_PERR_SET2(x) ((x) << S_EDMA_IN_FIFO_PERR_SET2)
#define F_EDMA_IN_FIFO_PERR_SET2 V_EDMA_IN_FIFO_PERR_SET2(1U)
#define S_EDMA_IN_FIFO_PERR_SET1 29
#define V_EDMA_IN_FIFO_PERR_SET1(x) ((x) << S_EDMA_IN_FIFO_PERR_SET1)
#define F_EDMA_IN_FIFO_PERR_SET1 V_EDMA_IN_FIFO_PERR_SET1(1U)
#define S_EDMA_IN_FIFO_PERR_SET0 28
#define V_EDMA_IN_FIFO_PERR_SET0(x) ((x) << S_EDMA_IN_FIFO_PERR_SET0)
#define F_EDMA_IN_FIFO_PERR_SET0 V_EDMA_IN_FIFO_PERR_SET0(1U)
#define S_ALIGN_CTL_FIFO_PERR_SET3 27
#define V_ALIGN_CTL_FIFO_PERR_SET3(x) ((x) << S_ALIGN_CTL_FIFO_PERR_SET3)
#define F_ALIGN_CTL_FIFO_PERR_SET3 V_ALIGN_CTL_FIFO_PERR_SET3(1U)
#define S_ALIGN_CTL_FIFO_PERR_SET2 26
#define V_ALIGN_CTL_FIFO_PERR_SET2(x) ((x) << S_ALIGN_CTL_FIFO_PERR_SET2)
#define F_ALIGN_CTL_FIFO_PERR_SET2 V_ALIGN_CTL_FIFO_PERR_SET2(1U)
#define S_ALIGN_CTL_FIFO_PERR_SET1 25
#define V_ALIGN_CTL_FIFO_PERR_SET1(x) ((x) << S_ALIGN_CTL_FIFO_PERR_SET1)
#define F_ALIGN_CTL_FIFO_PERR_SET1 V_ALIGN_CTL_FIFO_PERR_SET1(1U)
#define S_ALIGN_CTL_FIFO_PERR_SET0 24
#define V_ALIGN_CTL_FIFO_PERR_SET0(x) ((x) << S_ALIGN_CTL_FIFO_PERR_SET0)
#define F_ALIGN_CTL_FIFO_PERR_SET0 V_ALIGN_CTL_FIFO_PERR_SET0(1U)
#define S_SGE_FIFO_PERR_SET3 23
#define V_SGE_FIFO_PERR_SET3(x) ((x) << S_SGE_FIFO_PERR_SET3)
#define F_SGE_FIFO_PERR_SET3 V_SGE_FIFO_PERR_SET3(1U)
#define S_SGE_FIFO_PERR_SET2 22
#define V_SGE_FIFO_PERR_SET2(x) ((x) << S_SGE_FIFO_PERR_SET2)
#define F_SGE_FIFO_PERR_SET2 V_SGE_FIFO_PERR_SET2(1U)
#define S_SGE_FIFO_PERR_SET1 21
#define V_SGE_FIFO_PERR_SET1(x) ((x) << S_SGE_FIFO_PERR_SET1)
#define F_SGE_FIFO_PERR_SET1 V_SGE_FIFO_PERR_SET1(1U)
#define S_SGE_FIFO_PERR_SET0 20
#define V_SGE_FIFO_PERR_SET0(x) ((x) << S_SGE_FIFO_PERR_SET0)
#define F_SGE_FIFO_PERR_SET0 V_SGE_FIFO_PERR_SET0(1U)
#define S_STAG_FIFO_PERR_SET3 19
#define V_STAG_FIFO_PERR_SET3(x) ((x) << S_STAG_FIFO_PERR_SET3)
#define F_STAG_FIFO_PERR_SET3 V_STAG_FIFO_PERR_SET3(1U)
#define S_STAG_FIFO_PERR_SET2 18
#define V_STAG_FIFO_PERR_SET2(x) ((x) << S_STAG_FIFO_PERR_SET2)
#define F_STAG_FIFO_PERR_SET2 V_STAG_FIFO_PERR_SET2(1U)
#define S_STAG_FIFO_PERR_SET1 17
#define V_STAG_FIFO_PERR_SET1(x) ((x) << S_STAG_FIFO_PERR_SET1)
#define F_STAG_FIFO_PERR_SET1 V_STAG_FIFO_PERR_SET1(1U)
#define S_STAG_FIFO_PERR_SET0 16
#define V_STAG_FIFO_PERR_SET0(x) ((x) << S_STAG_FIFO_PERR_SET0)
#define F_STAG_FIFO_PERR_SET0 V_STAG_FIFO_PERR_SET0(1U)
#define S_MAP_FIFO_PERR_SET3 15
#define V_MAP_FIFO_PERR_SET3(x) ((x) << S_MAP_FIFO_PERR_SET3)
#define F_MAP_FIFO_PERR_SET3 V_MAP_FIFO_PERR_SET3(1U)
#define S_MAP_FIFO_PERR_SET2 14
#define V_MAP_FIFO_PERR_SET2(x) ((x) << S_MAP_FIFO_PERR_SET2)
#define F_MAP_FIFO_PERR_SET2 V_MAP_FIFO_PERR_SET2(1U)
#define S_MAP_FIFO_PERR_SET1 13
#define V_MAP_FIFO_PERR_SET1(x) ((x) << S_MAP_FIFO_PERR_SET1)
#define F_MAP_FIFO_PERR_SET1 V_MAP_FIFO_PERR_SET1(1U)
#define S_MAP_FIFO_PERR_SET0 12
#define V_MAP_FIFO_PERR_SET0(x) ((x) << S_MAP_FIFO_PERR_SET0)
#define F_MAP_FIFO_PERR_SET0 V_MAP_FIFO_PERR_SET0(1U)
#define S_DMA_FIFO_PERR_SET3 11
#define V_DMA_FIFO_PERR_SET3(x) ((x) << S_DMA_FIFO_PERR_SET3)
#define F_DMA_FIFO_PERR_SET3 V_DMA_FIFO_PERR_SET3(1U)
#define S_DMA_FIFO_PERR_SET2 10
#define V_DMA_FIFO_PERR_SET2(x) ((x) << S_DMA_FIFO_PERR_SET2)
#define F_DMA_FIFO_PERR_SET2 V_DMA_FIFO_PERR_SET2(1U)
#define S_DMA_FIFO_PERR_SET1 9
#define V_DMA_FIFO_PERR_SET1(x) ((x) << S_DMA_FIFO_PERR_SET1)
#define F_DMA_FIFO_PERR_SET1 V_DMA_FIFO_PERR_SET1(1U)
#define S_DMA_FIFO_PERR_SET0 8
#define V_DMA_FIFO_PERR_SET0(x) ((x) << S_DMA_FIFO_PERR_SET0)
#define F_DMA_FIFO_PERR_SET0 V_DMA_FIFO_PERR_SET0(1U)
#define A_ULP_TX_INT_CAUSE_2 0x8e80
#define A_ULP_TX_PERR_ENABLE_2 0x8e84
#define A_ULP_TX_SE_CNT_ERR 0x8ea0
#define S_ERR_CH3 12
#define M_ERR_CH3 0xfU
#define V_ERR_CH3(x) ((x) << S_ERR_CH3)
#define G_ERR_CH3(x) (((x) >> S_ERR_CH3) & M_ERR_CH3)
#define S_ERR_CH2 8
#define M_ERR_CH2 0xfU
#define V_ERR_CH2(x) ((x) << S_ERR_CH2)
#define G_ERR_CH2(x) (((x) >> S_ERR_CH2) & M_ERR_CH2)
#define S_ERR_CH1 4
#define M_ERR_CH1 0xfU
#define V_ERR_CH1(x) ((x) << S_ERR_CH1)
#define G_ERR_CH1(x) (((x) >> S_ERR_CH1) & M_ERR_CH1)
#define S_ERR_CH0 0
#define M_ERR_CH0 0xfU
#define V_ERR_CH0(x) ((x) << S_ERR_CH0)
#define G_ERR_CH0(x) (((x) >> S_ERR_CH0) & M_ERR_CH0)
#define A_ULP_TX_T5_SE_CNT_ERR 0x8ea0
#define A_ULP_TX_SE_CNT_CLR 0x8ea4
#define S_CLR_DROP 16
#define M_CLR_DROP 0xfU
#define V_CLR_DROP(x) ((x) << S_CLR_DROP)
#define G_CLR_DROP(x) (((x) >> S_CLR_DROP) & M_CLR_DROP)
#define S_CLR_CH3 12
#define M_CLR_CH3 0xfU
#define V_CLR_CH3(x) ((x) << S_CLR_CH3)
#define G_CLR_CH3(x) (((x) >> S_CLR_CH3) & M_CLR_CH3)
#define S_CLR_CH2 8
#define M_CLR_CH2 0xfU
#define V_CLR_CH2(x) ((x) << S_CLR_CH2)
#define G_CLR_CH2(x) (((x) >> S_CLR_CH2) & M_CLR_CH2)
#define S_CLR_CH1 4
#define M_CLR_CH1 0xfU
#define V_CLR_CH1(x) ((x) << S_CLR_CH1)
#define G_CLR_CH1(x) (((x) >> S_CLR_CH1) & M_CLR_CH1)
#define S_CLR_CH0 0
#define M_CLR_CH0 0xfU
#define V_CLR_CH0(x) ((x) << S_CLR_CH0)
#define G_CLR_CH0(x) (((x) >> S_CLR_CH0) & M_CLR_CH0)
#define A_ULP_TX_T5_SE_CNT_CLR 0x8ea4
#define A_ULP_TX_SE_CNT_CH0 0x8ea8
#define S_SOP_CNT_ULP2TP 28
#define M_SOP_CNT_ULP2TP 0xfU
#define V_SOP_CNT_ULP2TP(x) ((x) << S_SOP_CNT_ULP2TP)
#define G_SOP_CNT_ULP2TP(x) (((x) >> S_SOP_CNT_ULP2TP) & M_SOP_CNT_ULP2TP)
#define S_EOP_CNT_ULP2TP 24
#define M_EOP_CNT_ULP2TP 0xfU
#define V_EOP_CNT_ULP2TP(x) ((x) << S_EOP_CNT_ULP2TP)
#define G_EOP_CNT_ULP2TP(x) (((x) >> S_EOP_CNT_ULP2TP) & M_EOP_CNT_ULP2TP)
#define S_SOP_CNT_LSO_IN 20
#define M_SOP_CNT_LSO_IN 0xfU
#define V_SOP_CNT_LSO_IN(x) ((x) << S_SOP_CNT_LSO_IN)
#define G_SOP_CNT_LSO_IN(x) (((x) >> S_SOP_CNT_LSO_IN) & M_SOP_CNT_LSO_IN)
#define S_EOP_CNT_LSO_IN 16
#define M_EOP_CNT_LSO_IN 0xfU
#define V_EOP_CNT_LSO_IN(x) ((x) << S_EOP_CNT_LSO_IN)
#define G_EOP_CNT_LSO_IN(x) (((x) >> S_EOP_CNT_LSO_IN) & M_EOP_CNT_LSO_IN)
#define S_SOP_CNT_ALG_IN 12
#define M_SOP_CNT_ALG_IN 0xfU
#define V_SOP_CNT_ALG_IN(x) ((x) << S_SOP_CNT_ALG_IN)
#define G_SOP_CNT_ALG_IN(x) (((x) >> S_SOP_CNT_ALG_IN) & M_SOP_CNT_ALG_IN)
#define S_EOP_CNT_ALG_IN 8
#define M_EOP_CNT_ALG_IN 0xfU
#define V_EOP_CNT_ALG_IN(x) ((x) << S_EOP_CNT_ALG_IN)
#define G_EOP_CNT_ALG_IN(x) (((x) >> S_EOP_CNT_ALG_IN) & M_EOP_CNT_ALG_IN)
#define S_SOP_CNT_CIM2ULP 4
#define M_SOP_CNT_CIM2ULP 0xfU
#define V_SOP_CNT_CIM2ULP(x) ((x) << S_SOP_CNT_CIM2ULP)
#define G_SOP_CNT_CIM2ULP(x) (((x) >> S_SOP_CNT_CIM2ULP) & M_SOP_CNT_CIM2ULP)
#define S_EOP_CNT_CIM2ULP 0
#define M_EOP_CNT_CIM2ULP 0xfU
#define V_EOP_CNT_CIM2ULP(x) ((x) << S_EOP_CNT_CIM2ULP)
#define G_EOP_CNT_CIM2ULP(x) (((x) >> S_EOP_CNT_CIM2ULP) & M_EOP_CNT_CIM2ULP)
#define A_ULP_TX_T5_SE_CNT_CH0 0x8ea8
#define A_ULP_TX_SE_CNT_CH1 0x8eac
#define A_ULP_TX_T5_SE_CNT_CH1 0x8eac
#define A_ULP_TX_SE_CNT_CH2 0x8eb0
#define A_ULP_TX_T5_SE_CNT_CH2 0x8eb0
#define A_ULP_TX_SE_CNT_CH3 0x8eb4
#define A_ULP_TX_T5_SE_CNT_CH3 0x8eb4
#define A_ULP_TX_DROP_CNT 0x8eb8
#define S_DROP_CH3 12
#define M_DROP_CH3 0xfU
#define V_DROP_CH3(x) ((x) << S_DROP_CH3)
#define G_DROP_CH3(x) (((x) >> S_DROP_CH3) & M_DROP_CH3)
#define S_DROP_CH2 8
#define M_DROP_CH2 0xfU
#define V_DROP_CH2(x) ((x) << S_DROP_CH2)
#define G_DROP_CH2(x) (((x) >> S_DROP_CH2) & M_DROP_CH2)
#define S_DROP_CH1 4
#define M_DROP_CH1 0xfU
#define V_DROP_CH1(x) ((x) << S_DROP_CH1)
#define G_DROP_CH1(x) (((x) >> S_DROP_CH1) & M_DROP_CH1)
#define S_DROP_CH0 0
#define M_DROP_CH0 0xfU
#define V_DROP_CH0(x) ((x) << S_DROP_CH0)
#define G_DROP_CH0(x) (((x) >> S_DROP_CH0) & M_DROP_CH0)
#define A_ULP_TX_T5_DROP_CNT 0x8eb8
#define S_DROP_INVLD_MC_CH3 28
#define M_DROP_INVLD_MC_CH3 0xfU
#define V_DROP_INVLD_MC_CH3(x) ((x) << S_DROP_INVLD_MC_CH3)
#define G_DROP_INVLD_MC_CH3(x) (((x) >> S_DROP_INVLD_MC_CH3) & M_DROP_INVLD_MC_CH3)
#define S_DROP_INVLD_MC_CH2 24
#define M_DROP_INVLD_MC_CH2 0xfU
#define V_DROP_INVLD_MC_CH2(x) ((x) << S_DROP_INVLD_MC_CH2)
#define G_DROP_INVLD_MC_CH2(x) (((x) >> S_DROP_INVLD_MC_CH2) & M_DROP_INVLD_MC_CH2)
#define S_DROP_INVLD_MC_CH1 20
#define M_DROP_INVLD_MC_CH1 0xfU
#define V_DROP_INVLD_MC_CH1(x) ((x) << S_DROP_INVLD_MC_CH1)
#define G_DROP_INVLD_MC_CH1(x) (((x) >> S_DROP_INVLD_MC_CH1) & M_DROP_INVLD_MC_CH1)
#define S_DROP_INVLD_MC_CH0 16
#define M_DROP_INVLD_MC_CH0 0xfU
#define V_DROP_INVLD_MC_CH0(x) ((x) << S_DROP_INVLD_MC_CH0)
#define G_DROP_INVLD_MC_CH0(x) (((x) >> S_DROP_INVLD_MC_CH0) & M_DROP_INVLD_MC_CH0)
#define A_ULP_TX_CSU_REVISION 0x8ebc
#define A_ULP_TX_LA_RDPTR_0 0x8ec0
#define A_ULP_TX_LA_RDDATA_0 0x8ec4
#define A_ULP_TX_LA_WRPTR_0 0x8ec8
#define A_ULP_TX_LA_RESERVED_0 0x8ecc
#define A_ULP_TX_LA_RDPTR_1 0x8ed0
#define A_ULP_TX_LA_RDDATA_1 0x8ed4
#define A_ULP_TX_LA_WRPTR_1 0x8ed8
#define A_ULP_TX_LA_RESERVED_1 0x8edc
#define A_ULP_TX_LA_RDPTR_2 0x8ee0
#define A_ULP_TX_LA_RDDATA_2 0x8ee4
#define A_ULP_TX_LA_WRPTR_2 0x8ee8
#define A_ULP_TX_LA_RESERVED_2 0x8eec
#define A_ULP_TX_LA_RDPTR_3 0x8ef0
#define A_ULP_TX_LA_RDDATA_3 0x8ef4
#define A_ULP_TX_LA_WRPTR_3 0x8ef8
#define A_ULP_TX_LA_RESERVED_3 0x8efc
#define A_ULP_TX_LA_RDPTR_4 0x8f00
#define A_ULP_TX_LA_RDDATA_4 0x8f04
#define A_ULP_TX_LA_WRPTR_4 0x8f08
#define A_ULP_TX_LA_RESERVED_4 0x8f0c
#define A_ULP_TX_LA_RDPTR_5 0x8f10
#define A_ULP_TX_LA_RDDATA_5 0x8f14
#define A_ULP_TX_LA_WRPTR_5 0x8f18
#define A_ULP_TX_LA_RESERVED_5 0x8f1c
#define A_ULP_TX_LA_RDPTR_6 0x8f20
#define A_ULP_TX_LA_RDDATA_6 0x8f24
#define A_ULP_TX_LA_WRPTR_6 0x8f28
#define A_ULP_TX_LA_RESERVED_6 0x8f2c
#define A_ULP_TX_LA_RDPTR_7 0x8f30
#define A_ULP_TX_LA_RDDATA_7 0x8f34
#define A_ULP_TX_LA_WRPTR_7 0x8f38
#define A_ULP_TX_LA_RESERVED_7 0x8f3c
#define A_ULP_TX_LA_RDPTR_8 0x8f40
#define A_ULP_TX_LA_RDDATA_8 0x8f44
#define A_ULP_TX_LA_WRPTR_8 0x8f48
#define A_ULP_TX_LA_RESERVED_8 0x8f4c
#define A_ULP_TX_LA_RDPTR_9 0x8f50
#define A_ULP_TX_LA_RDDATA_9 0x8f54
#define A_ULP_TX_LA_WRPTR_9 0x8f58
#define A_ULP_TX_LA_RESERVED_9 0x8f5c
#define A_ULP_TX_LA_RDPTR_10 0x8f60
#define A_ULP_TX_LA_RDDATA_10 0x8f64
#define A_ULP_TX_LA_WRPTR_10 0x8f68
#define A_ULP_TX_LA_RESERVED_10 0x8f6c
#define A_ULP_TX_ASIC_DEBUG_CTRL 0x8f70
#define S_LA_WR0 0
#define V_LA_WR0(x) ((x) << S_LA_WR0)
#define F_LA_WR0 V_LA_WR0(1U)
#define A_ULP_TX_ASIC_DEBUG_0 0x8f74
#define A_ULP_TX_ASIC_DEBUG_1 0x8f78
#define A_ULP_TX_ASIC_DEBUG_2 0x8f7c
#define A_ULP_TX_ASIC_DEBUG_3 0x8f80
#define A_ULP_TX_ASIC_DEBUG_4 0x8f84
#define A_ULP_TX_CPL_TX_DATA_FLAGS_MASK 0x8f88
#define S_BYPASS_FIRST 26
#define V_BYPASS_FIRST(x) ((x) << S_BYPASS_FIRST)
#define F_BYPASS_FIRST V_BYPASS_FIRST(1U)
#define S_BYPASS_MIDDLE 25
#define V_BYPASS_MIDDLE(x) ((x) << S_BYPASS_MIDDLE)
#define F_BYPASS_MIDDLE V_BYPASS_MIDDLE(1U)
#define S_BYPASS_LAST 24
#define V_BYPASS_LAST(x) ((x) << S_BYPASS_LAST)
#define F_BYPASS_LAST V_BYPASS_LAST(1U)
#define S_PUSH_FIRST 22
#define V_PUSH_FIRST(x) ((x) << S_PUSH_FIRST)
#define F_PUSH_FIRST V_PUSH_FIRST(1U)
#define S_PUSH_MIDDLE 21
#define V_PUSH_MIDDLE(x) ((x) << S_PUSH_MIDDLE)
#define F_PUSH_MIDDLE V_PUSH_MIDDLE(1U)
#define S_PUSH_LAST 20
#define V_PUSH_LAST(x) ((x) << S_PUSH_LAST)
#define F_PUSH_LAST V_PUSH_LAST(1U)
#define S_SAVE_FIRST 18
#define V_SAVE_FIRST(x) ((x) << S_SAVE_FIRST)
#define F_SAVE_FIRST V_SAVE_FIRST(1U)
#define S_SAVE_MIDDLE 17
#define V_SAVE_MIDDLE(x) ((x) << S_SAVE_MIDDLE)
#define F_SAVE_MIDDLE V_SAVE_MIDDLE(1U)
#define S_SAVE_LAST 16
#define V_SAVE_LAST(x) ((x) << S_SAVE_LAST)
#define F_SAVE_LAST V_SAVE_LAST(1U)
#define S_FLUSH_FIRST 14
#define V_FLUSH_FIRST(x) ((x) << S_FLUSH_FIRST)
#define F_FLUSH_FIRST V_FLUSH_FIRST(1U)
#define S_FLUSH_MIDDLE 13
#define V_FLUSH_MIDDLE(x) ((x) << S_FLUSH_MIDDLE)
#define F_FLUSH_MIDDLE V_FLUSH_MIDDLE(1U)
#define S_FLUSH_LAST 12
#define V_FLUSH_LAST(x) ((x) << S_FLUSH_LAST)
#define F_FLUSH_LAST V_FLUSH_LAST(1U)
#define S_URGENT_FIRST 10
#define V_URGENT_FIRST(x) ((x) << S_URGENT_FIRST)
#define F_URGENT_FIRST V_URGENT_FIRST(1U)
#define S_URGENT_MIDDLE 9
#define V_URGENT_MIDDLE(x) ((x) << S_URGENT_MIDDLE)
#define F_URGENT_MIDDLE V_URGENT_MIDDLE(1U)
#define S_URGENT_LAST 8
#define V_URGENT_LAST(x) ((x) << S_URGENT_LAST)
#define F_URGENT_LAST V_URGENT_LAST(1U)
#define S_MORE_FIRST 6
#define V_MORE_FIRST(x) ((x) << S_MORE_FIRST)
#define F_MORE_FIRST V_MORE_FIRST(1U)
#define S_MORE_MIDDLE 5
#define V_MORE_MIDDLE(x) ((x) << S_MORE_MIDDLE)
#define F_MORE_MIDDLE V_MORE_MIDDLE(1U)
#define S_MORE_LAST 4
#define V_MORE_LAST(x) ((x) << S_MORE_LAST)
#define F_MORE_LAST V_MORE_LAST(1U)
#define S_SHOVE_FIRST 2
#define V_SHOVE_FIRST(x) ((x) << S_SHOVE_FIRST)
#define F_SHOVE_FIRST V_SHOVE_FIRST(1U)
#define S_SHOVE_MIDDLE 1
#define V_SHOVE_MIDDLE(x) ((x) << S_SHOVE_MIDDLE)
#define F_SHOVE_MIDDLE V_SHOVE_MIDDLE(1U)
#define S_SHOVE_LAST 0
#define V_SHOVE_LAST(x) ((x) << S_SHOVE_LAST)
#define F_SHOVE_LAST V_SHOVE_LAST(1U)
#define A_ULP_TX_TLS_IND_CMD 0x8fb8
#define S_TLS_TX_REG_OFF_ADDR 0
#define M_TLS_TX_REG_OFF_ADDR 0x3ffU
#define V_TLS_TX_REG_OFF_ADDR(x) ((x) << S_TLS_TX_REG_OFF_ADDR)
#define G_TLS_TX_REG_OFF_ADDR(x) (((x) >> S_TLS_TX_REG_OFF_ADDR) & M_TLS_TX_REG_OFF_ADDR)
#define A_ULP_TX_TLS_IND_DATA 0x8fbc
/* registers for module PM_RX */
#define PM_RX_BASE_ADDR 0x8fc0
#define A_PM_RX_CFG 0x8fc0
#define A_PM_RX_MODE 0x8fc4
#define S_RX_USE_BUNDLE_LEN 4
#define V_RX_USE_BUNDLE_LEN(x) ((x) << S_RX_USE_BUNDLE_LEN)
#define F_RX_USE_BUNDLE_LEN V_RX_USE_BUNDLE_LEN(1U)
#define S_STAT_TO_CH 3
#define V_STAT_TO_CH(x) ((x) << S_STAT_TO_CH)
#define F_STAT_TO_CH V_STAT_TO_CH(1U)
#define S_STAT_FROM_CH 1
#define M_STAT_FROM_CH 0x3U
#define V_STAT_FROM_CH(x) ((x) << S_STAT_FROM_CH)
#define G_STAT_FROM_CH(x) (((x) >> S_STAT_FROM_CH) & M_STAT_FROM_CH)
#define S_PREFETCH_ENABLE 0
#define V_PREFETCH_ENABLE(x) ((x) << S_PREFETCH_ENABLE)
#define F_PREFETCH_ENABLE V_PREFETCH_ENABLE(1U)
#define A_PM_RX_STAT_CONFIG 0x8fc8
#define A_PM_RX_STAT_COUNT 0x8fcc
#define A_PM_RX_STAT_LSB 0x8fd0
#define A_PM_RX_DBG_CTRL 0x8fd0
#define S_OSPIWRBUSY_T5 21
#define M_OSPIWRBUSY_T5 0x3U
#define V_OSPIWRBUSY_T5(x) ((x) << S_OSPIWRBUSY_T5)
#define G_OSPIWRBUSY_T5(x) (((x) >> S_OSPIWRBUSY_T5) & M_OSPIWRBUSY_T5)
#define S_ISPIWRBUSY 17
#define M_ISPIWRBUSY 0xfU
#define V_ISPIWRBUSY(x) ((x) << S_ISPIWRBUSY)
#define G_ISPIWRBUSY(x) (((x) >> S_ISPIWRBUSY) & M_ISPIWRBUSY)
#define S_PMDBGADDR 0
#define M_PMDBGADDR 0x1ffffU
#define V_PMDBGADDR(x) ((x) << S_PMDBGADDR)
#define G_PMDBGADDR(x) (((x) >> S_PMDBGADDR) & M_PMDBGADDR)
#define A_PM_RX_STAT_MSB 0x8fd4
#define A_PM_RX_DBG_DATA 0x8fd4
#define A_PM_RX_INT_ENABLE 0x8fd8
#define S_ZERO_E_CMD_ERROR 22
#define V_ZERO_E_CMD_ERROR(x) ((x) << S_ZERO_E_CMD_ERROR)
#define F_ZERO_E_CMD_ERROR V_ZERO_E_CMD_ERROR(1U)
#define S_IESPI0_FIFO2X_RX_FRAMING_ERROR 21
#define V_IESPI0_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_IESPI0_FIFO2X_RX_FRAMING_ERROR)
#define F_IESPI0_FIFO2X_RX_FRAMING_ERROR V_IESPI0_FIFO2X_RX_FRAMING_ERROR(1U)
#define S_IESPI1_FIFO2X_RX_FRAMING_ERROR 20
#define V_IESPI1_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_IESPI1_FIFO2X_RX_FRAMING_ERROR)
#define F_IESPI1_FIFO2X_RX_FRAMING_ERROR V_IESPI1_FIFO2X_RX_FRAMING_ERROR(1U)
#define S_IESPI2_FIFO2X_RX_FRAMING_ERROR 19
#define V_IESPI2_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_IESPI2_FIFO2X_RX_FRAMING_ERROR)
#define F_IESPI2_FIFO2X_RX_FRAMING_ERROR V_IESPI2_FIFO2X_RX_FRAMING_ERROR(1U)
#define S_IESPI3_FIFO2X_RX_FRAMING_ERROR 18
#define V_IESPI3_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_IESPI3_FIFO2X_RX_FRAMING_ERROR)
#define F_IESPI3_FIFO2X_RX_FRAMING_ERROR V_IESPI3_FIFO2X_RX_FRAMING_ERROR(1U)
#define S_IESPI0_RX_FRAMING_ERROR 17
#define V_IESPI0_RX_FRAMING_ERROR(x) ((x) << S_IESPI0_RX_FRAMING_ERROR)
#define F_IESPI0_RX_FRAMING_ERROR V_IESPI0_RX_FRAMING_ERROR(1U)
#define S_IESPI1_RX_FRAMING_ERROR 16
#define V_IESPI1_RX_FRAMING_ERROR(x) ((x) << S_IESPI1_RX_FRAMING_ERROR)
#define F_IESPI1_RX_FRAMING_ERROR V_IESPI1_RX_FRAMING_ERROR(1U)
#define S_IESPI2_RX_FRAMING_ERROR 15
#define V_IESPI2_RX_FRAMING_ERROR(x) ((x) << S_IESPI2_RX_FRAMING_ERROR)
#define F_IESPI2_RX_FRAMING_ERROR V_IESPI2_RX_FRAMING_ERROR(1U)
#define S_IESPI3_RX_FRAMING_ERROR 14
#define V_IESPI3_RX_FRAMING_ERROR(x) ((x) << S_IESPI3_RX_FRAMING_ERROR)
#define F_IESPI3_RX_FRAMING_ERROR V_IESPI3_RX_FRAMING_ERROR(1U)
#define S_IESPI0_TX_FRAMING_ERROR 13
#define V_IESPI0_TX_FRAMING_ERROR(x) ((x) << S_IESPI0_TX_FRAMING_ERROR)
#define F_IESPI0_TX_FRAMING_ERROR V_IESPI0_TX_FRAMING_ERROR(1U)
#define S_IESPI1_TX_FRAMING_ERROR 12
#define V_IESPI1_TX_FRAMING_ERROR(x) ((x) << S_IESPI1_TX_FRAMING_ERROR)
#define F_IESPI1_TX_FRAMING_ERROR V_IESPI1_TX_FRAMING_ERROR(1U)
#define S_IESPI2_TX_FRAMING_ERROR 11
#define V_IESPI2_TX_FRAMING_ERROR(x) ((x) << S_IESPI2_TX_FRAMING_ERROR)
#define F_IESPI2_TX_FRAMING_ERROR V_IESPI2_TX_FRAMING_ERROR(1U)
#define S_IESPI3_TX_FRAMING_ERROR 10
#define V_IESPI3_TX_FRAMING_ERROR(x) ((x) << S_IESPI3_TX_FRAMING_ERROR)
#define F_IESPI3_TX_FRAMING_ERROR V_IESPI3_TX_FRAMING_ERROR(1U)
#define S_OCSPI0_RX_FRAMING_ERROR 9
#define V_OCSPI0_RX_FRAMING_ERROR(x) ((x) << S_OCSPI0_RX_FRAMING_ERROR)
#define F_OCSPI0_RX_FRAMING_ERROR V_OCSPI0_RX_FRAMING_ERROR(1U)
#define S_OCSPI1_RX_FRAMING_ERROR 8
#define V_OCSPI1_RX_FRAMING_ERROR(x) ((x) << S_OCSPI1_RX_FRAMING_ERROR)
#define F_OCSPI1_RX_FRAMING_ERROR V_OCSPI1_RX_FRAMING_ERROR(1U)
#define S_OCSPI0_TX_FRAMING_ERROR 7
#define V_OCSPI0_TX_FRAMING_ERROR(x) ((x) << S_OCSPI0_TX_FRAMING_ERROR)
#define F_OCSPI0_TX_FRAMING_ERROR V_OCSPI0_TX_FRAMING_ERROR(1U)
#define S_OCSPI1_TX_FRAMING_ERROR 6
#define V_OCSPI1_TX_FRAMING_ERROR(x) ((x) << S_OCSPI1_TX_FRAMING_ERROR)
#define F_OCSPI1_TX_FRAMING_ERROR V_OCSPI1_TX_FRAMING_ERROR(1U)
#define S_OCSPI0_OFIFO2X_TX_FRAMING_ERROR 5
#define V_OCSPI0_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OCSPI0_OFIFO2X_TX_FRAMING_ERROR)
#define F_OCSPI0_OFIFO2X_TX_FRAMING_ERROR V_OCSPI0_OFIFO2X_TX_FRAMING_ERROR(1U)
#define S_OCSPI1_OFIFO2X_TX_FRAMING_ERROR 4
#define V_OCSPI1_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OCSPI1_OFIFO2X_TX_FRAMING_ERROR)
#define F_OCSPI1_OFIFO2X_TX_FRAMING_ERROR V_OCSPI1_OFIFO2X_TX_FRAMING_ERROR(1U)
#define S_OCSPI_PAR_ERROR 3
#define V_OCSPI_PAR_ERROR(x) ((x) << S_OCSPI_PAR_ERROR)
#define F_OCSPI_PAR_ERROR V_OCSPI_PAR_ERROR(1U)
#define S_DB_OPTIONS_PAR_ERROR 2
#define V_DB_OPTIONS_PAR_ERROR(x) ((x) << S_DB_OPTIONS_PAR_ERROR)
#define F_DB_OPTIONS_PAR_ERROR V_DB_OPTIONS_PAR_ERROR(1U)
#define S_IESPI_PAR_ERROR 1
#define V_IESPI_PAR_ERROR(x) ((x) << S_IESPI_PAR_ERROR)
#define F_IESPI_PAR_ERROR V_IESPI_PAR_ERROR(1U)
#define S_E_PCMD_PAR_ERROR 0
#define V_E_PCMD_PAR_ERROR(x) ((x) << S_E_PCMD_PAR_ERROR)
#define F_E_PCMD_PAR_ERROR V_E_PCMD_PAR_ERROR(1U)
#define S_OSPI_OVERFLOW1 28
#define V_OSPI_OVERFLOW1(x) ((x) << S_OSPI_OVERFLOW1)
#define F_OSPI_OVERFLOW1 V_OSPI_OVERFLOW1(1U)
#define S_OSPI_OVERFLOW0 27
#define V_OSPI_OVERFLOW0(x) ((x) << S_OSPI_OVERFLOW0)
#define F_OSPI_OVERFLOW0 V_OSPI_OVERFLOW0(1U)
#define S_MA_INTF_SDC_ERR 26
#define V_MA_INTF_SDC_ERR(x) ((x) << S_MA_INTF_SDC_ERR)
#define F_MA_INTF_SDC_ERR V_MA_INTF_SDC_ERR(1U)
#define S_BUNDLE_LEN_PARERR 25
#define V_BUNDLE_LEN_PARERR(x) ((x) << S_BUNDLE_LEN_PARERR)
#define F_BUNDLE_LEN_PARERR V_BUNDLE_LEN_PARERR(1U)
#define S_BUNDLE_LEN_OVFL 24
#define V_BUNDLE_LEN_OVFL(x) ((x) << S_BUNDLE_LEN_OVFL)
#define F_BUNDLE_LEN_OVFL V_BUNDLE_LEN_OVFL(1U)
#define S_SDC_ERR 23
#define V_SDC_ERR(x) ((x) << S_SDC_ERR)
#define F_SDC_ERR V_SDC_ERR(1U)
#define A_PM_RX_INT_CAUSE 0x8fdc
#define A_PM_RX_ISPI_DBG_4B_DATA0 0x10000
#define A_PM_RX_ISPI_DBG_4B_DATA1 0x10001
#define A_PM_RX_ISPI_DBG_4B_DATA2 0x10002
#define A_PM_RX_ISPI_DBG_4B_DATA3 0x10003
#define A_PM_RX_ISPI_DBG_4B_DATA4 0x10004
#define A_PM_RX_ISPI_DBG_4B_DATA5 0x10005
#define A_PM_RX_ISPI_DBG_4B_DATA6 0x10006
#define A_PM_RX_ISPI_DBG_4B_DATA7 0x10007
#define A_PM_RX_ISPI_DBG_4B_DATA8 0x10008
#define A_PM_RX_OSPI_DBG_4B_DATA0 0x10009
#define A_PM_RX_OSPI_DBG_4B_DATA1 0x1000a
#define A_PM_RX_OSPI_DBG_4B_DATA2 0x1000b
#define A_PM_RX_OSPI_DBG_4B_DATA3 0x1000c
#define A_PM_RX_OSPI_DBG_4B_DATA4 0x1000d
#define A_PM_RX_OSPI_DBG_4B_DATA5 0x1000e
#define A_PM_RX_OSPI_DBG_4B_DATA6 0x1000f
#define A_PM_RX_OSPI_DBG_4B_DATA7 0x10010
#define A_PM_RX_OSPI_DBG_4B_DATA8 0x10011
#define A_PM_RX_OSPI_DBG_4B_DATA9 0x10012
#define A_PM_RX_DBG_STAT_MSB 0x10013
#define A_PM_RX_DBG_STAT_LSB 0x10014
#define A_PM_RX_DBG_RSVD_FLIT_CNT 0x10015
#define S_I_TO_O_PATH_RSVD_FLIT_BACKUP 12
#define M_I_TO_O_PATH_RSVD_FLIT_BACKUP 0xfU
#define V_I_TO_O_PATH_RSVD_FLIT_BACKUP(x) ((x) << S_I_TO_O_PATH_RSVD_FLIT_BACKUP)
#define G_I_TO_O_PATH_RSVD_FLIT_BACKUP(x) (((x) >> S_I_TO_O_PATH_RSVD_FLIT_BACKUP) & M_I_TO_O_PATH_RSVD_FLIT_BACKUP)
#define S_I_TO_O_PATH_RSVD_FLIT 8
#define M_I_TO_O_PATH_RSVD_FLIT 0xfU
#define V_I_TO_O_PATH_RSVD_FLIT(x) ((x) << S_I_TO_O_PATH_RSVD_FLIT)
#define G_I_TO_O_PATH_RSVD_FLIT(x) (((x) >> S_I_TO_O_PATH_RSVD_FLIT) & M_I_TO_O_PATH_RSVD_FLIT)
#define S_PRFCH_RSVD_FLIT 4
#define M_PRFCH_RSVD_FLIT 0xfU
#define V_PRFCH_RSVD_FLIT(x) ((x) << S_PRFCH_RSVD_FLIT)
#define G_PRFCH_RSVD_FLIT(x) (((x) >> S_PRFCH_RSVD_FLIT) & M_PRFCH_RSVD_FLIT)
#define S_OSPI_RSVD_FLIT 0
#define M_OSPI_RSVD_FLIT 0xfU
#define V_OSPI_RSVD_FLIT(x) ((x) << S_OSPI_RSVD_FLIT)
#define G_OSPI_RSVD_FLIT(x) (((x) >> S_OSPI_RSVD_FLIT) & M_OSPI_RSVD_FLIT)
#define A_PM_RX_SDC_EN 0x10016
#define S_SDC_EN 0
#define V_SDC_EN(x) ((x) << S_SDC_EN)
#define F_SDC_EN V_SDC_EN(1U)
#define A_PM_RX_INOUT_FIFO_DBG_CHNL_SEL 0x10017
#define S_CHNL_3_SEL 3
#define V_CHNL_3_SEL(x) ((x) << S_CHNL_3_SEL)
#define F_CHNL_3_SEL V_CHNL_3_SEL(1U)
#define S_CHNL_2_SEL 2
#define V_CHNL_2_SEL(x) ((x) << S_CHNL_2_SEL)
#define F_CHNL_2_SEL V_CHNL_2_SEL(1U)
#define S_CHNL_1_SEL 1
#define V_CHNL_1_SEL(x) ((x) << S_CHNL_1_SEL)
#define F_CHNL_1_SEL V_CHNL_1_SEL(1U)
#define S_CHNL_0_SEL 0
#define V_CHNL_0_SEL(x) ((x) << S_CHNL_0_SEL)
#define F_CHNL_0_SEL V_CHNL_0_SEL(1U)
#define A_PM_RX_INOUT_FIFO_DBG_WR 0x10018
#define S_O_FIFO_WRITE 3
#define V_O_FIFO_WRITE(x) ((x) << S_O_FIFO_WRITE)
#define F_O_FIFO_WRITE V_O_FIFO_WRITE(1U)
#define S_I_FIFO_WRITE 2
#define V_I_FIFO_WRITE(x) ((x) << S_I_FIFO_WRITE)
#define F_I_FIFO_WRITE V_I_FIFO_WRITE(1U)
#define S_O_FIFO_READ 1
#define V_O_FIFO_READ(x) ((x) << S_O_FIFO_READ)
#define F_O_FIFO_READ V_O_FIFO_READ(1U)
#define S_I_FIFO_READ 0
#define V_I_FIFO_READ(x) ((x) << S_I_FIFO_READ)
#define F_I_FIFO_READ V_I_FIFO_READ(1U)
#define A_PM_RX_INPUT_FIFO_STR_FWD_EN 0x10019
#define S_ISPI_STR_FWD_EN 0
#define V_ISPI_STR_FWD_EN(x) ((x) << S_ISPI_STR_FWD_EN)
#define F_ISPI_STR_FWD_EN V_ISPI_STR_FWD_EN(1U)
#define A_PM_RX_PRFTCH_ACROSS_BNDLE_EN 0x1001a
#define S_PRFTCH_ACROSS_BNDLE_EN 0
#define V_PRFTCH_ACROSS_BNDLE_EN(x) ((x) << S_PRFTCH_ACROSS_BNDLE_EN)
#define F_PRFTCH_ACROSS_BNDLE_EN V_PRFTCH_ACROSS_BNDLE_EN(1U)
#define A_PM_RX_PRFTCH_WRR_ENABLE 0x1001b
#define S_PRFTCH_WRR_ENABLE 0
#define V_PRFTCH_WRR_ENABLE(x) ((x) << S_PRFTCH_WRR_ENABLE)
#define F_PRFTCH_WRR_ENABLE V_PRFTCH_WRR_ENABLE(1U)
#define A_PM_RX_PRFTCH_WRR_MAX_DEFICIT_CNT 0x1001c
#define S_CHNL1_MAX_DEFICIT_CNT 16
#define M_CHNL1_MAX_DEFICIT_CNT 0xffffU
#define V_CHNL1_MAX_DEFICIT_CNT(x) ((x) << S_CHNL1_MAX_DEFICIT_CNT)
#define G_CHNL1_MAX_DEFICIT_CNT(x) (((x) >> S_CHNL1_MAX_DEFICIT_CNT) & M_CHNL1_MAX_DEFICIT_CNT)
#define S_CHNL0_MAX_DEFICIT_CNT 0
#define M_CHNL0_MAX_DEFICIT_CNT 0xffffU
#define V_CHNL0_MAX_DEFICIT_CNT(x) ((x) << S_CHNL0_MAX_DEFICIT_CNT)
#define G_CHNL0_MAX_DEFICIT_CNT(x) (((x) >> S_CHNL0_MAX_DEFICIT_CNT) & M_CHNL0_MAX_DEFICIT_CNT)
#define A_PM_RX_FEATURE_EN 0x1001d
#define S_PIO_CH_DEFICIT_CTL_EN_RX 0
#define V_PIO_CH_DEFICIT_CTL_EN_RX(x) ((x) << S_PIO_CH_DEFICIT_CTL_EN_RX)
#define F_PIO_CH_DEFICIT_CTL_EN_RX V_PIO_CH_DEFICIT_CTL_EN_RX(1U)
#define A_PM_RX_CH0_OSPI_DEFICIT_THRSHLD 0x1001e
#define S_CH0_OSPI_DEFICIT_THRSHLD 0
#define M_CH0_OSPI_DEFICIT_THRSHLD 0xfffU
#define V_CH0_OSPI_DEFICIT_THRSHLD(x) ((x) << S_CH0_OSPI_DEFICIT_THRSHLD)
#define G_CH0_OSPI_DEFICIT_THRSHLD(x) (((x) >> S_CH0_OSPI_DEFICIT_THRSHLD) & M_CH0_OSPI_DEFICIT_THRSHLD)
#define A_PM_RX_CH1_OSPI_DEFICIT_THRSHLD 0x1001f
#define S_CH1_OSPI_DEFICIT_THRSHLD 0
#define M_CH1_OSPI_DEFICIT_THRSHLD 0xfffU
#define V_CH1_OSPI_DEFICIT_THRSHLD(x) ((x) << S_CH1_OSPI_DEFICIT_THRSHLD)
#define G_CH1_OSPI_DEFICIT_THRSHLD(x) (((x) >> S_CH1_OSPI_DEFICIT_THRSHLD) & M_CH1_OSPI_DEFICIT_THRSHLD)
#define A_PM_RX_INT_CAUSE_MASK_HALT 0x10020
#define A_PM_RX_DBG_STAT0 0x10021
#define S_RX_RD_I_BUSY 29
#define V_RX_RD_I_BUSY(x) ((x) << S_RX_RD_I_BUSY)
#define F_RX_RD_I_BUSY V_RX_RD_I_BUSY(1U)
#define S_RX_WR_TO_O_BUSY 28
#define V_RX_WR_TO_O_BUSY(x) ((x) << S_RX_WR_TO_O_BUSY)
#define F_RX_WR_TO_O_BUSY V_RX_WR_TO_O_BUSY(1U)
#define S_RX_M_TO_O_BUSY 27
#define V_RX_M_TO_O_BUSY(x) ((x) << S_RX_M_TO_O_BUSY)
#define F_RX_M_TO_O_BUSY V_RX_M_TO_O_BUSY(1U)
#define S_RX_I_TO_M_BUSY 26
#define V_RX_I_TO_M_BUSY(x) ((x) << S_RX_I_TO_M_BUSY)
#define F_RX_I_TO_M_BUSY V_RX_I_TO_M_BUSY(1U)
#define S_RX_PCMD_FB_ONLY 25
#define V_RX_PCMD_FB_ONLY(x) ((x) << S_RX_PCMD_FB_ONLY)
#define F_RX_PCMD_FB_ONLY V_RX_PCMD_FB_ONLY(1U)
#define S_RX_PCMD_MEM 24
#define V_RX_PCMD_MEM(x) ((x) << S_RX_PCMD_MEM)
#define F_RX_PCMD_MEM V_RX_PCMD_MEM(1U)
#define S_RX_PCMD_BYPASS 23
#define V_RX_PCMD_BYPASS(x) ((x) << S_RX_PCMD_BYPASS)
#define F_RX_PCMD_BYPASS V_RX_PCMD_BYPASS(1U)
#define S_RX_PCMD_EOP 22
#define V_RX_PCMD_EOP(x) ((x) << S_RX_PCMD_EOP)
#define F_RX_PCMD_EOP V_RX_PCMD_EOP(1U)
#define S_RX_DUMPLICATE_PCMD_EOP 21
#define V_RX_DUMPLICATE_PCMD_EOP(x) ((x) << S_RX_DUMPLICATE_PCMD_EOP)
#define F_RX_DUMPLICATE_PCMD_EOP V_RX_DUMPLICATE_PCMD_EOP(1U)
#define S_RX_PCMD_EOB 20
#define V_RX_PCMD_EOB(x) ((x) << S_RX_PCMD_EOB)
#define F_RX_PCMD_EOB V_RX_PCMD_EOB(1U)
#define S_RX_PCMD_FB 16
#define M_RX_PCMD_FB 0xfU
#define V_RX_PCMD_FB(x) ((x) << S_RX_PCMD_FB)
#define G_RX_PCMD_FB(x) (((x) >> S_RX_PCMD_FB) & M_RX_PCMD_FB)
#define S_RX_PCMD_LEN 0
#define M_RX_PCMD_LEN 0xffffU
#define V_RX_PCMD_LEN(x) ((x) << S_RX_PCMD_LEN)
#define G_RX_PCMD_LEN(x) (((x) >> S_RX_PCMD_LEN) & M_RX_PCMD_LEN)
#define A_PM_RX_DBG_STAT1 0x10022
#define S_RX_PCMD0_MEM 30
#define V_RX_PCMD0_MEM(x) ((x) << S_RX_PCMD0_MEM)
#define F_RX_PCMD0_MEM V_RX_PCMD0_MEM(1U)
#define S_RX_FREE_OSPI_CNT0 18
#define M_RX_FREE_OSPI_CNT0 0xfffU
#define V_RX_FREE_OSPI_CNT0(x) ((x) << S_RX_FREE_OSPI_CNT0)
#define G_RX_FREE_OSPI_CNT0(x) (((x) >> S_RX_FREE_OSPI_CNT0) & M_RX_FREE_OSPI_CNT0)
#define S_RX_PCMD0_FLIT_LEN 6
#define M_RX_PCMD0_FLIT_LEN 0xfffU
#define V_RX_PCMD0_FLIT_LEN(x) ((x) << S_RX_PCMD0_FLIT_LEN)
#define G_RX_PCMD0_FLIT_LEN(x) (((x) >> S_RX_PCMD0_FLIT_LEN) & M_RX_PCMD0_FLIT_LEN)
#define S_RX_PCMD0_CMD 2
#define M_RX_PCMD0_CMD 0xfU
#define V_RX_PCMD0_CMD(x) ((x) << S_RX_PCMD0_CMD)
#define G_RX_PCMD0_CMD(x) (((x) >> S_RX_PCMD0_CMD) & M_RX_PCMD0_CMD)
#define S_RX_OFIFO_FULL0 1
#define V_RX_OFIFO_FULL0(x) ((x) << S_RX_OFIFO_FULL0)
#define F_RX_OFIFO_FULL0 V_RX_OFIFO_FULL0(1U)
#define S_RX_PCMD0_BYPASS 0
#define V_RX_PCMD0_BYPASS(x) ((x) << S_RX_PCMD0_BYPASS)
#define F_RX_PCMD0_BYPASS V_RX_PCMD0_BYPASS(1U)
#define A_PM_RX_DBG_STAT2 0x10023
#define S_RX_PCMD1_MEM 30
#define V_RX_PCMD1_MEM(x) ((x) << S_RX_PCMD1_MEM)
#define F_RX_PCMD1_MEM V_RX_PCMD1_MEM(1U)
#define S_RX_FREE_OSPI_CNT1 18
#define M_RX_FREE_OSPI_CNT1 0xfffU
#define V_RX_FREE_OSPI_CNT1(x) ((x) << S_RX_FREE_OSPI_CNT1)
#define G_RX_FREE_OSPI_CNT1(x) (((x) >> S_RX_FREE_OSPI_CNT1) & M_RX_FREE_OSPI_CNT1)
#define S_RX_PCMD1_FLIT_LEN 6
#define M_RX_PCMD1_FLIT_LEN 0xfffU
#define V_RX_PCMD1_FLIT_LEN(x) ((x) << S_RX_PCMD1_FLIT_LEN)
#define G_RX_PCMD1_FLIT_LEN(x) (((x) >> S_RX_PCMD1_FLIT_LEN) & M_RX_PCMD1_FLIT_LEN)
#define S_RX_PCMD1_CMD 2
#define M_RX_PCMD1_CMD 0xfU
#define V_RX_PCMD1_CMD(x) ((x) << S_RX_PCMD1_CMD)
#define G_RX_PCMD1_CMD(x) (((x) >> S_RX_PCMD1_CMD) & M_RX_PCMD1_CMD)
#define S_RX_OFIFO_FULL1 1
#define V_RX_OFIFO_FULL1(x) ((x) << S_RX_OFIFO_FULL1)
#define F_RX_OFIFO_FULL1 V_RX_OFIFO_FULL1(1U)
#define S_RX_PCMD1_BYPASS 0
#define V_RX_PCMD1_BYPASS(x) ((x) << S_RX_PCMD1_BYPASS)
#define F_RX_PCMD1_BYPASS V_RX_PCMD1_BYPASS(1U)
#define A_PM_RX_DBG_STAT3 0x10024
#define S_RX_SET_PCMD_RES_RDY_RD 10
#define M_RX_SET_PCMD_RES_RDY_RD 0x3U
#define V_RX_SET_PCMD_RES_RDY_RD(x) ((x) << S_RX_SET_PCMD_RES_RDY_RD)
#define G_RX_SET_PCMD_RES_RDY_RD(x) (((x) >> S_RX_SET_PCMD_RES_RDY_RD) & M_RX_SET_PCMD_RES_RDY_RD)
#define S_RX_ISSUED_PREFETCH_RD_E_CLR 8
#define M_RX_ISSUED_PREFETCH_RD_E_CLR 0x3U
#define V_RX_ISSUED_PREFETCH_RD_E_CLR(x) ((x) << S_RX_ISSUED_PREFETCH_RD_E_CLR)
#define G_RX_ISSUED_PREFETCH_RD_E_CLR(x) (((x) >> S_RX_ISSUED_PREFETCH_RD_E_CLR) & M_RX_ISSUED_PREFETCH_RD_E_CLR)
#define S_RX_ISSUED_PREFETCH_RD 6
#define M_RX_ISSUED_PREFETCH_RD 0x3U
#define V_RX_ISSUED_PREFETCH_RD(x) ((x) << S_RX_ISSUED_PREFETCH_RD)
#define G_RX_ISSUED_PREFETCH_RD(x) (((x) >> S_RX_ISSUED_PREFETCH_RD) & M_RX_ISSUED_PREFETCH_RD)
#define S_RX_PCMD_RES_RDY 4
#define M_RX_PCMD_RES_RDY 0x3U
#define V_RX_PCMD_RES_RDY(x) ((x) << S_RX_PCMD_RES_RDY)
#define G_RX_PCMD_RES_RDY(x) (((x) >> S_RX_PCMD_RES_RDY) & M_RX_PCMD_RES_RDY)
#define S_RX_DB_VLD 3
#define V_RX_DB_VLD(x) ((x) << S_RX_DB_VLD)
#define F_RX_DB_VLD V_RX_DB_VLD(1U)
#define S_RX_FIRST_BUNDLE 1
#define M_RX_FIRST_BUNDLE 0x3U
#define V_RX_FIRST_BUNDLE(x) ((x) << S_RX_FIRST_BUNDLE)
#define G_RX_FIRST_BUNDLE(x) (((x) >> S_RX_FIRST_BUNDLE) & M_RX_FIRST_BUNDLE)
#define S_RX_SDC_DRDY 0
#define V_RX_SDC_DRDY(x) ((x) << S_RX_SDC_DRDY)
#define F_RX_SDC_DRDY V_RX_SDC_DRDY(1U)
#define A_PM_RX_DBG_STAT4 0x10025
#define S_RX_PCMD_VLD 26
#define V_RX_PCMD_VLD(x) ((x) << S_RX_PCMD_VLD)
#define F_RX_PCMD_VLD V_RX_PCMD_VLD(1U)
#define S_RX_PCMD_TO_CH 25
#define V_RX_PCMD_TO_CH(x) ((x) << S_RX_PCMD_TO_CH)
#define F_RX_PCMD_TO_CH V_RX_PCMD_TO_CH(1U)
#define S_RX_PCMD_FROM_CH 23
#define M_RX_PCMD_FROM_CH 0x3U
#define V_RX_PCMD_FROM_CH(x) ((x) << S_RX_PCMD_FROM_CH)
#define G_RX_PCMD_FROM_CH(x) (((x) >> S_RX_PCMD_FROM_CH) & M_RX_PCMD_FROM_CH)
#define S_RX_LINE 18
#define M_RX_LINE 0x1fU
#define V_RX_LINE(x) ((x) << S_RX_LINE)
#define G_RX_LINE(x) (((x) >> S_RX_LINE) & M_RX_LINE)
#define S_RX_IESPI_TXVALID 14
#define M_RX_IESPI_TXVALID 0xfU
#define V_RX_IESPI_TXVALID(x) ((x) << S_RX_IESPI_TXVALID)
#define G_RX_IESPI_TXVALID(x) (((x) >> S_RX_IESPI_TXVALID) & M_RX_IESPI_TXVALID)
#define S_RX_IESPI_TXFULL 10
#define M_RX_IESPI_TXFULL 0xfU
#define V_RX_IESPI_TXFULL(x) ((x) << S_RX_IESPI_TXFULL)
#define G_RX_IESPI_TXFULL(x) (((x) >> S_RX_IESPI_TXFULL) & M_RX_IESPI_TXFULL)
#define S_RX_PCMD_SRDY 8
#define M_RX_PCMD_SRDY 0x3U
#define V_RX_PCMD_SRDY(x) ((x) << S_RX_PCMD_SRDY)
#define G_RX_PCMD_SRDY(x) (((x) >> S_RX_PCMD_SRDY) & M_RX_PCMD_SRDY)
#define S_RX_PCMD_DRDY 6
#define M_RX_PCMD_DRDY 0x3U
#define V_RX_PCMD_DRDY(x) ((x) << S_RX_PCMD_DRDY)
#define G_RX_PCMD_DRDY(x) (((x) >> S_RX_PCMD_DRDY) & M_RX_PCMD_DRDY)
#define S_RX_PCMD_CMD 2
#define M_RX_PCMD_CMD 0xfU
#define V_RX_PCMD_CMD(x) ((x) << S_RX_PCMD_CMD)
#define G_RX_PCMD_CMD(x) (((x) >> S_RX_PCMD_CMD) & M_RX_PCMD_CMD)
#define S_DUPLICATE 0
#define M_DUPLICATE 0x3U
#define V_DUPLICATE(x) ((x) << S_DUPLICATE)
#define G_DUPLICATE(x) (((x) >> S_DUPLICATE) & M_DUPLICATE)
#define S_RX_PCMD_SRDY_STAT4 8
#define M_RX_PCMD_SRDY_STAT4 0x3U
#define V_RX_PCMD_SRDY_STAT4(x) ((x) << S_RX_PCMD_SRDY_STAT4)
#define G_RX_PCMD_SRDY_STAT4(x) (((x) >> S_RX_PCMD_SRDY_STAT4) & M_RX_PCMD_SRDY_STAT4)
#define S_RX_PCMD_DRDY_STAT4 6
#define M_RX_PCMD_DRDY_STAT4 0x3U
#define V_RX_PCMD_DRDY_STAT4(x) ((x) << S_RX_PCMD_DRDY_STAT4)
#define G_RX_PCMD_DRDY_STAT4(x) (((x) >> S_RX_PCMD_DRDY_STAT4) & M_RX_PCMD_DRDY_STAT4)
#define A_PM_RX_DBG_STAT5 0x10026
#define S_RX_ATLST_1_PCMD_CH1 29
#define V_RX_ATLST_1_PCMD_CH1(x) ((x) << S_RX_ATLST_1_PCMD_CH1)
#define F_RX_ATLST_1_PCMD_CH1 V_RX_ATLST_1_PCMD_CH1(1U)
#define S_RX_ATLST_1_PCMD_CH0 28
#define V_RX_ATLST_1_PCMD_CH0(x) ((x) << S_RX_ATLST_1_PCMD_CH0)
#define F_RX_ATLST_1_PCMD_CH0 V_RX_ATLST_1_PCMD_CH0(1U)
#define S_T5_RX_PCMD_DRDY 26
#define M_T5_RX_PCMD_DRDY 0x3U
#define V_T5_RX_PCMD_DRDY(x) ((x) << S_T5_RX_PCMD_DRDY)
#define G_T5_RX_PCMD_DRDY(x) (((x) >> S_T5_RX_PCMD_DRDY) & M_T5_RX_PCMD_DRDY)
#define S_T5_RX_PCMD_SRDY 24
#define M_T5_RX_PCMD_SRDY 0x3U
#define V_T5_RX_PCMD_SRDY(x) ((x) << S_T5_RX_PCMD_SRDY)
#define G_T5_RX_PCMD_SRDY(x) (((x) >> S_T5_RX_PCMD_SRDY) & M_T5_RX_PCMD_SRDY)
#define S_RX_ISPI_TXVALID 20
#define M_RX_ISPI_TXVALID 0xfU
#define V_RX_ISPI_TXVALID(x) ((x) << S_RX_ISPI_TXVALID)
#define G_RX_ISPI_TXVALID(x) (((x) >> S_RX_ISPI_TXVALID) & M_RX_ISPI_TXVALID)
#define S_RX_ISPI_FULL 16
#define M_RX_ISPI_FULL 0xfU
#define V_RX_ISPI_FULL(x) ((x) << S_RX_ISPI_FULL)
#define G_RX_ISPI_FULL(x) (((x) >> S_RX_ISPI_FULL) & M_RX_ISPI_FULL)
#define S_RX_OSPI_TXVALID 14
#define M_RX_OSPI_TXVALID 0x3U
#define V_RX_OSPI_TXVALID(x) ((x) << S_RX_OSPI_TXVALID)
#define G_RX_OSPI_TXVALID(x) (((x) >> S_RX_OSPI_TXVALID) & M_RX_OSPI_TXVALID)
#define S_RX_OSPI_FULL 12
#define M_RX_OSPI_FULL 0x3U
#define V_RX_OSPI_FULL(x) ((x) << S_RX_OSPI_FULL)
#define G_RX_OSPI_FULL(x) (((x) >> S_RX_OSPI_FULL) & M_RX_OSPI_FULL)
#define S_RX_E_RXVALID 8
#define M_RX_E_RXVALID 0xfU
#define V_RX_E_RXVALID(x) ((x) << S_RX_E_RXVALID)
#define G_RX_E_RXVALID(x) (((x) >> S_RX_E_RXVALID) & M_RX_E_RXVALID)
#define S_RX_E_RXAFULL 4
#define M_RX_E_RXAFULL 0xfU
#define V_RX_E_RXAFULL(x) ((x) << S_RX_E_RXAFULL)
#define G_RX_E_RXAFULL(x) (((x) >> S_RX_E_RXAFULL) & M_RX_E_RXAFULL)
#define S_RX_C_TXVALID 2
#define M_RX_C_TXVALID 0x3U
#define V_RX_C_TXVALID(x) ((x) << S_RX_C_TXVALID)
#define G_RX_C_TXVALID(x) (((x) >> S_RX_C_TXVALID) & M_RX_C_TXVALID)
#define S_RX_C_TXAFULL 0
#define M_RX_C_TXAFULL 0x3U
#define V_RX_C_TXAFULL(x) ((x) << S_RX_C_TXAFULL)
#define G_RX_C_TXAFULL(x) (((x) >> S_RX_C_TXAFULL) & M_RX_C_TXAFULL)
#define S_T6_RX_PCMD_DRDY 26
#define M_T6_RX_PCMD_DRDY 0x3U
#define V_T6_RX_PCMD_DRDY(x) ((x) << S_T6_RX_PCMD_DRDY)
#define G_T6_RX_PCMD_DRDY(x) (((x) >> S_T6_RX_PCMD_DRDY) & M_T6_RX_PCMD_DRDY)
#define S_T6_RX_PCMD_SRDY 24
#define M_T6_RX_PCMD_SRDY 0x3U
#define V_T6_RX_PCMD_SRDY(x) ((x) << S_T6_RX_PCMD_SRDY)
#define G_T6_RX_PCMD_SRDY(x) (((x) >> S_T6_RX_PCMD_SRDY) & M_T6_RX_PCMD_SRDY)
#define A_PM_RX_DBG_STAT6 0x10027
#define S_RX_M_INTRNL_FIFO_CNT 4
#define M_RX_M_INTRNL_FIFO_CNT 0x3U
#define V_RX_M_INTRNL_FIFO_CNT(x) ((x) << S_RX_M_INTRNL_FIFO_CNT)
#define G_RX_M_INTRNL_FIFO_CNT(x) (((x) >> S_RX_M_INTRNL_FIFO_CNT) & M_RX_M_INTRNL_FIFO_CNT)
#define S_RX_M_REQADDRRDY 3
#define V_RX_M_REQADDRRDY(x) ((x) << S_RX_M_REQADDRRDY)
#define F_RX_M_REQADDRRDY V_RX_M_REQADDRRDY(1U)
#define S_RX_M_REQWRITE 2
#define V_RX_M_REQWRITE(x) ((x) << S_RX_M_REQWRITE)
#define F_RX_M_REQWRITE V_RX_M_REQWRITE(1U)
#define S_RX_M_REQDATAVLD 1
#define V_RX_M_REQDATAVLD(x) ((x) << S_RX_M_REQDATAVLD)
#define F_RX_M_REQDATAVLD V_RX_M_REQDATAVLD(1U)
#define S_RX_M_REQDATARDY 0
#define V_RX_M_REQDATARDY(x) ((x) << S_RX_M_REQDATARDY)
#define F_RX_M_REQDATARDY V_RX_M_REQDATARDY(1U)
#define S_T6_RX_M_INTRNL_FIFO_CNT 7
#define M_T6_RX_M_INTRNL_FIFO_CNT 0x3U
#define V_T6_RX_M_INTRNL_FIFO_CNT(x) ((x) << S_T6_RX_M_INTRNL_FIFO_CNT)
#define G_T6_RX_M_INTRNL_FIFO_CNT(x) (((x) >> S_T6_RX_M_INTRNL_FIFO_CNT) & M_T6_RX_M_INTRNL_FIFO_CNT)
#define S_RX_M_RSPVLD 6
#define V_RX_M_RSPVLD(x) ((x) << S_RX_M_RSPVLD)
#define F_RX_M_RSPVLD V_RX_M_RSPVLD(1U)
#define S_RX_M_RSPRDY 5
#define V_RX_M_RSPRDY(x) ((x) << S_RX_M_RSPRDY)
#define F_RX_M_RSPRDY V_RX_M_RSPRDY(1U)
#define S_RX_M_REQADDRVLD 4
#define V_RX_M_REQADDRVLD(x) ((x) << S_RX_M_REQADDRVLD)
#define F_RX_M_REQADDRVLD V_RX_M_REQADDRVLD(1U)
#define A_PM_RX_DBG_STAT7 0x10028
#define S_RX_PCMD1_FREE_CNT 7
#define M_RX_PCMD1_FREE_CNT 0x7fU
#define V_RX_PCMD1_FREE_CNT(x) ((x) << S_RX_PCMD1_FREE_CNT)
#define G_RX_PCMD1_FREE_CNT(x) (((x) >> S_RX_PCMD1_FREE_CNT) & M_RX_PCMD1_FREE_CNT)
#define S_RX_PCMD0_FREE_CNT 0
#define M_RX_PCMD0_FREE_CNT 0x7fU
#define V_RX_PCMD0_FREE_CNT(x) ((x) << S_RX_PCMD0_FREE_CNT)
#define G_RX_PCMD0_FREE_CNT(x) (((x) >> S_RX_PCMD0_FREE_CNT) & M_RX_PCMD0_FREE_CNT)
#define A_PM_RX_DBG_STAT8 0x10029
#define S_RX_IN_EOP_CNT3 28
#define M_RX_IN_EOP_CNT3 0xfU
#define V_RX_IN_EOP_CNT3(x) ((x) << S_RX_IN_EOP_CNT3)
#define G_RX_IN_EOP_CNT3(x) (((x) >> S_RX_IN_EOP_CNT3) & M_RX_IN_EOP_CNT3)
#define S_RX_IN_EOP_CNT2 24
#define M_RX_IN_EOP_CNT2 0xfU
#define V_RX_IN_EOP_CNT2(x) ((x) << S_RX_IN_EOP_CNT2)
#define G_RX_IN_EOP_CNT2(x) (((x) >> S_RX_IN_EOP_CNT2) & M_RX_IN_EOP_CNT2)
#define S_RX_IN_EOP_CNT1 20
#define M_RX_IN_EOP_CNT1 0xfU
#define V_RX_IN_EOP_CNT1(x) ((x) << S_RX_IN_EOP_CNT1)
#define G_RX_IN_EOP_CNT1(x) (((x) >> S_RX_IN_EOP_CNT1) & M_RX_IN_EOP_CNT1)
#define S_RX_IN_EOP_CNT0 16
#define M_RX_IN_EOP_CNT0 0xfU
#define V_RX_IN_EOP_CNT0(x) ((x) << S_RX_IN_EOP_CNT0)
#define G_RX_IN_EOP_CNT0(x) (((x) >> S_RX_IN_EOP_CNT0) & M_RX_IN_EOP_CNT0)
#define S_RX_IN_SOP_CNT3 12
#define M_RX_IN_SOP_CNT3 0xfU
#define V_RX_IN_SOP_CNT3(x) ((x) << S_RX_IN_SOP_CNT3)
#define G_RX_IN_SOP_CNT3(x) (((x) >> S_RX_IN_SOP_CNT3) & M_RX_IN_SOP_CNT3)
#define S_RX_IN_SOP_CNT2 8
#define M_RX_IN_SOP_CNT2 0xfU
#define V_RX_IN_SOP_CNT2(x) ((x) << S_RX_IN_SOP_CNT2)
#define G_RX_IN_SOP_CNT2(x) (((x) >> S_RX_IN_SOP_CNT2) & M_RX_IN_SOP_CNT2)
#define S_RX_IN_SOP_CNT1 4
#define M_RX_IN_SOP_CNT1 0xfU
#define V_RX_IN_SOP_CNT1(x) ((x) << S_RX_IN_SOP_CNT1)
#define G_RX_IN_SOP_CNT1(x) (((x) >> S_RX_IN_SOP_CNT1) & M_RX_IN_SOP_CNT1)
#define S_RX_IN_SOP_CNT0 0
#define M_RX_IN_SOP_CNT0 0xfU
#define V_RX_IN_SOP_CNT0(x) ((x) << S_RX_IN_SOP_CNT0)
#define G_RX_IN_SOP_CNT0(x) (((x) >> S_RX_IN_SOP_CNT0) & M_RX_IN_SOP_CNT0)
#define A_PM_RX_DBG_STAT9 0x1002a
#define S_RX_RSVD0 28
#define M_RX_RSVD0 0xfU
#define V_RX_RSVD0(x) ((x) << S_RX_RSVD0)
#define G_RX_RSVD0(x) (((x) >> S_RX_RSVD0) & M_RX_RSVD0)
#define S_RX_RSVD1 24
#define M_RX_RSVD1 0xfU
#define V_RX_RSVD1(x) ((x) << S_RX_RSVD1)
#define G_RX_RSVD1(x) (((x) >> S_RX_RSVD1) & M_RX_RSVD1)
#define S_RX_OUT_EOP_CNT1 20
#define M_RX_OUT_EOP_CNT1 0xfU
#define V_RX_OUT_EOP_CNT1(x) ((x) << S_RX_OUT_EOP_CNT1)
#define G_RX_OUT_EOP_CNT1(x) (((x) >> S_RX_OUT_EOP_CNT1) & M_RX_OUT_EOP_CNT1)
#define S_RX_OUT_EOP_CNT0 16
#define M_RX_OUT_EOP_CNT0 0xfU
#define V_RX_OUT_EOP_CNT0(x) ((x) << S_RX_OUT_EOP_CNT0)
#define G_RX_OUT_EOP_CNT0(x) (((x) >> S_RX_OUT_EOP_CNT0) & M_RX_OUT_EOP_CNT0)
#define S_RX_RSVD2 12
#define M_RX_RSVD2 0xfU
#define V_RX_RSVD2(x) ((x) << S_RX_RSVD2)
#define G_RX_RSVD2(x) (((x) >> S_RX_RSVD2) & M_RX_RSVD2)
#define S_RX_RSVD3 8
#define M_RX_RSVD3 0xfU
#define V_RX_RSVD3(x) ((x) << S_RX_RSVD3)
#define G_RX_RSVD3(x) (((x) >> S_RX_RSVD3) & M_RX_RSVD3)
#define S_RX_OUT_SOP_CNT1 4
#define M_RX_OUT_SOP_CNT1 0xfU
#define V_RX_OUT_SOP_CNT1(x) ((x) << S_RX_OUT_SOP_CNT1)
#define G_RX_OUT_SOP_CNT1(x) (((x) >> S_RX_OUT_SOP_CNT1) & M_RX_OUT_SOP_CNT1)
#define S_RX_OUT_SOP_CNT0 0
#define M_RX_OUT_SOP_CNT0 0xfU
#define V_RX_OUT_SOP_CNT0(x) ((x) << S_RX_OUT_SOP_CNT0)
#define G_RX_OUT_SOP_CNT0(x) (((x) >> S_RX_OUT_SOP_CNT0) & M_RX_OUT_SOP_CNT0)
#define A_PM_RX_DBG_STAT10 0x1002b
#define S_RX_CH_DEFICIT_BLOWED 24
#define V_RX_CH_DEFICIT_BLOWED(x) ((x) << S_RX_CH_DEFICIT_BLOWED)
#define F_RX_CH_DEFICIT_BLOWED V_RX_CH_DEFICIT_BLOWED(1U)
#define S_RX_CH1_DEFICIT 12
#define M_RX_CH1_DEFICIT 0xfffU
#define V_RX_CH1_DEFICIT(x) ((x) << S_RX_CH1_DEFICIT)
#define G_RX_CH1_DEFICIT(x) (((x) >> S_RX_CH1_DEFICIT) & M_RX_CH1_DEFICIT)
#define S_RX_CH0_DEFICIT 0
#define M_RX_CH0_DEFICIT 0xfffU
#define V_RX_CH0_DEFICIT(x) ((x) << S_RX_CH0_DEFICIT)
#define G_RX_CH0_DEFICIT(x) (((x) >> S_RX_CH0_DEFICIT) & M_RX_CH0_DEFICIT)
#define A_PM_RX_DBG_STAT11 0x1002c
#define S_RX_BUNDLE_LEN_SRDY 30
#define M_RX_BUNDLE_LEN_SRDY 0x3U
#define V_RX_BUNDLE_LEN_SRDY(x) ((x) << S_RX_BUNDLE_LEN_SRDY)
#define G_RX_BUNDLE_LEN_SRDY(x) (((x) >> S_RX_BUNDLE_LEN_SRDY) & M_RX_BUNDLE_LEN_SRDY)
#define S_RX_RSVD11_1 28
#define M_RX_RSVD11_1 0x3U
#define V_RX_RSVD11_1(x) ((x) << S_RX_RSVD11_1)
#define G_RX_RSVD11_1(x) (((x) >> S_RX_RSVD11_1) & M_RX_RSVD11_1)
#define S_RX_BUNDLE_LEN1 16
#define M_RX_BUNDLE_LEN1 0xfffU
#define V_RX_BUNDLE_LEN1(x) ((x) << S_RX_BUNDLE_LEN1)
#define G_RX_BUNDLE_LEN1(x) (((x) >> S_RX_BUNDLE_LEN1) & M_RX_BUNDLE_LEN1)
#define S_RX_RSVD11 12
#define M_RX_RSVD11 0xfU
#define V_RX_RSVD11(x) ((x) << S_RX_RSVD11)
#define G_RX_RSVD11(x) (((x) >> S_RX_RSVD11) & M_RX_RSVD11)
#define S_RX_BUNDLE_LEN0 0
#define M_RX_BUNDLE_LEN0 0xfffU
#define V_RX_BUNDLE_LEN0(x) ((x) << S_RX_BUNDLE_LEN0)
#define G_RX_BUNDLE_LEN0(x) (((x) >> S_RX_BUNDLE_LEN0) & M_RX_BUNDLE_LEN0)
/* registers for module PM_TX */
#define PM_TX_BASE_ADDR 0x8fe0
#define A_PM_TX_CFG 0x8fe0
#define S_CH3_OUTPUT 17
#define M_CH3_OUTPUT 0x1fU
#define V_CH3_OUTPUT(x) ((x) << S_CH3_OUTPUT)
#define G_CH3_OUTPUT(x) (((x) >> S_CH3_OUTPUT) & M_CH3_OUTPUT)
#define A_PM_TX_MODE 0x8fe4
#define S_CONG_THRESH3 25
#define M_CONG_THRESH3 0x7fU
#define V_CONG_THRESH3(x) ((x) << S_CONG_THRESH3)
#define G_CONG_THRESH3(x) (((x) >> S_CONG_THRESH3) & M_CONG_THRESH3)
#define S_CONG_THRESH2 18
#define M_CONG_THRESH2 0x7fU
#define V_CONG_THRESH2(x) ((x) << S_CONG_THRESH2)
#define G_CONG_THRESH2(x) (((x) >> S_CONG_THRESH2) & M_CONG_THRESH2)
#define S_CONG_THRESH1 11
#define M_CONG_THRESH1 0x7fU
#define V_CONG_THRESH1(x) ((x) << S_CONG_THRESH1)
#define G_CONG_THRESH1(x) (((x) >> S_CONG_THRESH1) & M_CONG_THRESH1)
#define S_CONG_THRESH0 4
#define M_CONG_THRESH0 0x7fU
#define V_CONG_THRESH0(x) ((x) << S_CONG_THRESH0)
#define G_CONG_THRESH0(x) (((x) >> S_CONG_THRESH0) & M_CONG_THRESH0)
#define S_TX_USE_BUNDLE_LEN 3
#define V_TX_USE_BUNDLE_LEN(x) ((x) << S_TX_USE_BUNDLE_LEN)
#define F_TX_USE_BUNDLE_LEN V_TX_USE_BUNDLE_LEN(1U)
#define S_STAT_CHANNEL 1
#define M_STAT_CHANNEL 0x3U
#define V_STAT_CHANNEL(x) ((x) << S_STAT_CHANNEL)
#define G_STAT_CHANNEL(x) (((x) >> S_STAT_CHANNEL) & M_STAT_CHANNEL)
#define A_PM_TX_STAT_CONFIG 0x8fe8
#define A_PM_TX_STAT_COUNT 0x8fec
#define A_PM_TX_STAT_LSB 0x8ff0
#define A_PM_TX_DBG_CTRL 0x8ff0
#define S_OSPIWRBUSY 21
#define M_OSPIWRBUSY 0xfU
#define V_OSPIWRBUSY(x) ((x) << S_OSPIWRBUSY)
#define G_OSPIWRBUSY(x) (((x) >> S_OSPIWRBUSY) & M_OSPIWRBUSY)
#define A_PM_TX_STAT_MSB 0x8ff4
#define A_PM_TX_DBG_DATA 0x8ff4
#define A_PM_TX_INT_ENABLE 0x8ff8
#define S_PCMD_LEN_OVFL0 31
#define V_PCMD_LEN_OVFL0(x) ((x) << S_PCMD_LEN_OVFL0)
#define F_PCMD_LEN_OVFL0 V_PCMD_LEN_OVFL0(1U)
#define S_PCMD_LEN_OVFL1 30
#define V_PCMD_LEN_OVFL1(x) ((x) << S_PCMD_LEN_OVFL1)
#define F_PCMD_LEN_OVFL1 V_PCMD_LEN_OVFL1(1U)
#define S_PCMD_LEN_OVFL2 29
#define V_PCMD_LEN_OVFL2(x) ((x) << S_PCMD_LEN_OVFL2)
#define F_PCMD_LEN_OVFL2 V_PCMD_LEN_OVFL2(1U)
#define S_ZERO_C_CMD_ERRO 28
#define V_ZERO_C_CMD_ERRO(x) ((x) << S_ZERO_C_CMD_ERRO)
#define F_ZERO_C_CMD_ERRO V_ZERO_C_CMD_ERRO(1U)
#define S_ICSPI0_FIFO2X_RX_FRAMING_ERROR 27
#define V_ICSPI0_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_ICSPI0_FIFO2X_RX_FRAMING_ERROR)
#define F_ICSPI0_FIFO2X_RX_FRAMING_ERROR V_ICSPI0_FIFO2X_RX_FRAMING_ERROR(1U)
#define S_ICSPI1_FIFO2X_RX_FRAMING_ERROR 26
#define V_ICSPI1_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_ICSPI1_FIFO2X_RX_FRAMING_ERROR)
#define F_ICSPI1_FIFO2X_RX_FRAMING_ERROR V_ICSPI1_FIFO2X_RX_FRAMING_ERROR(1U)
#define S_ICSPI2_FIFO2X_RX_FRAMING_ERROR 25
#define V_ICSPI2_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_ICSPI2_FIFO2X_RX_FRAMING_ERROR)
#define F_ICSPI2_FIFO2X_RX_FRAMING_ERROR V_ICSPI2_FIFO2X_RX_FRAMING_ERROR(1U)
#define S_ICSPI3_FIFO2X_RX_FRAMING_ERROR 24
#define V_ICSPI3_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_ICSPI3_FIFO2X_RX_FRAMING_ERROR)
#define F_ICSPI3_FIFO2X_RX_FRAMING_ERROR V_ICSPI3_FIFO2X_RX_FRAMING_ERROR(1U)
#define S_ICSPI0_RX_FRAMING_ERROR 23
#define V_ICSPI0_RX_FRAMING_ERROR(x) ((x) << S_ICSPI0_RX_FRAMING_ERROR)
#define F_ICSPI0_RX_FRAMING_ERROR V_ICSPI0_RX_FRAMING_ERROR(1U)
#define S_ICSPI1_RX_FRAMING_ERROR 22
#define V_ICSPI1_RX_FRAMING_ERROR(x) ((x) << S_ICSPI1_RX_FRAMING_ERROR)
#define F_ICSPI1_RX_FRAMING_ERROR V_ICSPI1_RX_FRAMING_ERROR(1U)
#define S_ICSPI2_RX_FRAMING_ERROR 21
#define V_ICSPI2_RX_FRAMING_ERROR(x) ((x) << S_ICSPI2_RX_FRAMING_ERROR)
#define F_ICSPI2_RX_FRAMING_ERROR V_ICSPI2_RX_FRAMING_ERROR(1U)
#define S_ICSPI3_RX_FRAMING_ERROR 20
#define V_ICSPI3_RX_FRAMING_ERROR(x) ((x) << S_ICSPI3_RX_FRAMING_ERROR)
#define F_ICSPI3_RX_FRAMING_ERROR V_ICSPI3_RX_FRAMING_ERROR(1U)
#define S_ICSPI0_TX_FRAMING_ERROR 19
#define V_ICSPI0_TX_FRAMING_ERROR(x) ((x) << S_ICSPI0_TX_FRAMING_ERROR)
#define F_ICSPI0_TX_FRAMING_ERROR V_ICSPI0_TX_FRAMING_ERROR(1U)
#define S_ICSPI1_TX_FRAMING_ERROR 18
#define V_ICSPI1_TX_FRAMING_ERROR(x) ((x) << S_ICSPI1_TX_FRAMING_ERROR)
#define F_ICSPI1_TX_FRAMING_ERROR V_ICSPI1_TX_FRAMING_ERROR(1U)
#define S_ICSPI2_TX_FRAMING_ERROR 17
#define V_ICSPI2_TX_FRAMING_ERROR(x) ((x) << S_ICSPI2_TX_FRAMING_ERROR)
#define F_ICSPI2_TX_FRAMING_ERROR V_ICSPI2_TX_FRAMING_ERROR(1U)
#define S_ICSPI3_TX_FRAMING_ERROR 16
#define V_ICSPI3_TX_FRAMING_ERROR(x) ((x) << S_ICSPI3_TX_FRAMING_ERROR)
#define F_ICSPI3_TX_FRAMING_ERROR V_ICSPI3_TX_FRAMING_ERROR(1U)
#define S_OESPI0_RX_FRAMING_ERROR 15
#define V_OESPI0_RX_FRAMING_ERROR(x) ((x) << S_OESPI0_RX_FRAMING_ERROR)
#define F_OESPI0_RX_FRAMING_ERROR V_OESPI0_RX_FRAMING_ERROR(1U)
#define S_OESPI1_RX_FRAMING_ERROR 14
#define V_OESPI1_RX_FRAMING_ERROR(x) ((x) << S_OESPI1_RX_FRAMING_ERROR)
#define F_OESPI1_RX_FRAMING_ERROR V_OESPI1_RX_FRAMING_ERROR(1U)
#define S_OESPI2_RX_FRAMING_ERROR 13
#define V_OESPI2_RX_FRAMING_ERROR(x) ((x) << S_OESPI2_RX_FRAMING_ERROR)
#define F_OESPI2_RX_FRAMING_ERROR V_OESPI2_RX_FRAMING_ERROR(1U)
#define S_OESPI3_RX_FRAMING_ERROR 12
#define V_OESPI3_RX_FRAMING_ERROR(x) ((x) << S_OESPI3_RX_FRAMING_ERROR)
#define F_OESPI3_RX_FRAMING_ERROR V_OESPI3_RX_FRAMING_ERROR(1U)
#define S_OESPI0_TX_FRAMING_ERROR 11
#define V_OESPI0_TX_FRAMING_ERROR(x) ((x) << S_OESPI0_TX_FRAMING_ERROR)
#define F_OESPI0_TX_FRAMING_ERROR V_OESPI0_TX_FRAMING_ERROR(1U)
#define S_OESPI1_TX_FRAMING_ERROR 10
#define V_OESPI1_TX_FRAMING_ERROR(x) ((x) << S_OESPI1_TX_FRAMING_ERROR)
#define F_OESPI1_TX_FRAMING_ERROR V_OESPI1_TX_FRAMING_ERROR(1U)
#define S_OESPI2_TX_FRAMING_ERROR 9
#define V_OESPI2_TX_FRAMING_ERROR(x) ((x) << S_OESPI2_TX_FRAMING_ERROR)
#define F_OESPI2_TX_FRAMING_ERROR V_OESPI2_TX_FRAMING_ERROR(1U)
#define S_OESPI3_TX_FRAMING_ERROR 8
#define V_OESPI3_TX_FRAMING_ERROR(x) ((x) << S_OESPI3_TX_FRAMING_ERROR)
#define F_OESPI3_TX_FRAMING_ERROR V_OESPI3_TX_FRAMING_ERROR(1U)
#define S_OESPI0_OFIFO2X_TX_FRAMING_ERROR 7
#define V_OESPI0_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OESPI0_OFIFO2X_TX_FRAMING_ERROR)
#define F_OESPI0_OFIFO2X_TX_FRAMING_ERROR V_OESPI0_OFIFO2X_TX_FRAMING_ERROR(1U)
#define S_OESPI1_OFIFO2X_TX_FRAMING_ERROR 6
#define V_OESPI1_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OESPI1_OFIFO2X_TX_FRAMING_ERROR)
#define F_OESPI1_OFIFO2X_TX_FRAMING_ERROR V_OESPI1_OFIFO2X_TX_FRAMING_ERROR(1U)
#define S_OESPI2_OFIFO2X_TX_FRAMING_ERROR 5
#define V_OESPI2_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OESPI2_OFIFO2X_TX_FRAMING_ERROR)
#define F_OESPI2_OFIFO2X_TX_FRAMING_ERROR V_OESPI2_OFIFO2X_TX_FRAMING_ERROR(1U)
#define S_OESPI3_OFIFO2X_TX_FRAMING_ERROR 4
#define V_OESPI3_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OESPI3_OFIFO2X_TX_FRAMING_ERROR)
#define F_OESPI3_OFIFO2X_TX_FRAMING_ERROR V_OESPI3_OFIFO2X_TX_FRAMING_ERROR(1U)
#define S_OESPI_PAR_ERROR 3
#define V_OESPI_PAR_ERROR(x) ((x) << S_OESPI_PAR_ERROR)
#define F_OESPI_PAR_ERROR V_OESPI_PAR_ERROR(1U)
#define S_ICSPI_PAR_ERROR 1
#define V_ICSPI_PAR_ERROR(x) ((x) << S_ICSPI_PAR_ERROR)
#define F_ICSPI_PAR_ERROR V_ICSPI_PAR_ERROR(1U)
#define S_C_PCMD_PAR_ERROR 0
#define V_C_PCMD_PAR_ERROR(x) ((x) << S_C_PCMD_PAR_ERROR)
#define F_C_PCMD_PAR_ERROR V_C_PCMD_PAR_ERROR(1U)
#define A_PM_TX_INT_CAUSE 0x8ffc
#define S_ZERO_C_CMD_ERROR 28
#define V_ZERO_C_CMD_ERROR(x) ((x) << S_ZERO_C_CMD_ERROR)
#define F_ZERO_C_CMD_ERROR V_ZERO_C_CMD_ERROR(1U)
#define S_OSPI_OR_BUNDLE_LEN_PAR_ERR 3
#define V_OSPI_OR_BUNDLE_LEN_PAR_ERR(x) ((x) << S_OSPI_OR_BUNDLE_LEN_PAR_ERR)
#define F_OSPI_OR_BUNDLE_LEN_PAR_ERR V_OSPI_OR_BUNDLE_LEN_PAR_ERR(1U)
#define A_PM_TX_ISPI_DBG_4B_DATA0 0x10000
#define A_PM_TX_ISPI_DBG_4B_DATA1 0x10001
#define A_PM_TX_ISPI_DBG_4B_DATA2 0x10002
#define A_PM_TX_ISPI_DBG_4B_DATA3 0x10003
#define A_PM_TX_ISPI_DBG_4B_DATA4 0x10004
#define A_PM_TX_ISPI_DBG_4B_DATA5 0x10005
#define A_PM_TX_ISPI_DBG_4B_DATA6 0x10006
#define A_PM_TX_ISPI_DBG_4B_DATA7 0x10007
#define A_PM_TX_ISPI_DBG_4B_DATA8 0x10008
#define A_PM_TX_OSPI_DBG_4B_DATA0 0x10009
#define A_PM_TX_OSPI_DBG_4B_DATA1 0x1000a
#define A_PM_TX_OSPI_DBG_4B_DATA2 0x1000b
#define A_PM_TX_OSPI_DBG_4B_DATA3 0x1000c
#define A_PM_TX_OSPI_DBG_4B_DATA4 0x1000d
#define A_PM_TX_OSPI_DBG_4B_DATA5 0x1000e
#define A_PM_TX_OSPI_DBG_4B_DATA6 0x1000f
#define A_PM_TX_OSPI_DBG_4B_DATA7 0x10010
#define A_PM_TX_OSPI_DBG_4B_DATA8 0x10011
#define A_PM_TX_OSPI_DBG_4B_DATA9 0x10012
#define A_PM_TX_OSPI_DBG_4B_DATA10 0x10013
#define A_PM_TX_OSPI_DBG_4B_DATA11 0x10014
#define A_PM_TX_OSPI_DBG_4B_DATA12 0x10015
#define A_PM_TX_OSPI_DBG_4B_DATA13 0x10016
#define A_PM_TX_OSPI_DBG_4B_DATA14 0x10017
#define A_PM_TX_OSPI_DBG_4B_DATA15 0x10018
#define A_PM_TX_OSPI_DBG_4B_DATA16 0x10019
#define A_PM_TX_DBG_STAT_MSB 0x1001a
#define A_PM_TX_DBG_STAT_LSB 0x1001b
#define A_PM_TX_DBG_RSVD_FLIT_CNT 0x1001c
#define A_PM_TX_SDC_EN 0x1001d
#define A_PM_TX_INOUT_FIFO_DBG_CHNL_SEL 0x1001e
#define A_PM_TX_INOUT_FIFO_DBG_WR 0x1001f
#define A_PM_TX_INPUT_FIFO_STR_FWD_EN 0x10020
#define A_PM_TX_FEATURE_EN 0x10021
#define S_PIO_CH_DEFICIT_CTL_EN 2
#define V_PIO_CH_DEFICIT_CTL_EN(x) ((x) << S_PIO_CH_DEFICIT_CTL_EN)
#define F_PIO_CH_DEFICIT_CTL_EN V_PIO_CH_DEFICIT_CTL_EN(1U)
#define S_PIO_WRR_BASED_PRFTCH_EN 1
#define V_PIO_WRR_BASED_PRFTCH_EN(x) ((x) << S_PIO_WRR_BASED_PRFTCH_EN)
#define F_PIO_WRR_BASED_PRFTCH_EN V_PIO_WRR_BASED_PRFTCH_EN(1U)
#define A_PM_TX_T5_PM_TX_INT_ENABLE 0x10022
#define S_OSPI_OVERFLOW3 7
#define V_OSPI_OVERFLOW3(x) ((x) << S_OSPI_OVERFLOW3)
#define F_OSPI_OVERFLOW3 V_OSPI_OVERFLOW3(1U)
#define S_OSPI_OVERFLOW2 6
#define V_OSPI_OVERFLOW2(x) ((x) << S_OSPI_OVERFLOW2)
#define F_OSPI_OVERFLOW2 V_OSPI_OVERFLOW2(1U)
#define S_T5_OSPI_OVERFLOW1 5
#define V_T5_OSPI_OVERFLOW1(x) ((x) << S_T5_OSPI_OVERFLOW1)
#define F_T5_OSPI_OVERFLOW1 V_T5_OSPI_OVERFLOW1(1U)
#define S_T5_OSPI_OVERFLOW0 4
#define V_T5_OSPI_OVERFLOW0(x) ((x) << S_T5_OSPI_OVERFLOW0)
#define F_T5_OSPI_OVERFLOW0 V_T5_OSPI_OVERFLOW0(1U)
#define S_M_INTFPERREN 3
#define V_M_INTFPERREN(x) ((x) << S_M_INTFPERREN)
#define F_M_INTFPERREN V_M_INTFPERREN(1U)
#define S_BUNDLE_LEN_PARERR_EN 2
#define V_BUNDLE_LEN_PARERR_EN(x) ((x) << S_BUNDLE_LEN_PARERR_EN)
#define F_BUNDLE_LEN_PARERR_EN V_BUNDLE_LEN_PARERR_EN(1U)
#define S_BUNDLE_LEN_OVFL_EN 1
#define V_BUNDLE_LEN_OVFL_EN(x) ((x) << S_BUNDLE_LEN_OVFL_EN)
#define F_BUNDLE_LEN_OVFL_EN V_BUNDLE_LEN_OVFL_EN(1U)
#define S_SDC_ERR_EN 0
#define V_SDC_ERR_EN(x) ((x) << S_SDC_ERR_EN)
#define F_SDC_ERR_EN V_SDC_ERR_EN(1U)
#define S_OSPI_OVERFLOW3_T5 7
#define V_OSPI_OVERFLOW3_T5(x) ((x) << S_OSPI_OVERFLOW3_T5)
#define F_OSPI_OVERFLOW3_T5 V_OSPI_OVERFLOW3_T5(1U)
#define S_OSPI_OVERFLOW2_T5 6
#define V_OSPI_OVERFLOW2_T5(x) ((x) << S_OSPI_OVERFLOW2_T5)
#define F_OSPI_OVERFLOW2_T5 V_OSPI_OVERFLOW2_T5(1U)
#define S_OSPI_OVERFLOW1_T5 5
#define V_OSPI_OVERFLOW1_T5(x) ((x) << S_OSPI_OVERFLOW1_T5)
#define F_OSPI_OVERFLOW1_T5 V_OSPI_OVERFLOW1_T5(1U)
#define S_OSPI_OVERFLOW0_T5 4
#define V_OSPI_OVERFLOW0_T5(x) ((x) << S_OSPI_OVERFLOW0_T5)
#define F_OSPI_OVERFLOW0_T5 V_OSPI_OVERFLOW0_T5(1U)
#define A_PM_TX_PRFTCH_WRR_WAIT_CNT_THRSHLD0 0x10023
#define A_PM_TX_PRFTCH_WRR_WAIT_CNT_THRSHLD1 0x10024
#define A_PM_TX_PRFTCH_WRR_WAIT_CNT_THRSHLD2 0x10025
#define A_PM_TX_PRFTCH_WRR_WAIT_CNT_THRSHLD3 0x10026
#define A_PM_TX_CH0_OSPI_DEFICIT_THRSHLD 0x10027
#define A_PM_TX_CH1_OSPI_DEFICIT_THRSHLD 0x10028
#define A_PM_TX_CH2_OSPI_DEFICIT_THRSHLD 0x10029
#define S_CH2_OSPI_DEFICIT_THRSHLD 0
#define M_CH2_OSPI_DEFICIT_THRSHLD 0xfffU
#define V_CH2_OSPI_DEFICIT_THRSHLD(x) ((x) << S_CH2_OSPI_DEFICIT_THRSHLD)
#define G_CH2_OSPI_DEFICIT_THRSHLD(x) (((x) >> S_CH2_OSPI_DEFICIT_THRSHLD) & M_CH2_OSPI_DEFICIT_THRSHLD)
#define A_PM_TX_CH3_OSPI_DEFICIT_THRSHLD 0x1002a
#define S_CH3_OSPI_DEFICIT_THRSHLD 0
#define M_CH3_OSPI_DEFICIT_THRSHLD 0xfffU
#define V_CH3_OSPI_DEFICIT_THRSHLD(x) ((x) << S_CH3_OSPI_DEFICIT_THRSHLD)
#define G_CH3_OSPI_DEFICIT_THRSHLD(x) (((x) >> S_CH3_OSPI_DEFICIT_THRSHLD) & M_CH3_OSPI_DEFICIT_THRSHLD)
#define A_PM_TX_INT_CAUSE_MASK_HALT 0x1002b
#define A_PM_TX_DBG_STAT0 0x1002c
#define S_RD_I_BUSY 29
#define V_RD_I_BUSY(x) ((x) << S_RD_I_BUSY)
#define F_RD_I_BUSY V_RD_I_BUSY(1U)
#define S_WR_O_BUSY 28
#define V_WR_O_BUSY(x) ((x) << S_WR_O_BUSY)
#define F_WR_O_BUSY V_WR_O_BUSY(1U)
#define S_M_TO_O_BUSY 27
#define V_M_TO_O_BUSY(x) ((x) << S_M_TO_O_BUSY)
#define F_M_TO_O_BUSY V_M_TO_O_BUSY(1U)
#define S_I_TO_M_BUSY 26
#define V_I_TO_M_BUSY(x) ((x) << S_I_TO_M_BUSY)
#define F_I_TO_M_BUSY V_I_TO_M_BUSY(1U)
#define S_PCMD_FB_ONLY 25
#define V_PCMD_FB_ONLY(x) ((x) << S_PCMD_FB_ONLY)
#define F_PCMD_FB_ONLY V_PCMD_FB_ONLY(1U)
#define S_PCMD_MEM 24
#define V_PCMD_MEM(x) ((x) << S_PCMD_MEM)
#define F_PCMD_MEM V_PCMD_MEM(1U)
#define S_PCMD_BYPASS 23
#define V_PCMD_BYPASS(x) ((x) << S_PCMD_BYPASS)
#define F_PCMD_BYPASS V_PCMD_BYPASS(1U)
#define S_PCMD_EOP2 22
#define V_PCMD_EOP2(x) ((x) << S_PCMD_EOP2)
#define F_PCMD_EOP2 V_PCMD_EOP2(1U)
#define S_PCMD_EOP 21
#define V_PCMD_EOP(x) ((x) << S_PCMD_EOP)
#define F_PCMD_EOP V_PCMD_EOP(1U)
#define S_PCMD_END_BUNDLE 20
#define V_PCMD_END_BUNDLE(x) ((x) << S_PCMD_END_BUNDLE)
#define F_PCMD_END_BUNDLE V_PCMD_END_BUNDLE(1U)
#define S_PCMD_FB_CMD 16
#define M_PCMD_FB_CMD 0xfU
#define V_PCMD_FB_CMD(x) ((x) << S_PCMD_FB_CMD)
#define G_PCMD_FB_CMD(x) (((x) >> S_PCMD_FB_CMD) & M_PCMD_FB_CMD)
#define S_CUR_PCMD_LEN 0
#define M_CUR_PCMD_LEN 0xffffU
#define V_CUR_PCMD_LEN(x) ((x) << S_CUR_PCMD_LEN)
#define G_CUR_PCMD_LEN(x) (((x) >> S_CUR_PCMD_LEN) & M_CUR_PCMD_LEN)
#define S_T6_RD_I_BUSY 28
#define V_T6_RD_I_BUSY(x) ((x) << S_T6_RD_I_BUSY)
#define F_T6_RD_I_BUSY V_T6_RD_I_BUSY(1U)
#define S_T6_WR_O_BUSY 27
#define V_T6_WR_O_BUSY(x) ((x) << S_T6_WR_O_BUSY)
#define F_T6_WR_O_BUSY V_T6_WR_O_BUSY(1U)
#define S_T6_M_TO_O_BUSY 26
#define V_T6_M_TO_O_BUSY(x) ((x) << S_T6_M_TO_O_BUSY)
#define F_T6_M_TO_O_BUSY V_T6_M_TO_O_BUSY(1U)
#define S_T6_I_TO_M_BUSY 25
#define V_T6_I_TO_M_BUSY(x) ((x) << S_T6_I_TO_M_BUSY)
#define F_T6_I_TO_M_BUSY V_T6_I_TO_M_BUSY(1U)
#define S_T6_PCMD_FB_ONLY 24
#define V_T6_PCMD_FB_ONLY(x) ((x) << S_T6_PCMD_FB_ONLY)
#define F_T6_PCMD_FB_ONLY V_T6_PCMD_FB_ONLY(1U)
#define S_T6_PCMD_MEM 23
#define V_T6_PCMD_MEM(x) ((x) << S_T6_PCMD_MEM)
#define F_T6_PCMD_MEM V_T6_PCMD_MEM(1U)
#define S_T6_PCMD_BYPASS 22
#define V_T6_PCMD_BYPASS(x) ((x) << S_T6_PCMD_BYPASS)
#define F_T6_PCMD_BYPASS V_T6_PCMD_BYPASS(1U)
#define A_PM_TX_DBG_STAT1 0x1002d
#define S_PCMD_MEM0 31
#define V_PCMD_MEM0(x) ((x) << S_PCMD_MEM0)
#define F_PCMD_MEM0 V_PCMD_MEM0(1U)
#define S_FREE_OESPI_CNT0 19
#define M_FREE_OESPI_CNT0 0xfffU
#define V_FREE_OESPI_CNT0(x) ((x) << S_FREE_OESPI_CNT0)
#define G_FREE_OESPI_CNT0(x) (((x) >> S_FREE_OESPI_CNT0) & M_FREE_OESPI_CNT0)
#define S_PCMD_FLIT_LEN0 7
#define M_PCMD_FLIT_LEN0 0xfffU
#define V_PCMD_FLIT_LEN0(x) ((x) << S_PCMD_FLIT_LEN0)
#define G_PCMD_FLIT_LEN0(x) (((x) >> S_PCMD_FLIT_LEN0) & M_PCMD_FLIT_LEN0)
#define S_PCMD_CMD0 3
#define M_PCMD_CMD0 0xfU
#define V_PCMD_CMD0(x) ((x) << S_PCMD_CMD0)
#define G_PCMD_CMD0(x) (((x) >> S_PCMD_CMD0) & M_PCMD_CMD0)
#define S_OFIFO_FULL0 2
#define V_OFIFO_FULL0(x) ((x) << S_OFIFO_FULL0)
#define F_OFIFO_FULL0 V_OFIFO_FULL0(1U)
#define S_GCSUM_DRDY0 1
#define V_GCSUM_DRDY0(x) ((x) << S_GCSUM_DRDY0)
#define F_GCSUM_DRDY0 V_GCSUM_DRDY0(1U)
#define S_BYPASS0 0
#define V_BYPASS0(x) ((x) << S_BYPASS0)
#define F_BYPASS0 V_BYPASS0(1U)
#define A_PM_TX_DBG_STAT2 0x1002e
#define S_PCMD_MEM1 31
#define V_PCMD_MEM1(x) ((x) << S_PCMD_MEM1)
#define F_PCMD_MEM1 V_PCMD_MEM1(1U)
#define S_FREE_OESPI_CNT1 19
#define M_FREE_OESPI_CNT1 0xfffU
#define V_FREE_OESPI_CNT1(x) ((x) << S_FREE_OESPI_CNT1)
#define G_FREE_OESPI_CNT1(x) (((x) >> S_FREE_OESPI_CNT1) & M_FREE_OESPI_CNT1)
#define S_PCMD_FLIT_LEN1 7
#define M_PCMD_FLIT_LEN1 0xfffU
#define V_PCMD_FLIT_LEN1(x) ((x) << S_PCMD_FLIT_LEN1)
#define G_PCMD_FLIT_LEN1(x) (((x) >> S_PCMD_FLIT_LEN1) & M_PCMD_FLIT_LEN1)
#define S_PCMD_CMD1 3
#define M_PCMD_CMD1 0xfU
#define V_PCMD_CMD1(x) ((x) << S_PCMD_CMD1)
#define G_PCMD_CMD1(x) (((x) >> S_PCMD_CMD1) & M_PCMD_CMD1)
#define S_OFIFO_FULL1 2
#define V_OFIFO_FULL1(x) ((x) << S_OFIFO_FULL1)
#define F_OFIFO_FULL1 V_OFIFO_FULL1(1U)
#define S_GCSUM_DRDY1 1
#define V_GCSUM_DRDY1(x) ((x) << S_GCSUM_DRDY1)
#define F_GCSUM_DRDY1 V_GCSUM_DRDY1(1U)
#define S_BYPASS1 0
#define V_BYPASS1(x) ((x) << S_BYPASS1)
#define F_BYPASS1 V_BYPASS1(1U)
#define A_PM_TX_DBG_STAT3 0x1002f
#define S_PCMD_MEM2 31
#define V_PCMD_MEM2(x) ((x) << S_PCMD_MEM2)
#define F_PCMD_MEM2 V_PCMD_MEM2(1U)
#define S_FREE_OESPI_CNT2 19
#define M_FREE_OESPI_CNT2 0xfffU
#define V_FREE_OESPI_CNT2(x) ((x) << S_FREE_OESPI_CNT2)
#define G_FREE_OESPI_CNT2(x) (((x) >> S_FREE_OESPI_CNT2) & M_FREE_OESPI_CNT2)
#define S_PCMD_FLIT_LEN2 7
#define M_PCMD_FLIT_LEN2 0xfffU
#define V_PCMD_FLIT_LEN2(x) ((x) << S_PCMD_FLIT_LEN2)
#define G_PCMD_FLIT_LEN2(x) (((x) >> S_PCMD_FLIT_LEN2) & M_PCMD_FLIT_LEN2)
#define S_PCMD_CMD2 3
#define M_PCMD_CMD2 0xfU
#define V_PCMD_CMD2(x) ((x) << S_PCMD_CMD2)
#define G_PCMD_CMD2(x) (((x) >> S_PCMD_CMD2) & M_PCMD_CMD2)
#define S_OFIFO_FULL2 2
#define V_OFIFO_FULL2(x) ((x) << S_OFIFO_FULL2)
#define F_OFIFO_FULL2 V_OFIFO_FULL2(1U)
#define S_GCSUM_DRDY2 1
#define V_GCSUM_DRDY2(x) ((x) << S_GCSUM_DRDY2)
#define F_GCSUM_DRDY2 V_GCSUM_DRDY2(1U)
#define S_BYPASS2 0
#define V_BYPASS2(x) ((x) << S_BYPASS2)
#define F_BYPASS2 V_BYPASS2(1U)
#define A_PM_TX_DBG_STAT4 0x10030
#define S_PCMD_MEM3 31
#define V_PCMD_MEM3(x) ((x) << S_PCMD_MEM3)
#define F_PCMD_MEM3 V_PCMD_MEM3(1U)
#define S_FREE_OESPI_CNT3 19
#define M_FREE_OESPI_CNT3 0xfffU
#define V_FREE_OESPI_CNT3(x) ((x) << S_FREE_OESPI_CNT3)
#define G_FREE_OESPI_CNT3(x) (((x) >> S_FREE_OESPI_CNT3) & M_FREE_OESPI_CNT3)
#define S_PCMD_FLIT_LEN3 7
#define M_PCMD_FLIT_LEN3 0xfffU
#define V_PCMD_FLIT_LEN3(x) ((x) << S_PCMD_FLIT_LEN3)
#define G_PCMD_FLIT_LEN3(x) (((x) >> S_PCMD_FLIT_LEN3) & M_PCMD_FLIT_LEN3)
#define S_PCMD_CMD3 3
#define M_PCMD_CMD3 0xfU
#define V_PCMD_CMD3(x) ((x) << S_PCMD_CMD3)
#define G_PCMD_CMD3(x) (((x) >> S_PCMD_CMD3) & M_PCMD_CMD3)
#define S_OFIFO_FULL3 2
#define V_OFIFO_FULL3(x) ((x) << S_OFIFO_FULL3)
#define F_OFIFO_FULL3 V_OFIFO_FULL3(1U)
#define S_GCSUM_DRDY3 1
#define V_GCSUM_DRDY3(x) ((x) << S_GCSUM_DRDY3)
#define F_GCSUM_DRDY3 V_GCSUM_DRDY3(1U)
#define S_BYPASS3 0
#define V_BYPASS3(x) ((x) << S_BYPASS3)
#define F_BYPASS3 V_BYPASS3(1U)
#define A_PM_TX_DBG_STAT5 0x10031
#define S_SET_PCMD_RES_RDY_RD 24
#define M_SET_PCMD_RES_RDY_RD 0xfU
#define V_SET_PCMD_RES_RDY_RD(x) ((x) << S_SET_PCMD_RES_RDY_RD)
#define G_SET_PCMD_RES_RDY_RD(x) (((x) >> S_SET_PCMD_RES_RDY_RD) & M_SET_PCMD_RES_RDY_RD)
#define S_ISSUED_PREF_RD_ER_CLR 20
#define M_ISSUED_PREF_RD_ER_CLR 0xfU
#define V_ISSUED_PREF_RD_ER_CLR(x) ((x) << S_ISSUED_PREF_RD_ER_CLR)
#define G_ISSUED_PREF_RD_ER_CLR(x) (((x) >> S_ISSUED_PREF_RD_ER_CLR) & M_ISSUED_PREF_RD_ER_CLR)
#define S_ISSUED_PREF_RD 16
#define M_ISSUED_PREF_RD 0xfU
#define V_ISSUED_PREF_RD(x) ((x) << S_ISSUED_PREF_RD)
#define G_ISSUED_PREF_RD(x) (((x) >> S_ISSUED_PREF_RD) & M_ISSUED_PREF_RD)
#define S_PCMD_RES_RDY 12
#define M_PCMD_RES_RDY 0xfU
#define V_PCMD_RES_RDY(x) ((x) << S_PCMD_RES_RDY)
#define G_PCMD_RES_RDY(x) (((x) >> S_PCMD_RES_RDY) & M_PCMD_RES_RDY)
#define S_DB_VLD 11
#define V_DB_VLD(x) ((x) << S_DB_VLD)
#define F_DB_VLD V_DB_VLD(1U)
#define S_INJECT0_DRDY 10
#define V_INJECT0_DRDY(x) ((x) << S_INJECT0_DRDY)
#define F_INJECT0_DRDY V_INJECT0_DRDY(1U)
#define S_INJECT1_DRDY 9
#define V_INJECT1_DRDY(x) ((x) << S_INJECT1_DRDY)
#define F_INJECT1_DRDY V_INJECT1_DRDY(1U)
#define S_FIRST_BUNDLE 5
#define M_FIRST_BUNDLE 0xfU
#define V_FIRST_BUNDLE(x) ((x) << S_FIRST_BUNDLE)
#define G_FIRST_BUNDLE(x) (((x) >> S_FIRST_BUNDLE) & M_FIRST_BUNDLE)
#define S_GCSUM_MORE_THAN_2_LEFT 1
#define M_GCSUM_MORE_THAN_2_LEFT 0xfU
#define V_GCSUM_MORE_THAN_2_LEFT(x) ((x) << S_GCSUM_MORE_THAN_2_LEFT)
#define G_GCSUM_MORE_THAN_2_LEFT(x) (((x) >> S_GCSUM_MORE_THAN_2_LEFT) & M_GCSUM_MORE_THAN_2_LEFT)
#define S_SDC_DRDY 0
#define V_SDC_DRDY(x) ((x) << S_SDC_DRDY)
#define F_SDC_DRDY V_SDC_DRDY(1U)
#define A_PM_TX_DBG_STAT6 0x10032
#define S_PCMD_VLD 31
#define V_PCMD_VLD(x) ((x) << S_PCMD_VLD)
#define F_PCMD_VLD V_PCMD_VLD(1U)
#define S_PCMD_CH 29
#define M_PCMD_CH 0x3U
#define V_PCMD_CH(x) ((x) << S_PCMD_CH)
#define G_PCMD_CH(x) (((x) >> S_PCMD_CH) & M_PCMD_CH)
#define S_STATE_MACHINE_LOC 24
#define M_STATE_MACHINE_LOC 0x1fU
#define V_STATE_MACHINE_LOC(x) ((x) << S_STATE_MACHINE_LOC)
#define G_STATE_MACHINE_LOC(x) (((x) >> S_STATE_MACHINE_LOC) & M_STATE_MACHINE_LOC)
#define S_ICSPI_TXVALID 20
#define M_ICSPI_TXVALID 0xfU
#define V_ICSPI_TXVALID(x) ((x) << S_ICSPI_TXVALID)
#define G_ICSPI_TXVALID(x) (((x) >> S_ICSPI_TXVALID) & M_ICSPI_TXVALID)
#define S_ICSPI_TXFULL 16
#define M_ICSPI_TXFULL 0xfU
#define V_ICSPI_TXFULL(x) ((x) << S_ICSPI_TXFULL)
#define G_ICSPI_TXFULL(x) (((x) >> S_ICSPI_TXFULL) & M_ICSPI_TXFULL)
#define S_PCMD_SRDY 12
#define M_PCMD_SRDY 0xfU
#define V_PCMD_SRDY(x) ((x) << S_PCMD_SRDY)
#define G_PCMD_SRDY(x) (((x) >> S_PCMD_SRDY) & M_PCMD_SRDY)
#define S_PCMD_DRDY 8
#define M_PCMD_DRDY 0xfU
#define V_PCMD_DRDY(x) ((x) << S_PCMD_DRDY)
#define G_PCMD_DRDY(x) (((x) >> S_PCMD_DRDY) & M_PCMD_DRDY)
#define S_PCMD_CMD 4
#define M_PCMD_CMD 0xfU
#define V_PCMD_CMD(x) ((x) << S_PCMD_CMD)
#define G_PCMD_CMD(x) (((x) >> S_PCMD_CMD) & M_PCMD_CMD)
#define S_OEFIFO_FULL3 3
#define V_OEFIFO_FULL3(x) ((x) << S_OEFIFO_FULL3)
#define F_OEFIFO_FULL3 V_OEFIFO_FULL3(1U)
#define S_OEFIFO_FULL2 2
#define V_OEFIFO_FULL2(x) ((x) << S_OEFIFO_FULL2)
#define F_OEFIFO_FULL2 V_OEFIFO_FULL2(1U)
#define S_OEFIFO_FULL1 1
#define V_OEFIFO_FULL1(x) ((x) << S_OEFIFO_FULL1)
#define F_OEFIFO_FULL1 V_OEFIFO_FULL1(1U)
#define S_OEFIFO_FULL0 0
#define V_OEFIFO_FULL0(x) ((x) << S_OEFIFO_FULL0)
#define F_OEFIFO_FULL0 V_OEFIFO_FULL0(1U)
#define A_PM_TX_DBG_STAT7 0x10033
#define S_ICSPI_RXVALID 28
#define M_ICSPI_RXVALID 0xfU
#define V_ICSPI_RXVALID(x) ((x) << S_ICSPI_RXVALID)
#define G_ICSPI_RXVALID(x) (((x) >> S_ICSPI_RXVALID) & M_ICSPI_RXVALID)
#define S_ICSPI_RXFULL 24
#define M_ICSPI_RXFULL 0xfU
#define V_ICSPI_RXFULL(x) ((x) << S_ICSPI_RXFULL)
#define G_ICSPI_RXFULL(x) (((x) >> S_ICSPI_RXFULL) & M_ICSPI_RXFULL)
#define S_OESPI_VALID 20
#define M_OESPI_VALID 0xfU
#define V_OESPI_VALID(x) ((x) << S_OESPI_VALID)
#define G_OESPI_VALID(x) (((x) >> S_OESPI_VALID) & M_OESPI_VALID)
#define S_OESPI_FULL 16
#define M_OESPI_FULL 0xfU
#define V_OESPI_FULL(x) ((x) << S_OESPI_FULL)
#define G_OESPI_FULL(x) (((x) >> S_OESPI_FULL) & M_OESPI_FULL)
#define S_C_RXVALID 12
#define M_C_RXVALID 0xfU
#define V_C_RXVALID(x) ((x) << S_C_RXVALID)
#define G_C_RXVALID(x) (((x) >> S_C_RXVALID) & M_C_RXVALID)
#define S_C_RXAFULL 8
#define M_C_RXAFULL 0xfU
#define V_C_RXAFULL(x) ((x) << S_C_RXAFULL)
#define G_C_RXAFULL(x) (((x) >> S_C_RXAFULL) & M_C_RXAFULL)
#define S_E_TXVALID3 7
#define V_E_TXVALID3(x) ((x) << S_E_TXVALID3)
#define F_E_TXVALID3 V_E_TXVALID3(1U)
#define S_E_TXVALID2 6
#define V_E_TXVALID2(x) ((x) << S_E_TXVALID2)
#define F_E_TXVALID2 V_E_TXVALID2(1U)
#define S_E_TXVALID1 5
#define V_E_TXVALID1(x) ((x) << S_E_TXVALID1)
#define F_E_TXVALID1 V_E_TXVALID1(1U)
#define S_E_TXVALID0 4
#define V_E_TXVALID0(x) ((x) << S_E_TXVALID0)
#define F_E_TXVALID0 V_E_TXVALID0(1U)
#define S_E_TXFULL3 3
#define V_E_TXFULL3(x) ((x) << S_E_TXFULL3)
#define F_E_TXFULL3 V_E_TXFULL3(1U)
#define S_E_TXFULL2 2
#define V_E_TXFULL2(x) ((x) << S_E_TXFULL2)
#define F_E_TXFULL2 V_E_TXFULL2(1U)
#define S_E_TXFULL1 1
#define V_E_TXFULL1(x) ((x) << S_E_TXFULL1)
#define F_E_TXFULL1 V_E_TXFULL1(1U)
#define S_E_TXFULL0 0
#define V_E_TXFULL0(x) ((x) << S_E_TXFULL0)
#define F_E_TXFULL0 V_E_TXFULL0(1U)
#define A_PM_TX_DBG_STAT8 0x10034
#define S_MC_RSP_FIFO_CNT 24
#define M_MC_RSP_FIFO_CNT 0x3U
#define V_MC_RSP_FIFO_CNT(x) ((x) << S_MC_RSP_FIFO_CNT)
#define G_MC_RSP_FIFO_CNT(x) (((x) >> S_MC_RSP_FIFO_CNT) & M_MC_RSP_FIFO_CNT)
#define S_PCMD_FREE_CNT0 14
#define M_PCMD_FREE_CNT0 0x3ffU
#define V_PCMD_FREE_CNT0(x) ((x) << S_PCMD_FREE_CNT0)
#define G_PCMD_FREE_CNT0(x) (((x) >> S_PCMD_FREE_CNT0) & M_PCMD_FREE_CNT0)
#define S_PCMD_FREE_CNT1 4
#define M_PCMD_FREE_CNT1 0x3ffU
#define V_PCMD_FREE_CNT1(x) ((x) << S_PCMD_FREE_CNT1)
#define G_PCMD_FREE_CNT1(x) (((x) >> S_PCMD_FREE_CNT1) & M_PCMD_FREE_CNT1)
#define S_M_REQADDRRDY 3
#define V_M_REQADDRRDY(x) ((x) << S_M_REQADDRRDY)
#define F_M_REQADDRRDY V_M_REQADDRRDY(1U)
#define S_M_REQWRITE 2
#define V_M_REQWRITE(x) ((x) << S_M_REQWRITE)
#define F_M_REQWRITE V_M_REQWRITE(1U)
#define S_M_REQDATAVLD 1
#define V_M_REQDATAVLD(x) ((x) << S_M_REQDATAVLD)
#define F_M_REQDATAVLD V_M_REQDATAVLD(1U)
#define S_M_REQDATARDY 0
#define V_M_REQDATARDY(x) ((x) << S_M_REQDATARDY)
#define F_M_REQDATARDY V_M_REQDATARDY(1U)
#define S_T6_MC_RSP_FIFO_CNT 27
#define M_T6_MC_RSP_FIFO_CNT 0x3U
#define V_T6_MC_RSP_FIFO_CNT(x) ((x) << S_T6_MC_RSP_FIFO_CNT)
#define G_T6_MC_RSP_FIFO_CNT(x) (((x) >> S_T6_MC_RSP_FIFO_CNT) & M_T6_MC_RSP_FIFO_CNT)
#define S_T6_PCMD_FREE_CNT0 17
#define M_T6_PCMD_FREE_CNT0 0x3ffU
#define V_T6_PCMD_FREE_CNT0(x) ((x) << S_T6_PCMD_FREE_CNT0)
#define G_T6_PCMD_FREE_CNT0(x) (((x) >> S_T6_PCMD_FREE_CNT0) & M_T6_PCMD_FREE_CNT0)
#define S_T6_PCMD_FREE_CNT1 7
#define M_T6_PCMD_FREE_CNT1 0x3ffU
#define V_T6_PCMD_FREE_CNT1(x) ((x) << S_T6_PCMD_FREE_CNT1)
#define G_T6_PCMD_FREE_CNT1(x) (((x) >> S_T6_PCMD_FREE_CNT1) & M_T6_PCMD_FREE_CNT1)
#define S_M_RSPVLD 6
#define V_M_RSPVLD(x) ((x) << S_M_RSPVLD)
#define F_M_RSPVLD V_M_RSPVLD(1U)
#define S_M_RSPRDY 5
#define V_M_RSPRDY(x) ((x) << S_M_RSPRDY)
#define F_M_RSPRDY V_M_RSPRDY(1U)
#define S_M_REQADDRVLD 4
#define V_M_REQADDRVLD(x) ((x) << S_M_REQADDRVLD)
#define F_M_REQADDRVLD V_M_REQADDRVLD(1U)
#define A_PM_TX_DBG_STAT9 0x10035
#define S_PCMD_FREE_CNT2 10
#define M_PCMD_FREE_CNT2 0x3ffU
#define V_PCMD_FREE_CNT2(x) ((x) << S_PCMD_FREE_CNT2)
#define G_PCMD_FREE_CNT2(x) (((x) >> S_PCMD_FREE_CNT2) & M_PCMD_FREE_CNT2)
#define S_PCMD_FREE_CNT3 0
#define M_PCMD_FREE_CNT3 0x3ffU
#define V_PCMD_FREE_CNT3(x) ((x) << S_PCMD_FREE_CNT3)
#define G_PCMD_FREE_CNT3(x) (((x) >> S_PCMD_FREE_CNT3) & M_PCMD_FREE_CNT3)
#define A_PM_TX_DBG_STAT10 0x10036
#define S_IN_EOP_CNT3 28
#define M_IN_EOP_CNT3 0xfU
#define V_IN_EOP_CNT3(x) ((x) << S_IN_EOP_CNT3)
#define G_IN_EOP_CNT3(x) (((x) >> S_IN_EOP_CNT3) & M_IN_EOP_CNT3)
#define S_IN_EOP_CNT2 24
#define M_IN_EOP_CNT2 0xfU
#define V_IN_EOP_CNT2(x) ((x) << S_IN_EOP_CNT2)
#define G_IN_EOP_CNT2(x) (((x) >> S_IN_EOP_CNT2) & M_IN_EOP_CNT2)
#define S_IN_EOP_CNT1 20
#define M_IN_EOP_CNT1 0xfU
#define V_IN_EOP_CNT1(x) ((x) << S_IN_EOP_CNT1)
#define G_IN_EOP_CNT1(x) (((x) >> S_IN_EOP_CNT1) & M_IN_EOP_CNT1)
#define S_IN_EOP_CNT0 16
#define M_IN_EOP_CNT0 0xfU
#define V_IN_EOP_CNT0(x) ((x) << S_IN_EOP_CNT0)
#define G_IN_EOP_CNT0(x) (((x) >> S_IN_EOP_CNT0) & M_IN_EOP_CNT0)
#define S_IN_SOP_CNT3 12
#define M_IN_SOP_CNT3 0xfU
#define V_IN_SOP_CNT3(x) ((x) << S_IN_SOP_CNT3)
#define G_IN_SOP_CNT3(x) (((x) >> S_IN_SOP_CNT3) & M_IN_SOP_CNT3)
#define S_IN_SOP_CNT2 8
#define M_IN_SOP_CNT2 0xfU
#define V_IN_SOP_CNT2(x) ((x) << S_IN_SOP_CNT2)
#define G_IN_SOP_CNT2(x) (((x) >> S_IN_SOP_CNT2) & M_IN_SOP_CNT2)
#define S_IN_SOP_CNT1 4
#define M_IN_SOP_CNT1 0xfU
#define V_IN_SOP_CNT1(x) ((x) << S_IN_SOP_CNT1)
#define G_IN_SOP_CNT1(x) (((x) >> S_IN_SOP_CNT1) & M_IN_SOP_CNT1)
#define S_IN_SOP_CNT0 0
#define M_IN_SOP_CNT0 0xfU
#define V_IN_SOP_CNT0(x) ((x) << S_IN_SOP_CNT0)
#define G_IN_SOP_CNT0(x) (((x) >> S_IN_SOP_CNT0) & M_IN_SOP_CNT0)
#define A_PM_TX_DBG_STAT11 0x10037
#define S_OUT_EOP_CNT3 28
#define M_OUT_EOP_CNT3 0xfU
#define V_OUT_EOP_CNT3(x) ((x) << S_OUT_EOP_CNT3)
#define G_OUT_EOP_CNT3(x) (((x) >> S_OUT_EOP_CNT3) & M_OUT_EOP_CNT3)
#define S_OUT_EOP_CNT2 24
#define M_OUT_EOP_CNT2 0xfU
#define V_OUT_EOP_CNT2(x) ((x) << S_OUT_EOP_CNT2)
#define G_OUT_EOP_CNT2(x) (((x) >> S_OUT_EOP_CNT2) & M_OUT_EOP_CNT2)
#define S_OUT_EOP_CNT1 20
#define M_OUT_EOP_CNT1 0xfU
#define V_OUT_EOP_CNT1(x) ((x) << S_OUT_EOP_CNT1)
#define G_OUT_EOP_CNT1(x) (((x) >> S_OUT_EOP_CNT1) & M_OUT_EOP_CNT1)
#define S_OUT_EOP_CNT0 16
#define M_OUT_EOP_CNT0 0xfU
#define V_OUT_EOP_CNT0(x) ((x) << S_OUT_EOP_CNT0)
#define G_OUT_EOP_CNT0(x) (((x) >> S_OUT_EOP_CNT0) & M_OUT_EOP_CNT0)
#define S_OUT_SOP_CNT3 12
#define M_OUT_SOP_CNT3 0xfU
#define V_OUT_SOP_CNT3(x) ((x) << S_OUT_SOP_CNT3)
#define G_OUT_SOP_CNT3(x) (((x) >> S_OUT_SOP_CNT3) & M_OUT_SOP_CNT3)
#define S_OUT_SOP_CNT2 8
#define M_OUT_SOP_CNT2 0xfU
#define V_OUT_SOP_CNT2(x) ((x) << S_OUT_SOP_CNT2)
#define G_OUT_SOP_CNT2(x) (((x) >> S_OUT_SOP_CNT2) & M_OUT_SOP_CNT2)
#define S_OUT_SOP_CNT1 4
#define M_OUT_SOP_CNT1 0xfU
#define V_OUT_SOP_CNT1(x) ((x) << S_OUT_SOP_CNT1)
#define G_OUT_SOP_CNT1(x) (((x) >> S_OUT_SOP_CNT1) & M_OUT_SOP_CNT1)
#define S_OUT_SOP_CNT0 0
#define M_OUT_SOP_CNT0 0xfU
#define V_OUT_SOP_CNT0(x) ((x) << S_OUT_SOP_CNT0)
#define G_OUT_SOP_CNT0(x) (((x) >> S_OUT_SOP_CNT0) & M_OUT_SOP_CNT0)
#define A_PM_TX_DBG_STAT12 0x10038
#define A_PM_TX_DBG_STAT13 0x10039
#define S_CH_DEFICIT_BLOWED 31
#define V_CH_DEFICIT_BLOWED(x) ((x) << S_CH_DEFICIT_BLOWED)
#define F_CH_DEFICIT_BLOWED V_CH_DEFICIT_BLOWED(1U)
#define S_CH1_DEFICIT 16
#define M_CH1_DEFICIT 0xfffU
#define V_CH1_DEFICIT(x) ((x) << S_CH1_DEFICIT)
#define G_CH1_DEFICIT(x) (((x) >> S_CH1_DEFICIT) & M_CH1_DEFICIT)
#define S_CH0_DEFICIT 0
#define M_CH0_DEFICIT 0xfffU
#define V_CH0_DEFICIT(x) ((x) << S_CH0_DEFICIT)
#define G_CH0_DEFICIT(x) (((x) >> S_CH0_DEFICIT) & M_CH0_DEFICIT)
#define A_PM_TX_DBG_STAT14 0x1003a
#define S_CH3_DEFICIT 16
#define M_CH3_DEFICIT 0xfffU
#define V_CH3_DEFICIT(x) ((x) << S_CH3_DEFICIT)
#define G_CH3_DEFICIT(x) (((x) >> S_CH3_DEFICIT) & M_CH3_DEFICIT)
#define S_CH2_DEFICIT 0
#define M_CH2_DEFICIT 0xfffU
#define V_CH2_DEFICIT(x) ((x) << S_CH2_DEFICIT)
#define G_CH2_DEFICIT(x) (((x) >> S_CH2_DEFICIT) & M_CH2_DEFICIT)
#define A_PM_TX_DBG_STAT15 0x1003b
#define S_BUNDLE_LEN_SRDY 28
#define M_BUNDLE_LEN_SRDY 0xfU
#define V_BUNDLE_LEN_SRDY(x) ((x) << S_BUNDLE_LEN_SRDY)
#define G_BUNDLE_LEN_SRDY(x) (((x) >> S_BUNDLE_LEN_SRDY) & M_BUNDLE_LEN_SRDY)
#define S_BUNDLE_LEN1 16
#define M_BUNDLE_LEN1 0xfffU
#define V_BUNDLE_LEN1(x) ((x) << S_BUNDLE_LEN1)
#define G_BUNDLE_LEN1(x) (((x) >> S_BUNDLE_LEN1) & M_BUNDLE_LEN1)
#define S_BUNDLE_LEN0 0
#define M_BUNDLE_LEN0 0xfffU
#define V_BUNDLE_LEN0(x) ((x) << S_BUNDLE_LEN0)
#define G_BUNDLE_LEN0(x) (((x) >> S_BUNDLE_LEN0) & M_BUNDLE_LEN0)
#define S_T6_BUNDLE_LEN_SRDY 24
#define M_T6_BUNDLE_LEN_SRDY 0x3U
#define V_T6_BUNDLE_LEN_SRDY(x) ((x) << S_T6_BUNDLE_LEN_SRDY)
#define G_T6_BUNDLE_LEN_SRDY(x) (((x) >> S_T6_BUNDLE_LEN_SRDY) & M_T6_BUNDLE_LEN_SRDY)
#define S_T6_BUNDLE_LEN1 12
#define M_T6_BUNDLE_LEN1 0xfffU
#define V_T6_BUNDLE_LEN1(x) ((x) << S_T6_BUNDLE_LEN1)
#define G_T6_BUNDLE_LEN1(x) (((x) >> S_T6_BUNDLE_LEN1) & M_T6_BUNDLE_LEN1)
#define A_PM_TX_DBG_STAT16 0x1003c
#define S_BUNDLE_LEN3 16
#define M_BUNDLE_LEN3 0xfffU
#define V_BUNDLE_LEN3(x) ((x) << S_BUNDLE_LEN3)
#define G_BUNDLE_LEN3(x) (((x) >> S_BUNDLE_LEN3) & M_BUNDLE_LEN3)
#define S_BUNDLE_LEN2 0
#define M_BUNDLE_LEN2 0xfffU
#define V_BUNDLE_LEN2(x) ((x) << S_BUNDLE_LEN2)
#define G_BUNDLE_LEN2(x) (((x) >> S_BUNDLE_LEN2) & M_BUNDLE_LEN2)
/* registers for module MPS */
#define MPS_BASE_ADDR 0x9000
#define A_MPS_PORT_CTL 0x0
#define S_LPBKEN 31
#define V_LPBKEN(x) ((x) << S_LPBKEN)
#define F_LPBKEN V_LPBKEN(1U)
#define S_PORTTXEN 30
#define V_PORTTXEN(x) ((x) << S_PORTTXEN)
#define F_PORTTXEN V_PORTTXEN(1U)
#define S_PORTRXEN 29
#define V_PORTRXEN(x) ((x) << S_PORTRXEN)
#define F_PORTRXEN V_PORTRXEN(1U)
#define S_PPPEN 28
#define V_PPPEN(x) ((x) << S_PPPEN)
#define F_PPPEN V_PPPEN(1U)
#define S_FCSSTRIPEN 27
#define V_FCSSTRIPEN(x) ((x) << S_FCSSTRIPEN)
#define F_FCSSTRIPEN V_FCSSTRIPEN(1U)
#define S_PPPANDPAUSE 26
#define V_PPPANDPAUSE(x) ((x) << S_PPPANDPAUSE)
#define F_PPPANDPAUSE V_PPPANDPAUSE(1U)
#define S_PRIOPPPENMAP 16
#define M_PRIOPPPENMAP 0xffU
#define V_PRIOPPPENMAP(x) ((x) << S_PRIOPPPENMAP)
#define G_PRIOPPPENMAP(x) (((x) >> S_PRIOPPPENMAP) & M_PRIOPPPENMAP)
#define A_MPS_VF_CTL 0x0
#define A_MPS_PORT_PAUSE_CTL 0x4
#define S_TIMEUNIT 0
#define M_TIMEUNIT 0xffffU
#define V_TIMEUNIT(x) ((x) << S_TIMEUNIT)
#define G_TIMEUNIT(x) (((x) >> S_TIMEUNIT) & M_TIMEUNIT)
#define A_MPS_PORT_TX_PAUSE_CTL 0x8
#define S_REGSENDOFF 24
#define M_REGSENDOFF 0xffU
#define V_REGSENDOFF(x) ((x) << S_REGSENDOFF)
#define G_REGSENDOFF(x) (((x) >> S_REGSENDOFF) & M_REGSENDOFF)
#define S_REGSENDON 16
#define M_REGSENDON 0xffU
#define V_REGSENDON(x) ((x) << S_REGSENDON)
#define G_REGSENDON(x) (((x) >> S_REGSENDON) & M_REGSENDON)
#define S_SGESENDEN 8
#define M_SGESENDEN 0xffU
#define V_SGESENDEN(x) ((x) << S_SGESENDEN)
#define G_SGESENDEN(x) (((x) >> S_SGESENDEN) & M_SGESENDEN)
#define S_RXSENDEN 0
#define M_RXSENDEN 0xffU
#define V_RXSENDEN(x) ((x) << S_RXSENDEN)
#define G_RXSENDEN(x) (((x) >> S_RXSENDEN) & M_RXSENDEN)
#define A_MPS_PORT_TX_PAUSE_CTL2 0xc
#define S_XOFFDISABLE 0
#define V_XOFFDISABLE(x) ((x) << S_XOFFDISABLE)
#define F_XOFFDISABLE V_XOFFDISABLE(1U)
#define A_MPS_PORT_RX_PAUSE_CTL 0x10
#define S_REGHALTON 8
#define M_REGHALTON 0xffU
#define V_REGHALTON(x) ((x) << S_REGHALTON)
#define G_REGHALTON(x) (((x) >> S_REGHALTON) & M_REGHALTON)
#define S_RXHALTEN 0
#define M_RXHALTEN 0xffU
#define V_RXHALTEN(x) ((x) << S_RXHALTEN)
#define G_RXHALTEN(x) (((x) >> S_RXHALTEN) & M_RXHALTEN)
#define A_MPS_PORT_TX_PAUSE_STATUS 0x14
#define S_REGSENDING 16
#define M_REGSENDING 0xffU
#define V_REGSENDING(x) ((x) << S_REGSENDING)
#define G_REGSENDING(x) (((x) >> S_REGSENDING) & M_REGSENDING)
#define S_SGESENDING 8
#define M_SGESENDING 0xffU
#define V_SGESENDING(x) ((x) << S_SGESENDING)
#define G_SGESENDING(x) (((x) >> S_SGESENDING) & M_SGESENDING)
#define S_RXSENDING 0
#define M_RXSENDING 0xffU
#define V_RXSENDING(x) ((x) << S_RXSENDING)
#define G_RXSENDING(x) (((x) >> S_RXSENDING) & M_RXSENDING)
#define A_MPS_PORT_RX_PAUSE_STATUS 0x18
#define S_REGHALTED 8
#define M_REGHALTED 0xffU
#define V_REGHALTED(x) ((x) << S_REGHALTED)
#define G_REGHALTED(x) (((x) >> S_REGHALTED) & M_REGHALTED)
#define S_RXHALTED 0
#define M_RXHALTED 0xffU
#define V_RXHALTED(x) ((x) << S_RXHALTED)
#define G_RXHALTED(x) (((x) >> S_RXHALTED) & M_RXHALTED)
#define A_MPS_PORT_TX_PAUSE_DEST_L 0x1c
#define A_MPS_PORT_TX_PAUSE_DEST_H 0x20
#define S_ADDR 0
#define M_ADDR 0xffffU
#define V_ADDR(x) ((x) << S_ADDR)
#define G_ADDR(x) (((x) >> S_ADDR) & M_ADDR)
#define A_MPS_PORT_TX_PAUSE_SOURCE_L 0x24
#define A_MPS_PORT_TX_PAUSE_SOURCE_H 0x28
#define A_MPS_PORT_PRTY_BUFFER_GROUP_MAP 0x2c
#define S_PRTY7 14
#define M_PRTY7 0x3U
#define V_PRTY7(x) ((x) << S_PRTY7)
#define G_PRTY7(x) (((x) >> S_PRTY7) & M_PRTY7)
#define S_PRTY6 12
#define M_PRTY6 0x3U
#define V_PRTY6(x) ((x) << S_PRTY6)
#define G_PRTY6(x) (((x) >> S_PRTY6) & M_PRTY6)
#define S_PRTY5 10
#define M_PRTY5 0x3U
#define V_PRTY5(x) ((x) << S_PRTY5)
#define G_PRTY5(x) (((x) >> S_PRTY5) & M_PRTY5)
#define S_PRTY4 8
#define M_PRTY4 0x3U
#define V_PRTY4(x) ((x) << S_PRTY4)
#define G_PRTY4(x) (((x) >> S_PRTY4) & M_PRTY4)
#define S_PRTY3 6
#define M_PRTY3 0x3U
#define V_PRTY3(x) ((x) << S_PRTY3)
#define G_PRTY3(x) (((x) >> S_PRTY3) & M_PRTY3)
#define S_PRTY2 4
#define M_PRTY2 0x3U
#define V_PRTY2(x) ((x) << S_PRTY2)
#define G_PRTY2(x) (((x) >> S_PRTY2) & M_PRTY2)
#define S_PRTY1 2
#define M_PRTY1 0x3U
#define V_PRTY1(x) ((x) << S_PRTY1)
#define G_PRTY1(x) (((x) >> S_PRTY1) & M_PRTY1)
#define S_PRTY0 0
#define M_PRTY0 0x3U
#define V_PRTY0(x) ((x) << S_PRTY0)
#define G_PRTY0(x) (((x) >> S_PRTY0) & M_PRTY0)
#define A_MPS_PORT_PRTY_BUFFER_GROUP_TH_MAP 0x30
#define S_TXPRTY7 28
#define M_TXPRTY7 0xfU
#define V_TXPRTY7(x) ((x) << S_TXPRTY7)
#define G_TXPRTY7(x) (((x) >> S_TXPRTY7) & M_TXPRTY7)
#define S_TXPRTY6 24
#define M_TXPRTY6 0xfU
#define V_TXPRTY6(x) ((x) << S_TXPRTY6)
#define G_TXPRTY6(x) (((x) >> S_TXPRTY6) & M_TXPRTY6)
#define S_TXPRTY5 20
#define M_TXPRTY5 0xfU
#define V_TXPRTY5(x) ((x) << S_TXPRTY5)
#define G_TXPRTY5(x) (((x) >> S_TXPRTY5) & M_TXPRTY5)
#define S_TXPRTY4 16
#define M_TXPRTY4 0xfU
#define V_TXPRTY4(x) ((x) << S_TXPRTY4)
#define G_TXPRTY4(x) (((x) >> S_TXPRTY4) & M_TXPRTY4)
#define S_TXPRTY3 12
#define M_TXPRTY3 0xfU
#define V_TXPRTY3(x) ((x) << S_TXPRTY3)
#define G_TXPRTY3(x) (((x) >> S_TXPRTY3) & M_TXPRTY3)
#define S_TXPRTY2 8
#define M_TXPRTY2 0xfU
#define V_TXPRTY2(x) ((x) << S_TXPRTY2)
#define G_TXPRTY2(x) (((x) >> S_TXPRTY2) & M_TXPRTY2)
#define S_TXPRTY1 4
#define M_TXPRTY1 0xfU
#define V_TXPRTY1(x) ((x) << S_TXPRTY1)
#define G_TXPRTY1(x) (((x) >> S_TXPRTY1) & M_TXPRTY1)
#define S_TXPRTY0 0
#define M_TXPRTY0 0xfU
#define V_TXPRTY0(x) ((x) << S_TXPRTY0)
#define G_TXPRTY0(x) (((x) >> S_TXPRTY0) & M_TXPRTY0)
#define A_MPS_VF_STAT_TX_VF_BCAST_BYTES_L 0x80
#define A_MPS_VF_STAT_TX_VF_BCAST_BYTES_H 0x84
#define A_MPS_VF_STAT_TX_VF_BCAST_FRAMES_L 0x88
#define A_MPS_VF_STAT_TX_VF_BCAST_FRAMES_H 0x8c
#define A_MPS_VF_STAT_TX_VF_MCAST_BYTES_L 0x90
#define A_MPS_VF_STAT_TX_VF_MCAST_BYTES_H 0x94
#define A_MPS_VF_STAT_TX_VF_MCAST_FRAMES_L 0x98
#define A_MPS_VF_STAT_TX_VF_MCAST_FRAMES_H 0x9c
#define A_MPS_VF_STAT_TX_VF_UCAST_BYTES_L 0xa0
#define A_MPS_VF_STAT_TX_VF_UCAST_BYTES_H 0xa4
#define A_MPS_VF_STAT_TX_VF_UCAST_FRAMES_L 0xa8
#define A_MPS_VF_STAT_TX_VF_UCAST_FRAMES_H 0xac
#define A_MPS_VF_STAT_TX_VF_DROP_FRAMES_L 0xb0
#define A_MPS_VF_STAT_TX_VF_DROP_FRAMES_H 0xb4
#define A_MPS_VF_STAT_TX_VF_OFFLOAD_BYTES_L 0xb8
#define A_MPS_VF_STAT_TX_VF_OFFLOAD_BYTES_H 0xbc
#define A_MPS_VF_STAT_TX_VF_OFFLOAD_FRAMES_L 0xc0
#define A_MPS_VF_STAT_TX_VF_OFFLOAD_FRAMES_H 0xc4
#define A_MPS_VF_STAT_RX_VF_BCAST_BYTES_L 0xc8
#define A_MPS_VF_STAT_RX_VF_BCAST_BYTES_H 0xcc
#define A_MPS_VF_STAT_RX_VF_BCAST_FRAMES_L 0xd0
#define A_MPS_VF_STAT_RX_VF_BCAST_FRAMES_H 0xd4
#define A_MPS_VF_STAT_RX_VF_MCAST_BYTES_L 0xd8
#define A_MPS_VF_STAT_RX_VF_MCAST_BYTES_H 0xdc
#define A_MPS_VF_STAT_RX_VF_MCAST_FRAMES_L 0xe0
#define A_MPS_VF_STAT_RX_VF_MCAST_FRAMES_H 0xe4
#define A_MPS_VF_STAT_RX_VF_UCAST_BYTES_L 0xe8
#define A_MPS_VF_STAT_RX_VF_UCAST_BYTES_H 0xec
#define A_MPS_VF_STAT_RX_VF_UCAST_FRAMES_L 0xf0
#define A_MPS_VF_STAT_RX_VF_UCAST_FRAMES_H 0xf4
#define A_MPS_VF_STAT_RX_VF_ERR_FRAMES_L 0xf8
#define A_MPS_VF_STAT_RX_VF_ERR_FRAMES_H 0xfc
#define A_MPS_PORT_RX_CTL 0x100
#define S_NO_RPLCT_M 20
#define V_NO_RPLCT_M(x) ((x) << S_NO_RPLCT_M)
#define F_NO_RPLCT_M V_NO_RPLCT_M(1U)
#define S_RPLCT_SEL_L 18
#define M_RPLCT_SEL_L 0x3U
#define V_RPLCT_SEL_L(x) ((x) << S_RPLCT_SEL_L)
#define G_RPLCT_SEL_L(x) (((x) >> S_RPLCT_SEL_L) & M_RPLCT_SEL_L)
#define S_FLTR_VLAN_SEL 17
#define V_FLTR_VLAN_SEL(x) ((x) << S_FLTR_VLAN_SEL)
#define F_FLTR_VLAN_SEL V_FLTR_VLAN_SEL(1U)
#define S_PRIO_VLAN_SEL 16
#define V_PRIO_VLAN_SEL(x) ((x) << S_PRIO_VLAN_SEL)
#define F_PRIO_VLAN_SEL V_PRIO_VLAN_SEL(1U)
#define S_CHK_8023_LEN_M 15
#define V_CHK_8023_LEN_M(x) ((x) << S_CHK_8023_LEN_M)
#define F_CHK_8023_LEN_M V_CHK_8023_LEN_M(1U)
#define S_CHK_8023_LEN_L 14
#define V_CHK_8023_LEN_L(x) ((x) << S_CHK_8023_LEN_L)
#define F_CHK_8023_LEN_L V_CHK_8023_LEN_L(1U)
#define S_NIV_DROP 13
#define V_NIV_DROP(x) ((x) << S_NIV_DROP)
#define F_NIV_DROP V_NIV_DROP(1U)
#define S_NOV_DROP 12
#define V_NOV_DROP(x) ((x) << S_NOV_DROP)
#define F_NOV_DROP V_NOV_DROP(1U)
#define S_CLS_PRT 11
#define V_CLS_PRT(x) ((x) << S_CLS_PRT)
#define F_CLS_PRT V_CLS_PRT(1U)
#define S_RX_QFC_EN 10
#define V_RX_QFC_EN(x) ((x) << S_RX_QFC_EN)
#define F_RX_QFC_EN V_RX_QFC_EN(1U)
#define S_QFC_FWD_UP 9
#define V_QFC_FWD_UP(x) ((x) << S_QFC_FWD_UP)
#define F_QFC_FWD_UP V_QFC_FWD_UP(1U)
#define S_PPP_FWD_UP 8
#define V_PPP_FWD_UP(x) ((x) << S_PPP_FWD_UP)
#define F_PPP_FWD_UP V_PPP_FWD_UP(1U)
#define S_PAUSE_FWD_UP 7
#define V_PAUSE_FWD_UP(x) ((x) << S_PAUSE_FWD_UP)
#define F_PAUSE_FWD_UP V_PAUSE_FWD_UP(1U)
#define S_LPBK_BP 6
#define V_LPBK_BP(x) ((x) << S_LPBK_BP)
#define F_LPBK_BP V_LPBK_BP(1U)
#define S_PASS_NO_MATCH 5
#define V_PASS_NO_MATCH(x) ((x) << S_PASS_NO_MATCH)
#define F_PASS_NO_MATCH V_PASS_NO_MATCH(1U)
#define S_IVLAN_EN 4
#define V_IVLAN_EN(x) ((x) << S_IVLAN_EN)
#define F_IVLAN_EN V_IVLAN_EN(1U)
#define S_OVLAN_EN3 3
#define V_OVLAN_EN3(x) ((x) << S_OVLAN_EN3)
#define F_OVLAN_EN3 V_OVLAN_EN3(1U)
#define S_OVLAN_EN2 2
#define V_OVLAN_EN2(x) ((x) << S_OVLAN_EN2)
#define F_OVLAN_EN2 V_OVLAN_EN2(1U)
#define S_OVLAN_EN1 1
#define V_OVLAN_EN1(x) ((x) << S_OVLAN_EN1)
#define F_OVLAN_EN1 V_OVLAN_EN1(1U)
#define S_OVLAN_EN0 0
#define V_OVLAN_EN0(x) ((x) << S_OVLAN_EN0)
#define F_OVLAN_EN0 V_OVLAN_EN0(1U)
#define S_PTP_FWD_UP 21
#define V_PTP_FWD_UP(x) ((x) << S_PTP_FWD_UP)
#define F_PTP_FWD_UP V_PTP_FWD_UP(1U)
#define S_HASH_PRIO_SEL_LPBK 25
#define V_HASH_PRIO_SEL_LPBK(x) ((x) << S_HASH_PRIO_SEL_LPBK)
#define F_HASH_PRIO_SEL_LPBK V_HASH_PRIO_SEL_LPBK(1U)
#define S_HASH_PRIO_SEL_MAC 24
#define V_HASH_PRIO_SEL_MAC(x) ((x) << S_HASH_PRIO_SEL_MAC)
#define F_HASH_PRIO_SEL_MAC V_HASH_PRIO_SEL_MAC(1U)
#define S_HASH_EN_LPBK 23
#define V_HASH_EN_LPBK(x) ((x) << S_HASH_EN_LPBK)
#define F_HASH_EN_LPBK V_HASH_EN_LPBK(1U)
#define S_HASH_EN_MAC 22
#define V_HASH_EN_MAC(x) ((x) << S_HASH_EN_MAC)
#define F_HASH_EN_MAC V_HASH_EN_MAC(1U)
#define A_MPS_PORT_RX_MTU 0x104
#define A_MPS_PORT_RX_PF_MAP 0x108
#define A_MPS_PORT_RX_VF_MAP0 0x10c
#define A_MPS_PORT_RX_VF_MAP1 0x110
#define A_MPS_PORT_RX_VF_MAP2 0x114
#define A_MPS_PORT_RX_VF_MAP3 0x118
#define A_MPS_PORT_RX_IVLAN 0x11c
#define S_IVLAN_ETYPE 0
#define M_IVLAN_ETYPE 0xffffU
#define V_IVLAN_ETYPE(x) ((x) << S_IVLAN_ETYPE)
#define G_IVLAN_ETYPE(x) (((x) >> S_IVLAN_ETYPE) & M_IVLAN_ETYPE)
#define A_MPS_PORT_RX_OVLAN0 0x120
#define S_OVLAN_MASK 16
#define M_OVLAN_MASK 0xffffU
#define V_OVLAN_MASK(x) ((x) << S_OVLAN_MASK)
#define G_OVLAN_MASK(x) (((x) >> S_OVLAN_MASK) & M_OVLAN_MASK)
#define S_OVLAN_ETYPE 0
#define M_OVLAN_ETYPE 0xffffU
#define V_OVLAN_ETYPE(x) ((x) << S_OVLAN_ETYPE)
#define G_OVLAN_ETYPE(x) (((x) >> S_OVLAN_ETYPE) & M_OVLAN_ETYPE)
#define A_MPS_PORT_RX_OVLAN1 0x124
#define A_MPS_PORT_RX_OVLAN2 0x128
#define A_MPS_PORT_RX_OVLAN3 0x12c
#define A_MPS_PORT_RX_RSS_HASH 0x130
#define A_MPS_PORT_RX_RSS_CONTROL 0x134
#define S_RSS_CTRL 16
#define M_RSS_CTRL 0xffU
#define V_RSS_CTRL(x) ((x) << S_RSS_CTRL)
#define G_RSS_CTRL(x) (((x) >> S_RSS_CTRL) & M_RSS_CTRL)
#define S_QUE_NUM 0
#define M_QUE_NUM 0xffffU
#define V_QUE_NUM(x) ((x) << S_QUE_NUM)
#define G_QUE_NUM(x) (((x) >> S_QUE_NUM) & M_QUE_NUM)
#define A_MPS_PORT_RX_CTL1 0x138
#define S_FIXED_PFVF_MAC 13
#define V_FIXED_PFVF_MAC(x) ((x) << S_FIXED_PFVF_MAC)
#define F_FIXED_PFVF_MAC V_FIXED_PFVF_MAC(1U)
#define S_FIXED_PFVF_LPBK 12
#define V_FIXED_PFVF_LPBK(x) ((x) << S_FIXED_PFVF_LPBK)
#define F_FIXED_PFVF_LPBK V_FIXED_PFVF_LPBK(1U)
#define S_FIXED_PFVF_LPBK_OV 11
#define V_FIXED_PFVF_LPBK_OV(x) ((x) << S_FIXED_PFVF_LPBK_OV)
#define F_FIXED_PFVF_LPBK_OV V_FIXED_PFVF_LPBK_OV(1U)
#define S_FIXED_PF 8
#define M_FIXED_PF 0x7U
#define V_FIXED_PF(x) ((x) << S_FIXED_PF)
#define G_FIXED_PF(x) (((x) >> S_FIXED_PF) & M_FIXED_PF)
#define S_FIXED_VF_VLD 7
#define V_FIXED_VF_VLD(x) ((x) << S_FIXED_VF_VLD)
#define F_FIXED_VF_VLD V_FIXED_VF_VLD(1U)
#define S_FIXED_VF 0
#define M_FIXED_VF 0x7fU
#define V_FIXED_VF(x) ((x) << S_FIXED_VF)
#define G_FIXED_VF(x) (((x) >> S_FIXED_VF) & M_FIXED_VF)
#define S_T6_FIXED_PFVF_MAC 14
#define V_T6_FIXED_PFVF_MAC(x) ((x) << S_T6_FIXED_PFVF_MAC)
#define F_T6_FIXED_PFVF_MAC V_T6_FIXED_PFVF_MAC(1U)
#define S_T6_FIXED_PFVF_LPBK 13
#define V_T6_FIXED_PFVF_LPBK(x) ((x) << S_T6_FIXED_PFVF_LPBK)
#define F_T6_FIXED_PFVF_LPBK V_T6_FIXED_PFVF_LPBK(1U)
#define S_T6_FIXED_PFVF_LPBK_OV 12
#define V_T6_FIXED_PFVF_LPBK_OV(x) ((x) << S_T6_FIXED_PFVF_LPBK_OV)
#define F_T6_FIXED_PFVF_LPBK_OV V_T6_FIXED_PFVF_LPBK_OV(1U)
#define S_T6_FIXED_PF 9
#define M_T6_FIXED_PF 0x7U
#define V_T6_FIXED_PF(x) ((x) << S_T6_FIXED_PF)
#define G_T6_FIXED_PF(x) (((x) >> S_T6_FIXED_PF) & M_T6_FIXED_PF)
#define S_T6_FIXED_VF_VLD 8
#define V_T6_FIXED_VF_VLD(x) ((x) << S_T6_FIXED_VF_VLD)
#define F_T6_FIXED_VF_VLD V_T6_FIXED_VF_VLD(1U)
#define S_T6_FIXED_VF 0
#define M_T6_FIXED_VF 0xffU
#define V_T6_FIXED_VF(x) ((x) << S_T6_FIXED_VF)
#define G_T6_FIXED_VF(x) (((x) >> S_T6_FIXED_VF) & M_T6_FIXED_VF)
#define A_MPS_PORT_RX_SPARE 0x13c
#define A_MPS_PORT_RX_PTP_RSS_HASH 0x140
#define A_MPS_PORT_RX_PTP_RSS_CONTROL 0x144
#define A_MPS_PORT_RX_TS_VLD 0x148
#define S_TS_VLD 0
#define M_TS_VLD 0x3U
#define V_TS_VLD(x) ((x) << S_TS_VLD)
#define G_TS_VLD(x) (((x) >> S_TS_VLD) & M_TS_VLD)
#define A_MPS_PORT_RX_TNL_LKP_INNER_SEL 0x14c
#define S_LKP_SEL 0
#define V_LKP_SEL(x) ((x) << S_LKP_SEL)
#define F_LKP_SEL V_LKP_SEL(1U)
#define A_MPS_PORT_RX_VF_MAP4 0x150
#define A_MPS_PORT_RX_VF_MAP5 0x154
#define A_MPS_PORT_RX_VF_MAP6 0x158
#define A_MPS_PORT_RX_VF_MAP7 0x15c
#define A_MPS_PORT_RX_PRS_DEBUG_FLAG_MAC 0x160
#define S_OUTER_IPV4_N_INNER_IPV4 31
#define V_OUTER_IPV4_N_INNER_IPV4(x) ((x) << S_OUTER_IPV4_N_INNER_IPV4)
#define F_OUTER_IPV4_N_INNER_IPV4 V_OUTER_IPV4_N_INNER_IPV4(1U)
#define S_OUTER_IPV4_N_INNER_IPV6 30
#define V_OUTER_IPV4_N_INNER_IPV6(x) ((x) << S_OUTER_IPV4_N_INNER_IPV6)
#define F_OUTER_IPV4_N_INNER_IPV6 V_OUTER_IPV4_N_INNER_IPV6(1U)
#define S_OUTER_IPV6_N_INNER_IPV4 29
#define V_OUTER_IPV6_N_INNER_IPV4(x) ((x) << S_OUTER_IPV6_N_INNER_IPV4)
#define F_OUTER_IPV6_N_INNER_IPV4 V_OUTER_IPV6_N_INNER_IPV4(1U)
#define S_OUTER_IPV6_N_INNER_IPV6 28
#define V_OUTER_IPV6_N_INNER_IPV6(x) ((x) << S_OUTER_IPV6_N_INNER_IPV6)
#define F_OUTER_IPV6_N_INNER_IPV6 V_OUTER_IPV6_N_INNER_IPV6(1U)
#define S_OUTER_IPV4_N_VLAN_NVGRE 27
#define V_OUTER_IPV4_N_VLAN_NVGRE(x) ((x) << S_OUTER_IPV4_N_VLAN_NVGRE)
#define F_OUTER_IPV4_N_VLAN_NVGRE V_OUTER_IPV4_N_VLAN_NVGRE(1U)
#define S_OUTER_IPV6_N_VLAN_NVGRE 26
#define V_OUTER_IPV6_N_VLAN_NVGRE(x) ((x) << S_OUTER_IPV6_N_VLAN_NVGRE)
#define F_OUTER_IPV6_N_VLAN_NVGRE V_OUTER_IPV6_N_VLAN_NVGRE(1U)
#define S_OUTER_IPV4_N_DOUBLE_VLAN_NVGRE 25
#define V_OUTER_IPV4_N_DOUBLE_VLAN_NVGRE(x) ((x) << S_OUTER_IPV4_N_DOUBLE_VLAN_NVGRE)
#define F_OUTER_IPV4_N_DOUBLE_VLAN_NVGRE V_OUTER_IPV4_N_DOUBLE_VLAN_NVGRE(1U)
#define S_OUTER_IPV6_N_DOUBLE_VLAN_NVGRE 24
#define V_OUTER_IPV6_N_DOUBLE_VLAN_NVGRE(x) ((x) << S_OUTER_IPV6_N_DOUBLE_VLAN_NVGRE)
#define F_OUTER_IPV6_N_DOUBLE_VLAN_NVGRE V_OUTER_IPV6_N_DOUBLE_VLAN_NVGRE(1U)
#define S_OUTER_IPV4_N_VLAN_GRE 23
#define V_OUTER_IPV4_N_VLAN_GRE(x) ((x) << S_OUTER_IPV4_N_VLAN_GRE)
#define F_OUTER_IPV4_N_VLAN_GRE V_OUTER_IPV4_N_VLAN_GRE(1U)
#define S_OUTER_IPV6_N_VLAN_GRE 22
#define V_OUTER_IPV6_N_VLAN_GRE(x) ((x) << S_OUTER_IPV6_N_VLAN_GRE)
#define F_OUTER_IPV6_N_VLAN_GRE V_OUTER_IPV6_N_VLAN_GRE(1U)
#define S_OUTER_IPV4_N_DOUBLE_VLAN_GRE 21
#define V_OUTER_IPV4_N_DOUBLE_VLAN_GRE(x) ((x) << S_OUTER_IPV4_N_DOUBLE_VLAN_GRE)
#define F_OUTER_IPV4_N_DOUBLE_VLAN_GRE V_OUTER_IPV4_N_DOUBLE_VLAN_GRE(1U)
#define S_OUTER_IPV6_N_DOUBLE_VLAN_GRE 20
#define V_OUTER_IPV6_N_DOUBLE_VLAN_GRE(x) ((x) << S_OUTER_IPV6_N_DOUBLE_VLAN_GRE)
#define F_OUTER_IPV6_N_DOUBLE_VLAN_GRE V_OUTER_IPV6_N_DOUBLE_VLAN_GRE(1U)
#define S_OUTER_IPV4_N_VLAN_VXLAN 19
#define V_OUTER_IPV4_N_VLAN_VXLAN(x) ((x) << S_OUTER_IPV4_N_VLAN_VXLAN)
#define F_OUTER_IPV4_N_VLAN_VXLAN V_OUTER_IPV4_N_VLAN_VXLAN(1U)
#define S_OUTER_IPV6_N_VLAN_VXLAN 18
#define V_OUTER_IPV6_N_VLAN_VXLAN(x) ((x) << S_OUTER_IPV6_N_VLAN_VXLAN)
#define F_OUTER_IPV6_N_VLAN_VXLAN V_OUTER_IPV6_N_VLAN_VXLAN(1U)
#define S_OUTER_IPV4_N_DOUBLE_VLAN_VXLAN 17
#define V_OUTER_IPV4_N_DOUBLE_VLAN_VXLAN(x) ((x) << S_OUTER_IPV4_N_DOUBLE_VLAN_VXLAN)
#define F_OUTER_IPV4_N_DOUBLE_VLAN_VXLAN V_OUTER_IPV4_N_DOUBLE_VLAN_VXLAN(1U)
#define S_OUTER_IPV6_N_DOUBLE_VLAN_VXLAN 16
#define V_OUTER_IPV6_N_DOUBLE_VLAN_VXLAN(x) ((x) << S_OUTER_IPV6_N_DOUBLE_VLAN_VXLAN)
#define F_OUTER_IPV6_N_DOUBLE_VLAN_VXLAN V_OUTER_IPV6_N_DOUBLE_VLAN_VXLAN(1U)
#define S_OUTER_IPV4_N_VLAN_GENEVE 15
#define V_OUTER_IPV4_N_VLAN_GENEVE(x) ((x) << S_OUTER_IPV4_N_VLAN_GENEVE)
#define F_OUTER_IPV4_N_VLAN_GENEVE V_OUTER_IPV4_N_VLAN_GENEVE(1U)
#define S_OUTER_IPV6_N_VLAN_GENEVE 14
#define V_OUTER_IPV6_N_VLAN_GENEVE(x) ((x) << S_OUTER_IPV6_N_VLAN_GENEVE)
#define F_OUTER_IPV6_N_VLAN_GENEVE V_OUTER_IPV6_N_VLAN_GENEVE(1U)
#define S_OUTER_IPV4_N_DOUBLE_VLAN_GENEVE 13
#define V_OUTER_IPV4_N_DOUBLE_VLAN_GENEVE(x) ((x) << S_OUTER_IPV4_N_DOUBLE_VLAN_GENEVE)
#define F_OUTER_IPV4_N_DOUBLE_VLAN_GENEVE V_OUTER_IPV4_N_DOUBLE_VLAN_GENEVE(1U)
#define S_OUTER_IPV6_N_DOUBLE_VLAN_GENEVE 12
#define V_OUTER_IPV6_N_DOUBLE_VLAN_GENEVE(x) ((x) << S_OUTER_IPV6_N_DOUBLE_VLAN_GENEVE)
#define F_OUTER_IPV6_N_DOUBLE_VLAN_GENEVE V_OUTER_IPV6_N_DOUBLE_VLAN_GENEVE(1U)
#define S_ERR_TNL_HDR_LEN 11
#define V_ERR_TNL_HDR_LEN(x) ((x) << S_ERR_TNL_HDR_LEN)
#define F_ERR_TNL_HDR_LEN V_ERR_TNL_HDR_LEN(1U)
#define S_NON_RUNT_FRAME 10
#define V_NON_RUNT_FRAME(x) ((x) << S_NON_RUNT_FRAME)
#define F_NON_RUNT_FRAME V_NON_RUNT_FRAME(1U)
#define S_INNER_VLAN_VLD 9
#define V_INNER_VLAN_VLD(x) ((x) << S_INNER_VLAN_VLD)
#define F_INNER_VLAN_VLD V_INNER_VLAN_VLD(1U)
#define S_ERR_IP_PAYLOAD_LEN 8
#define V_ERR_IP_PAYLOAD_LEN(x) ((x) << S_ERR_IP_PAYLOAD_LEN)
#define F_ERR_IP_PAYLOAD_LEN V_ERR_IP_PAYLOAD_LEN(1U)
#define S_ERR_UDP_PAYLOAD_LEN 7
#define V_ERR_UDP_PAYLOAD_LEN(x) ((x) << S_ERR_UDP_PAYLOAD_LEN)
#define F_ERR_UDP_PAYLOAD_LEN V_ERR_UDP_PAYLOAD_LEN(1U)
#define A_MPS_PORT_RX_PRS_DEBUG_FLAG_LPBK 0x164
#define S_T6_INNER_VLAN_VLD 10
#define V_T6_INNER_VLAN_VLD(x) ((x) << S_T6_INNER_VLAN_VLD)
#define F_T6_INNER_VLAN_VLD V_T6_INNER_VLAN_VLD(1U)
#define S_T6_ERR_IP_PAYLOAD_LEN 9
#define V_T6_ERR_IP_PAYLOAD_LEN(x) ((x) << S_T6_ERR_IP_PAYLOAD_LEN)
#define F_T6_ERR_IP_PAYLOAD_LEN V_T6_ERR_IP_PAYLOAD_LEN(1U)
#define S_T6_ERR_UDP_PAYLOAD_LEN 8
#define V_T6_ERR_UDP_PAYLOAD_LEN(x) ((x) << S_T6_ERR_UDP_PAYLOAD_LEN)
#define F_T6_ERR_UDP_PAYLOAD_LEN V_T6_ERR_UDP_PAYLOAD_LEN(1U)
#define A_MPS_PORT_RX_REPL_VECT_SEL 0x168
#define S_DIS_REPL_VECT_SEL 4
#define V_DIS_REPL_VECT_SEL(x) ((x) << S_DIS_REPL_VECT_SEL)
#define F_DIS_REPL_VECT_SEL V_DIS_REPL_VECT_SEL(1U)
#define S_REPL_VECT_SEL 0
#define M_REPL_VECT_SEL 0xfU
#define V_REPL_VECT_SEL(x) ((x) << S_REPL_VECT_SEL)
#define G_REPL_VECT_SEL(x) (((x) >> S_REPL_VECT_SEL) & M_REPL_VECT_SEL)
#define A_MPS_PORT_TX_MAC_RELOAD_CH0 0x190
#define S_CREDIT 0
#define M_CREDIT 0xffffU
#define V_CREDIT(x) ((x) << S_CREDIT)
#define G_CREDIT(x) (((x) >> S_CREDIT) & M_CREDIT)
#define A_MPS_PORT_TX_MAC_RELOAD_CH1 0x194
#define A_MPS_PORT_TX_MAC_RELOAD_CH2 0x198
#define A_MPS_PORT_TX_MAC_RELOAD_CH3 0x19c
#define A_MPS_PORT_TX_MAC_RELOAD_CH4 0x1a0
#define A_MPS_PORT_TX_LPBK_RELOAD_CH0 0x1a8
#define A_MPS_PORT_TX_LPBK_RELOAD_CH1 0x1ac
#define A_MPS_PORT_TX_LPBK_RELOAD_CH2 0x1b0
#define A_MPS_PORT_TX_LPBK_RELOAD_CH3 0x1b4
#define A_MPS_PORT_TX_LPBK_RELOAD_CH4 0x1b8
#define A_MPS_PORT_TX_FIFO_CTL 0x1c4
#define S_FIFOTH 5
#define M_FIFOTH 0x1ffU
#define V_FIFOTH(x) ((x) << S_FIFOTH)
#define G_FIFOTH(x) (((x) >> S_FIFOTH) & M_FIFOTH)
#define S_FIFOEN 4
#define V_FIFOEN(x) ((x) << S_FIFOEN)
#define F_FIFOEN V_FIFOEN(1U)
#define S_MAXPKTCNT 0
#define M_MAXPKTCNT 0xfU
#define V_MAXPKTCNT(x) ((x) << S_MAXPKTCNT)
#define G_MAXPKTCNT(x) (((x) >> S_MAXPKTCNT) & M_MAXPKTCNT)
#define S_OUT_TH 22
#define M_OUT_TH 0xffU
#define V_OUT_TH(x) ((x) << S_OUT_TH)
#define G_OUT_TH(x) (((x) >> S_OUT_TH) & M_OUT_TH)
#define S_IN_TH 14
#define M_IN_TH 0xffU
#define V_IN_TH(x) ((x) << S_IN_TH)
#define G_IN_TH(x) (((x) >> S_IN_TH) & M_IN_TH)
#define A_MPS_PORT_FPGA_PAUSE_CTL 0x1c8
#define S_FPGAPAUSEEN 0
#define V_FPGAPAUSEEN(x) ((x) << S_FPGAPAUSEEN)
#define F_FPGAPAUSEEN V_FPGAPAUSEEN(1U)
#define A_MPS_PORT_TX_PAUSE_PENDING_STATUS 0x1d0
#define S_OFF_PENDING 8
#define M_OFF_PENDING 0xffU
#define V_OFF_PENDING(x) ((x) << S_OFF_PENDING)
#define G_OFF_PENDING(x) (((x) >> S_OFF_PENDING) & M_OFF_PENDING)
#define S_ON_PENDING 0
#define M_ON_PENDING 0xffU
#define V_ON_PENDING(x) ((x) << S_ON_PENDING)
#define G_ON_PENDING(x) (((x) >> S_ON_PENDING) & M_ON_PENDING)
#define A_MPS_PORT_CLS_HASH_SRAM 0x200
#define S_VALID 20
#define V_VALID(x) ((x) << S_VALID)
#define F_VALID V_VALID(1U)
#define S_HASHPORTMAP 16
#define M_HASHPORTMAP 0xfU
#define V_HASHPORTMAP(x) ((x) << S_HASHPORTMAP)
#define G_HASHPORTMAP(x) (((x) >> S_HASHPORTMAP) & M_HASHPORTMAP)
#define S_MULTILISTEN 15
#define V_MULTILISTEN(x) ((x) << S_MULTILISTEN)
#define F_MULTILISTEN V_MULTILISTEN(1U)
#define S_PRIORITY 12
#define M_PRIORITY 0x7U
#define V_PRIORITY(x) ((x) << S_PRIORITY)
#define G_PRIORITY(x) (((x) >> S_PRIORITY) & M_PRIORITY)
#define S_REPLICATE 11
#define V_REPLICATE(x) ((x) << S_REPLICATE)
#define F_REPLICATE V_REPLICATE(1U)
#define S_PF 8
#define M_PF 0x7U
#define V_PF(x) ((x) << S_PF)
#define G_PF(x) (((x) >> S_PF) & M_PF)
#define S_VF_VALID 7
#define V_VF_VALID(x) ((x) << S_VF_VALID)
#define F_VF_VALID V_VF_VALID(1U)
#define S_VF 0
#define M_VF 0x7fU
#define V_VF(x) ((x) << S_VF)
#define G_VF(x) (((x) >> S_VF) & M_VF)
#define S_DISENCAPOUTERRPLCT 23
#define V_DISENCAPOUTERRPLCT(x) ((x) << S_DISENCAPOUTERRPLCT)
#define F_DISENCAPOUTERRPLCT V_DISENCAPOUTERRPLCT(1U)
#define S_DISENCAP 22
#define V_DISENCAP(x) ((x) << S_DISENCAP)
#define F_DISENCAP V_DISENCAP(1U)
#define S_T6_VALID 21
#define V_T6_VALID(x) ((x) << S_T6_VALID)
#define F_T6_VALID V_T6_VALID(1U)
#define S_T6_HASHPORTMAP 17
#define M_T6_HASHPORTMAP 0xfU
#define V_T6_HASHPORTMAP(x) ((x) << S_T6_HASHPORTMAP)
#define G_T6_HASHPORTMAP(x) (((x) >> S_T6_HASHPORTMAP) & M_T6_HASHPORTMAP)
#define S_T6_MULTILISTEN 16
#define V_T6_MULTILISTEN(x) ((x) << S_T6_MULTILISTEN)
#define F_T6_MULTILISTEN V_T6_MULTILISTEN(1U)
#define S_T6_PRIORITY 13
#define M_T6_PRIORITY 0x7U
#define V_T6_PRIORITY(x) ((x) << S_T6_PRIORITY)
#define G_T6_PRIORITY(x) (((x) >> S_T6_PRIORITY) & M_T6_PRIORITY)
#define S_T6_REPLICATE 12
#define V_T6_REPLICATE(x) ((x) << S_T6_REPLICATE)
#define F_T6_REPLICATE V_T6_REPLICATE(1U)
#define S_T6_PF 9
#define M_T6_PF 0x7U
#define V_T6_PF(x) ((x) << S_T6_PF)
#define G_T6_PF(x) (((x) >> S_T6_PF) & M_T6_PF)
#define S_T6_VF_VALID 8
#define V_T6_VF_VALID(x) ((x) << S_T6_VF_VALID)
#define F_T6_VF_VALID V_T6_VF_VALID(1U)
#define S_T6_VF 0
#define M_T6_VF 0xffU
#define V_T6_VF(x) ((x) << S_T6_VF)
#define G_T6_VF(x) (((x) >> S_T6_VF) & M_T6_VF)
#define A_MPS_PF_CTL 0x2c0
#define S_TXEN 1
#define V_TXEN(x) ((x) << S_TXEN)
#define F_TXEN V_TXEN(1U)
#define S_RXEN 0
#define V_RXEN(x) ((x) << S_RXEN)
#define F_RXEN V_RXEN(1U)
#define A_MPS_PF_TX_QINQ_VLAN 0x2e0
#define S_PROTOCOLID 16
#define M_PROTOCOLID 0xffffU
#define V_PROTOCOLID(x) ((x) << S_PROTOCOLID)
#define G_PROTOCOLID(x) (((x) >> S_PROTOCOLID) & M_PROTOCOLID)
#define S_VLAN_PRIO 13
#define M_VLAN_PRIO 0x7U
#define V_VLAN_PRIO(x) ((x) << S_VLAN_PRIO)
#define G_VLAN_PRIO(x) (((x) >> S_VLAN_PRIO) & M_VLAN_PRIO)
#define S_CFI 12
#define V_CFI(x) ((x) << S_CFI)
#define F_CFI V_CFI(1U)
#define S_TAG 0
#define M_TAG 0xfffU
#define V_TAG(x) ((x) << S_TAG)
#define G_TAG(x) (((x) >> S_TAG) & M_TAG)
#define A_MPS_PF_STAT_TX_PF_BCAST_BYTES_L 0x300
#define A_MPS_PF_STAT_TX_PF_BCAST_BYTES_H 0x304
#define A_MPS_PORT_CLS_HASH_CTL 0x304
#define S_UNICASTENABLE 31
#define V_UNICASTENABLE(x) ((x) << S_UNICASTENABLE)
#define F_UNICASTENABLE V_UNICASTENABLE(1U)
#define A_MPS_PF_STAT_TX_PF_BCAST_FRAMES_L 0x308
#define A_MPS_PORT_CLS_PROMISCUOUS_CTL 0x308
#define S_PROMISCEN 31
#define V_PROMISCEN(x) ((x) << S_PROMISCEN)
#define F_PROMISCEN V_PROMISCEN(1U)
#define S_T6_MULTILISTEN 16
#define V_T6_MULTILISTEN(x) ((x) << S_T6_MULTILISTEN)
#define F_T6_MULTILISTEN V_T6_MULTILISTEN(1U)
#define S_T6_PRIORITY 13
#define M_T6_PRIORITY 0x7U
#define V_T6_PRIORITY(x) ((x) << S_T6_PRIORITY)
#define G_T6_PRIORITY(x) (((x) >> S_T6_PRIORITY) & M_T6_PRIORITY)
#define S_T6_REPLICATE 12
#define V_T6_REPLICATE(x) ((x) << S_T6_REPLICATE)
#define F_T6_REPLICATE V_T6_REPLICATE(1U)
#define S_T6_PF 9
#define M_T6_PF 0x7U
#define V_T6_PF(x) ((x) << S_T6_PF)
#define G_T6_PF(x) (((x) >> S_T6_PF) & M_T6_PF)
#define S_T6_VF_VALID 8
#define V_T6_VF_VALID(x) ((x) << S_T6_VF_VALID)
#define F_T6_VF_VALID V_T6_VF_VALID(1U)
#define S_T6_VF 0
#define M_T6_VF 0xffU
#define V_T6_VF(x) ((x) << S_T6_VF)
#define G_T6_VF(x) (((x) >> S_T6_VF) & M_T6_VF)
#define A_MPS_PF_STAT_TX_PF_BCAST_FRAMES_H 0x30c
#define A_MPS_PORT_CLS_BMC_MAC_ADDR_L 0x30c
#define A_MPS_PF_STAT_TX_PF_MCAST_BYTES_L 0x310
#define A_MPS_PORT_CLS_BMC_MAC_ADDR_H 0x310
#define S_MATCHBOTH 17
#define V_MATCHBOTH(x) ((x) << S_MATCHBOTH)
#define F_MATCHBOTH V_MATCHBOTH(1U)
#define S_BMC_VLD 16
#define V_BMC_VLD(x) ((x) << S_BMC_VLD)
#define F_BMC_VLD V_BMC_VLD(1U)
#define S_MATCHALL 18
#define V_MATCHALL(x) ((x) << S_MATCHALL)
#define F_MATCHALL V_MATCHALL(1U)
#define A_MPS_PF_STAT_TX_PF_MCAST_BYTES_H 0x314
#define A_MPS_PORT_CLS_BMC_VLAN 0x314
#define S_BMC_VLAN_SEL 13
#define V_BMC_VLAN_SEL(x) ((x) << S_BMC_VLAN_SEL)
#define F_BMC_VLAN_SEL V_BMC_VLAN_SEL(1U)
#define S_VLAN_VLD 12
#define V_VLAN_VLD(x) ((x) << S_VLAN_VLD)
#define F_VLAN_VLD V_VLAN_VLD(1U)
#define A_MPS_PF_STAT_TX_PF_MCAST_FRAMES_L 0x318
#define A_MPS_PORT_CLS_CTL 0x318
#define S_PF_VLAN_SEL 0
#define V_PF_VLAN_SEL(x) ((x) << S_PF_VLAN_SEL)
#define F_PF_VLAN_SEL V_PF_VLAN_SEL(1U)
#define S_LPBK_TCAM1_HIT_PRIORITY 14
#define V_LPBK_TCAM1_HIT_PRIORITY(x) ((x) << S_LPBK_TCAM1_HIT_PRIORITY)
#define F_LPBK_TCAM1_HIT_PRIORITY V_LPBK_TCAM1_HIT_PRIORITY(1U)
#define S_LPBK_TCAM0_HIT_PRIORITY 13
#define V_LPBK_TCAM0_HIT_PRIORITY(x) ((x) << S_LPBK_TCAM0_HIT_PRIORITY)
#define F_LPBK_TCAM0_HIT_PRIORITY V_LPBK_TCAM0_HIT_PRIORITY(1U)
#define S_LPBK_TCAM_PRIORITY 12
#define V_LPBK_TCAM_PRIORITY(x) ((x) << S_LPBK_TCAM_PRIORITY)
#define F_LPBK_TCAM_PRIORITY V_LPBK_TCAM_PRIORITY(1U)
#define S_LPBK_SMAC_TCAM_SEL 10
#define M_LPBK_SMAC_TCAM_SEL 0x3U
#define V_LPBK_SMAC_TCAM_SEL(x) ((x) << S_LPBK_SMAC_TCAM_SEL)
#define G_LPBK_SMAC_TCAM_SEL(x) (((x) >> S_LPBK_SMAC_TCAM_SEL) & M_LPBK_SMAC_TCAM_SEL)
#define S_LPBK_DMAC_TCAM_SEL 8
#define M_LPBK_DMAC_TCAM_SEL 0x3U
#define V_LPBK_DMAC_TCAM_SEL(x) ((x) << S_LPBK_DMAC_TCAM_SEL)
#define G_LPBK_DMAC_TCAM_SEL(x) (((x) >> S_LPBK_DMAC_TCAM_SEL) & M_LPBK_DMAC_TCAM_SEL)
#define S_TCAM1_HIT_PRIORITY 7
#define V_TCAM1_HIT_PRIORITY(x) ((x) << S_TCAM1_HIT_PRIORITY)
#define F_TCAM1_HIT_PRIORITY V_TCAM1_HIT_PRIORITY(1U)
#define S_TCAM0_HIT_PRIORITY 6
#define V_TCAM0_HIT_PRIORITY(x) ((x) << S_TCAM0_HIT_PRIORITY)
#define F_TCAM0_HIT_PRIORITY V_TCAM0_HIT_PRIORITY(1U)
#define S_TCAM_PRIORITY 5
#define V_TCAM_PRIORITY(x) ((x) << S_TCAM_PRIORITY)
#define F_TCAM_PRIORITY V_TCAM_PRIORITY(1U)
#define S_SMAC_TCAM_SEL 3
#define M_SMAC_TCAM_SEL 0x3U
#define V_SMAC_TCAM_SEL(x) ((x) << S_SMAC_TCAM_SEL)
#define G_SMAC_TCAM_SEL(x) (((x) >> S_SMAC_TCAM_SEL) & M_SMAC_TCAM_SEL)
#define S_DMAC_TCAM_SEL 1
#define M_DMAC_TCAM_SEL 0x3U
#define V_DMAC_TCAM_SEL(x) ((x) << S_DMAC_TCAM_SEL)
#define G_DMAC_TCAM_SEL(x) (((x) >> S_DMAC_TCAM_SEL) & M_DMAC_TCAM_SEL)
#define A_MPS_PF_STAT_TX_PF_MCAST_FRAMES_H 0x31c
#define A_MPS_PORT_CLS_NCSI_ETH_TYPE 0x31c
#define S_ETHTYPE2 0
#define M_ETHTYPE2 0xffffU
#define V_ETHTYPE2(x) ((x) << S_ETHTYPE2)
#define G_ETHTYPE2(x) (((x) >> S_ETHTYPE2) & M_ETHTYPE2)
#define A_MPS_PF_STAT_TX_PF_UCAST_BYTES_L 0x320
#define A_MPS_PORT_CLS_NCSI_ETH_TYPE_EN 0x320
#define S_EN1 1
#define V_EN1(x) ((x) << S_EN1)
#define F_EN1 V_EN1(1U)
#define S_EN2 0
#define V_EN2(x) ((x) << S_EN2)
#define F_EN2 V_EN2(1U)
#define A_MPS_PF_STAT_TX_PF_UCAST_BYTES_H 0x324
#define A_MPS_PF_STAT_TX_PF_UCAST_FRAMES_L 0x328
#define A_MPS_PF_STAT_TX_PF_UCAST_FRAMES_H 0x32c
#define A_MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L 0x330
#define A_MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H 0x334
#define A_MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L 0x338
#define A_MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H 0x33c
#define A_MPS_PF_STAT_RX_PF_BYTES_L 0x340
#define A_MPS_PF_STAT_RX_PF_BYTES_H 0x344
#define A_MPS_PF_STAT_RX_PF_FRAMES_L 0x348
#define A_MPS_PF_STAT_RX_PF_FRAMES_H 0x34c
#define A_MPS_PF_STAT_RX_PF_BCAST_BYTES_L 0x350
#define A_MPS_PF_STAT_RX_PF_BCAST_BYTES_H 0x354
#define A_MPS_PF_STAT_RX_PF_BCAST_FRAMES_L 0x358
#define A_MPS_PF_STAT_RX_PF_BCAST_FRAMES_H 0x35c
#define A_MPS_PF_STAT_RX_PF_MCAST_BYTES_L 0x360
#define A_MPS_PF_STAT_RX_PF_MCAST_BYTES_H 0x364
#define A_MPS_PF_STAT_RX_PF_MCAST_FRAMES_L 0x368
#define A_MPS_PF_STAT_RX_PF_MCAST_FRAMES_H 0x36c
#define A_MPS_PF_STAT_RX_PF_UCAST_BYTES_L 0x370
#define A_MPS_PF_STAT_RX_PF_UCAST_BYTES_H 0x374
#define A_MPS_PF_STAT_RX_PF_UCAST_FRAMES_L 0x378
#define A_MPS_PF_STAT_RX_PF_UCAST_FRAMES_H 0x37c
#define A_MPS_PF_STAT_RX_PF_ERR_FRAMES_L 0x380
#define A_MPS_PF_STAT_RX_PF_ERR_FRAMES_H 0x384
#define A_MPS_PORT_STAT_TX_PORT_BYTES_L 0x400
#define A_MPS_PORT_STAT_TX_PORT_BYTES_H 0x404
#define A_MPS_PORT_STAT_TX_PORT_FRAMES_L 0x408
#define A_MPS_PORT_STAT_TX_PORT_FRAMES_H 0x40c
#define A_MPS_PORT_STAT_TX_PORT_BCAST_L 0x410
#define A_MPS_PORT_STAT_TX_PORT_BCAST_H 0x414
#define A_MPS_PORT_STAT_TX_PORT_MCAST_L 0x418
#define A_MPS_PORT_STAT_TX_PORT_MCAST_H 0x41c
#define A_MPS_PORT_STAT_TX_PORT_UCAST_L 0x420
#define A_MPS_PORT_STAT_TX_PORT_UCAST_H 0x424
#define A_MPS_PORT_STAT_TX_PORT_ERROR_L 0x428
#define A_MPS_PORT_STAT_TX_PORT_ERROR_H 0x42c
#define A_MPS_PORT_STAT_TX_PORT_64B_L 0x430
#define A_MPS_PORT_STAT_TX_PORT_64B_H 0x434
#define A_MPS_PORT_STAT_TX_PORT_65B_127B_L 0x438
#define A_MPS_PORT_STAT_TX_PORT_65B_127B_H 0x43c
#define A_MPS_PORT_STAT_TX_PORT_128B_255B_L 0x440
#define A_MPS_PORT_STAT_TX_PORT_128B_255B_H 0x444
#define A_MPS_PORT_STAT_TX_PORT_256B_511B_L 0x448
#define A_MPS_PORT_STAT_TX_PORT_256B_511B_H 0x44c
#define A_MPS_PORT_STAT_TX_PORT_512B_1023B_L 0x450
#define A_MPS_PORT_STAT_TX_PORT_512B_1023B_H 0x454
#define A_MPS_PORT_STAT_TX_PORT_1024B_1518B_L 0x458
#define A_MPS_PORT_STAT_TX_PORT_1024B_1518B_H 0x45c
#define A_MPS_PORT_STAT_TX_PORT_1519B_MAX_L 0x460
#define A_MPS_PORT_STAT_TX_PORT_1519B_MAX_H 0x464
#define A_MPS_PORT_STAT_TX_PORT_DROP_L 0x468
#define A_MPS_PORT_STAT_TX_PORT_DROP_H 0x46c
#define A_MPS_PORT_STAT_TX_PORT_PAUSE_L 0x470
#define A_MPS_PORT_STAT_TX_PORT_PAUSE_H 0x474
#define A_MPS_PORT_STAT_TX_PORT_PPP0_L 0x478
#define A_MPS_PORT_STAT_TX_PORT_PPP0_H 0x47c
#define A_MPS_PORT_STAT_TX_PORT_PPP1_L 0x480
#define A_MPS_PORT_STAT_TX_PORT_PPP1_H 0x484
#define A_MPS_PORT_STAT_TX_PORT_PPP2_L 0x488
#define A_MPS_PORT_STAT_TX_PORT_PPP2_H 0x48c
#define A_MPS_PORT_STAT_TX_PORT_PPP3_L 0x490
#define A_MPS_PORT_STAT_TX_PORT_PPP3_H 0x494
#define A_MPS_PORT_STAT_TX_PORT_PPP4_L 0x498
#define A_MPS_PORT_STAT_TX_PORT_PPP4_H 0x49c
#define A_MPS_PORT_STAT_TX_PORT_PPP5_L 0x4a0
#define A_MPS_PORT_STAT_TX_PORT_PPP5_H 0x4a4
#define A_MPS_PORT_STAT_TX_PORT_PPP6_L 0x4a8
#define A_MPS_PORT_STAT_TX_PORT_PPP6_H 0x4ac
#define A_MPS_PORT_STAT_TX_PORT_PPP7_L 0x4b0
#define A_MPS_PORT_STAT_TX_PORT_PPP7_H 0x4b4
#define A_MPS_PORT_STAT_LB_PORT_BYTES_L 0x4c0
#define A_MPS_PORT_STAT_LB_PORT_BYTES_H 0x4c4
#define A_MPS_PORT_STAT_LB_PORT_FRAMES_L 0x4c8
#define A_MPS_PORT_STAT_LB_PORT_FRAMES_H 0x4cc
#define A_MPS_PORT_STAT_LB_PORT_BCAST_L 0x4d0
#define A_MPS_PORT_STAT_LB_PORT_BCAST_H 0x4d4
#define A_MPS_PORT_STAT_LB_PORT_MCAST_L 0x4d8
#define A_MPS_PORT_STAT_LB_PORT_MCAST_H 0x4dc
#define A_MPS_PORT_STAT_LB_PORT_UCAST_L 0x4e0
#define A_MPS_PORT_STAT_LB_PORT_UCAST_H 0x4e4
#define A_MPS_PORT_STAT_LB_PORT_ERROR_L 0x4e8
#define A_MPS_PORT_STAT_LB_PORT_ERROR_H 0x4ec
#define A_MPS_PORT_STAT_LB_PORT_64B_L 0x4f0
#define A_MPS_PORT_STAT_LB_PORT_64B_H 0x4f4
#define A_MPS_PORT_STAT_LB_PORT_65B_127B_L 0x4f8
#define A_MPS_PORT_STAT_LB_PORT_65B_127B_H 0x4fc
#define A_MPS_PORT_STAT_LB_PORT_128B_255B_L 0x500
#define A_MPS_PORT_STAT_LB_PORT_128B_255B_H 0x504
#define A_MPS_PORT_STAT_LB_PORT_256B_511B_L 0x508
#define A_MPS_PORT_STAT_LB_PORT_256B_511B_H 0x50c
#define A_MPS_PORT_STAT_LB_PORT_512B_1023B_L 0x510
#define A_MPS_PORT_STAT_LB_PORT_512B_1023B_H 0x514
#define A_MPS_PORT_STAT_LB_PORT_1024B_1518B_L 0x518
#define A_MPS_PORT_STAT_LB_PORT_1024B_1518B_H 0x51c
#define A_MPS_PORT_STAT_LB_PORT_1519B_MAX_L 0x520
#define A_MPS_PORT_STAT_LB_PORT_1519B_MAX_H 0x524
#define A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES 0x528
#define A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L 0x528
#define A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES_H 0x52c
#define A_MPS_PORT_STAT_RX_PORT_BYTES_L 0x540
#define A_MPS_PORT_STAT_RX_PORT_BYTES_H 0x544
#define A_MPS_PORT_STAT_RX_PORT_FRAMES_L 0x548
#define A_MPS_PORT_STAT_RX_PORT_FRAMES_H 0x54c
#define A_MPS_PORT_STAT_RX_PORT_BCAST_L 0x550
#define A_MPS_PORT_STAT_RX_PORT_BCAST_H 0x554
#define A_MPS_PORT_STAT_RX_PORT_MCAST_L 0x558
#define A_MPS_PORT_STAT_RX_PORT_MCAST_H 0x55c
#define A_MPS_PORT_STAT_RX_PORT_UCAST_L 0x560
#define A_MPS_PORT_STAT_RX_PORT_UCAST_H 0x564
#define A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_L 0x568
#define A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_H 0x56c
#define A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L 0x570
#define A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H 0x574
#define A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_L 0x578
#define A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_H 0x57c
#define A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_L 0x580
#define A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_H 0x584
#define A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_L 0x588
#define A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_H 0x58c
#define A_MPS_PORT_STAT_RX_PORT_64B_L 0x590
#define A_MPS_PORT_STAT_RX_PORT_64B_H 0x594
#define A_MPS_PORT_STAT_RX_PORT_65B_127B_L 0x598
#define A_MPS_PORT_STAT_RX_PORT_65B_127B_H 0x59c
#define A_MPS_PORT_STAT_RX_PORT_128B_255B_L 0x5a0
#define A_MPS_PORT_STAT_RX_PORT_128B_255B_H 0x5a4
#define A_MPS_PORT_STAT_RX_PORT_256B_511B_L 0x5a8
#define A_MPS_PORT_STAT_RX_PORT_256B_511B_H 0x5ac
#define A_MPS_PORT_STAT_RX_PORT_512B_1023B_L 0x5b0
#define A_MPS_PORT_STAT_RX_PORT_512B_1023B_H 0x5b4
#define A_MPS_PORT_STAT_RX_PORT_1024B_1518B_L 0x5b8
#define A_MPS_PORT_STAT_RX_PORT_1024B_1518B_H 0x5bc
#define A_MPS_PORT_STAT_RX_PORT_1519B_MAX_L 0x5c0
#define A_MPS_PORT_STAT_RX_PORT_1519B_MAX_H 0x5c4
#define A_MPS_PORT_STAT_RX_PORT_PAUSE_L 0x5c8
#define A_MPS_PORT_STAT_RX_PORT_PAUSE_H 0x5cc
#define A_MPS_PORT_STAT_RX_PORT_PPP0_L 0x5d0
#define A_MPS_PORT_STAT_RX_PORT_PPP0_H 0x5d4
#define A_MPS_PORT_STAT_RX_PORT_PPP1_L 0x5d8
#define A_MPS_PORT_STAT_RX_PORT_PPP1_H 0x5dc
#define A_MPS_PORT_STAT_RX_PORT_PPP2_L 0x5e0
#define A_MPS_PORT_STAT_RX_PORT_PPP2_H 0x5e4
#define A_MPS_PORT_STAT_RX_PORT_PPP3_L 0x5e8
#define A_MPS_PORT_STAT_RX_PORT_PPP3_H 0x5ec
#define A_MPS_PORT_STAT_RX_PORT_PPP4_L 0x5f0
#define A_MPS_PORT_STAT_RX_PORT_PPP4_H 0x5f4
#define A_MPS_PORT_STAT_RX_PORT_PPP5_L 0x5f8
#define A_MPS_PORT_STAT_RX_PORT_PPP5_H 0x5fc
#define A_MPS_PORT_STAT_RX_PORT_PPP6_L 0x600
#define A_MPS_PORT_STAT_RX_PORT_PPP6_H 0x604
#define A_MPS_PORT_STAT_RX_PORT_PPP7_L 0x608
#define A_MPS_PORT_STAT_RX_PORT_PPP7_H 0x60c
#define A_MPS_PORT_STAT_RX_PORT_LESS_64B_L 0x610
#define A_MPS_PORT_STAT_RX_PORT_LESS_64B_H 0x614
#define A_MPS_PORT_STAT_RX_PORT_MAC_ERROR_L 0x618
#define A_MPS_PORT_STAT_RX_PORT_MAC_ERROR_H 0x61c
#define A_MPS_CMN_CTL 0x9000
#define S_DETECT8023 3
#define V_DETECT8023(x) ((x) << S_DETECT8023)
#define F_DETECT8023 V_DETECT8023(1U)
#define S_VFDIRECTACCESS 2
#define V_VFDIRECTACCESS(x) ((x) << S_VFDIRECTACCESS)
#define F_VFDIRECTACCESS V_VFDIRECTACCESS(1U)
#define S_NUMPORTS 0
#define M_NUMPORTS 0x3U
#define V_NUMPORTS(x) ((x) << S_NUMPORTS)
#define G_NUMPORTS(x) (((x) >> S_NUMPORTS) & M_NUMPORTS)
#define S_LPBKCRDTCTRL 4
#define V_LPBKCRDTCTRL(x) ((x) << S_LPBKCRDTCTRL)
#define F_LPBKCRDTCTRL V_LPBKCRDTCTRL(1U)
#define S_TX_PORT_STATS_MODE 8
#define V_TX_PORT_STATS_MODE(x) ((x) << S_TX_PORT_STATS_MODE)
#define F_TX_PORT_STATS_MODE V_TX_PORT_STATS_MODE(1U)
#define S_T5MODE 7
#define V_T5MODE(x) ((x) << S_T5MODE)
#define F_T5MODE V_T5MODE(1U)
#define S_SPEEDMODE 5
#define M_SPEEDMODE 0x3U
#define V_SPEEDMODE(x) ((x) << S_SPEEDMODE)
#define G_SPEEDMODE(x) (((x) >> S_SPEEDMODE) & M_SPEEDMODE)
#define A_MPS_INT_ENABLE 0x9004
#define S_STATINTENB 5
#define V_STATINTENB(x) ((x) << S_STATINTENB)
#define F_STATINTENB V_STATINTENB(1U)
#define S_TXINTENB 4
#define V_TXINTENB(x) ((x) << S_TXINTENB)
#define F_TXINTENB V_TXINTENB(1U)
#define S_RXINTENB 3
#define V_RXINTENB(x) ((x) << S_RXINTENB)
#define F_RXINTENB V_RXINTENB(1U)
#define S_TRCINTENB 2
#define V_TRCINTENB(x) ((x) << S_TRCINTENB)
#define F_TRCINTENB V_TRCINTENB(1U)
#define S_CLSINTENB 1
#define V_CLSINTENB(x) ((x) << S_CLSINTENB)
#define F_CLSINTENB V_CLSINTENB(1U)
#define S_PLINTENB 0
#define V_PLINTENB(x) ((x) << S_PLINTENB)
#define F_PLINTENB V_PLINTENB(1U)
#define A_MPS_INT_CAUSE 0x9008
#define S_STATINT 5
#define V_STATINT(x) ((x) << S_STATINT)
#define F_STATINT V_STATINT(1U)
#define S_TXINT 4
#define V_TXINT(x) ((x) << S_TXINT)
#define F_TXINT V_TXINT(1U)
#define S_RXINT 3
#define V_RXINT(x) ((x) << S_RXINT)
#define F_RXINT V_RXINT(1U)
#define S_TRCINT 2
#define V_TRCINT(x) ((x) << S_TRCINT)
#define F_TRCINT V_TRCINT(1U)
#define S_CLSINT 1
#define V_CLSINT(x) ((x) << S_CLSINT)
#define F_CLSINT V_CLSINT(1U)
#define S_PLINT 0
#define V_PLINT(x) ((x) << S_PLINT)
#define F_PLINT V_PLINT(1U)
#define A_MPS_CGEN_GLOBAL 0x900c
#define S_MPS_GLOBAL_CGEN 0
#define V_MPS_GLOBAL_CGEN(x) ((x) << S_MPS_GLOBAL_CGEN)
#define F_MPS_GLOBAL_CGEN V_MPS_GLOBAL_CGEN(1U)
#define A_MPS_VF_TX_CTL_31_0 0x9010
#define A_MPS_VF_TX_CTL_63_32 0x9014
#define A_MPS_VF_TX_CTL_95_64 0x9018
#define A_MPS_VF_TX_CTL_127_96 0x901c
#define A_MPS_VF_RX_CTL_31_0 0x9020
#define A_MPS_VF_RX_CTL_63_32 0x9024
#define A_MPS_VF_RX_CTL_95_64 0x9028
#define A_MPS_VF_RX_CTL_127_96 0x902c
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP0 0x9030
#define S_VALUE 0
#define M_VALUE 0xffffU
#define V_VALUE(x) ((x) << S_VALUE)
#define G_VALUE(x) (((x) >> S_VALUE) & M_VALUE)
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP1 0x9034
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP2 0x9038
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP3 0x903c
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP0 0x9040
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP1 0x9044
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP2 0x9048
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP3 0x904c
#define A_MPS_TP_CSIDE_MUX_CTL_P0 0x9050
#define S_WEIGHT 0
#define M_WEIGHT 0xfffU
#define V_WEIGHT(x) ((x) << S_WEIGHT)
#define G_WEIGHT(x) (((x) >> S_WEIGHT) & M_WEIGHT)
#define A_MPS_TP_CSIDE_MUX_CTL_P1 0x9054
#define A_MPS_WOL_CTL_MODE 0x9058
#define S_WOL_MODE 0
#define V_WOL_MODE(x) ((x) << S_WOL_MODE)
#define F_WOL_MODE V_WOL_MODE(1U)
#define A_MPS_FPGA_DEBUG 0x9060
#define S_LPBK_EN 8
#define V_LPBK_EN(x) ((x) << S_LPBK_EN)
#define F_LPBK_EN V_LPBK_EN(1U)
#define S_CH_MAP3 6
#define M_CH_MAP3 0x3U
#define V_CH_MAP3(x) ((x) << S_CH_MAP3)
#define G_CH_MAP3(x) (((x) >> S_CH_MAP3) & M_CH_MAP3)
#define S_CH_MAP2 4
#define M_CH_MAP2 0x3U
#define V_CH_MAP2(x) ((x) << S_CH_MAP2)
#define G_CH_MAP2(x) (((x) >> S_CH_MAP2) & M_CH_MAP2)
#define S_CH_MAP1 2
#define M_CH_MAP1 0x3U
#define V_CH_MAP1(x) ((x) << S_CH_MAP1)
#define G_CH_MAP1(x) (((x) >> S_CH_MAP1) & M_CH_MAP1)
#define S_CH_MAP0 0
#define M_CH_MAP0 0x3U
#define V_CH_MAP0(x) ((x) << S_CH_MAP0)
#define G_CH_MAP0(x) (((x) >> S_CH_MAP0) & M_CH_MAP0)
#define S_FPGA_PTP_PORT 9
#define M_FPGA_PTP_PORT 0x3U
#define V_FPGA_PTP_PORT(x) ((x) << S_FPGA_PTP_PORT)
#define G_FPGA_PTP_PORT(x) (((x) >> S_FPGA_PTP_PORT) & M_FPGA_PTP_PORT)
#define A_MPS_DEBUG_CTL 0x9068
#define S_DBGMODECTL_H 11
#define V_DBGMODECTL_H(x) ((x) << S_DBGMODECTL_H)
#define F_DBGMODECTL_H V_DBGMODECTL_H(1U)
#define S_DBGSEL_H 6
#define M_DBGSEL_H 0x1fU
#define V_DBGSEL_H(x) ((x) << S_DBGSEL_H)
#define G_DBGSEL_H(x) (((x) >> S_DBGSEL_H) & M_DBGSEL_H)
#define S_DBGMODECTL_L 5
#define V_DBGMODECTL_L(x) ((x) << S_DBGMODECTL_L)
#define F_DBGMODECTL_L V_DBGMODECTL_L(1U)
#define S_DBGSEL_L 0
#define M_DBGSEL_L 0x1fU
#define V_DBGSEL_L(x) ((x) << S_DBGSEL_L)
#define G_DBGSEL_L(x) (((x) >> S_DBGSEL_L) & M_DBGSEL_L)
#define A_MPS_DEBUG_DATA_REG_L 0x906c
#define A_MPS_DEBUG_DATA_REG_H 0x9070
#define A_MPS_TOP_SPARE 0x9074
#define S_TOPSPARE 8
#define M_TOPSPARE 0xffffffU
#define V_TOPSPARE(x) ((x) << S_TOPSPARE)
#define G_TOPSPARE(x) (((x) >> S_TOPSPARE) & M_TOPSPARE)
#define S_OVLANSELLPBK3 7
#define V_OVLANSELLPBK3(x) ((x) << S_OVLANSELLPBK3)
#define F_OVLANSELLPBK3 V_OVLANSELLPBK3(1U)
#define S_OVLANSELLPBK2 6
#define V_OVLANSELLPBK2(x) ((x) << S_OVLANSELLPBK2)
#define F_OVLANSELLPBK2 V_OVLANSELLPBK2(1U)
#define S_OVLANSELLPBK1 5
#define V_OVLANSELLPBK1(x) ((x) << S_OVLANSELLPBK1)
#define F_OVLANSELLPBK1 V_OVLANSELLPBK1(1U)
#define S_OVLANSELLPBK0 4
#define V_OVLANSELLPBK0(x) ((x) << S_OVLANSELLPBK0)
#define F_OVLANSELLPBK0 V_OVLANSELLPBK0(1U)
#define S_OVLANSELMAC3 3
#define V_OVLANSELMAC3(x) ((x) << S_OVLANSELMAC3)
#define F_OVLANSELMAC3 V_OVLANSELMAC3(1U)
#define S_OVLANSELMAC2 2
#define V_OVLANSELMAC2(x) ((x) << S_OVLANSELMAC2)
#define F_OVLANSELMAC2 V_OVLANSELMAC2(1U)
#define S_OVLANSELMAC1 1
#define V_OVLANSELMAC1(x) ((x) << S_OVLANSELMAC1)
#define F_OVLANSELMAC1 V_OVLANSELMAC1(1U)
#define S_OVLANSELMAC0 0
#define V_OVLANSELMAC0(x) ((x) << S_OVLANSELMAC0)
#define F_OVLANSELMAC0 V_OVLANSELMAC0(1U)
#define S_T5_TOPSPARE 8
#define M_T5_TOPSPARE 0xffffffU
#define V_T5_TOPSPARE(x) ((x) << S_T5_TOPSPARE)
#define G_T5_TOPSPARE(x) (((x) >> S_T5_TOPSPARE) & M_T5_TOPSPARE)
#define A_MPS_T5_BUILD_REVISION 0x9078
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH0 0x907c
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH1 0x9080
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH2 0x9084
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH3 0x9088
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH4 0x908c
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH5 0x9090
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH6 0x9094
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH7 0x9098
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH8 0x909c
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH9 0x90a0
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH10 0x90a4
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH11 0x90a8
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH12 0x90ac
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH13 0x90b0
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH14 0x90b4
#define A_MPS_TX_PAUSE_DURATION_BUF_GRP_TH15 0x90b8
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH0 0x90bc
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH1 0x90c0
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH2 0x90c4
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH3 0x90c8
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH4 0x90cc
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH5 0x90d0
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH6 0x90d4
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH7 0x90d8
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH8 0x90dc
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH9 0x90e0
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH10 0x90e4
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH11 0x90e8
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH12 0x90ec
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH13 0x90f0
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH14 0x90f4
#define A_MPS_TX_PAUSE_RETRANS_BUF_GRP_TH15 0x90f8
#define A_MPS_BUILD_REVISION 0x90fc
#define A_MPS_VF_TX_CTL_159_128 0x9100
#define A_MPS_VF_TX_CTL_191_160 0x9104
#define A_MPS_VF_TX_CTL_223_192 0x9108
#define A_MPS_VF_TX_CTL_255_224 0x910c
#define A_MPS_VF_RX_CTL_159_128 0x9110
#define A_MPS_VF_RX_CTL_191_160 0x9114
#define A_MPS_VF_RX_CTL_223_192 0x9118
#define A_MPS_VF_RX_CTL_255_224 0x911c
#define A_MPS_FPGA_BIST_CFG_P0 0x9120
#define S_ADDRMASK 16
#define M_ADDRMASK 0xffffU
#define V_ADDRMASK(x) ((x) << S_ADDRMASK)
#define G_ADDRMASK(x) (((x) >> S_ADDRMASK) & M_ADDRMASK)
#define S_T6_BASEADDR 0
#define M_T6_BASEADDR 0xffffU
#define V_T6_BASEADDR(x) ((x) << S_T6_BASEADDR)
#define G_T6_BASEADDR(x) (((x) >> S_T6_BASEADDR) & M_T6_BASEADDR)
#define A_MPS_FPGA_BIST_CFG_P1 0x9124
#define S_T6_BASEADDR 0
#define M_T6_BASEADDR 0xffffU
#define V_T6_BASEADDR(x) ((x) << S_T6_BASEADDR)
#define G_T6_BASEADDR(x) (((x) >> S_T6_BASEADDR) & M_T6_BASEADDR)
#define A_MPS_TX_PRTY_SEL 0x9400
#define S_CH4_PRTY 20
#define M_CH4_PRTY 0x7U
#define V_CH4_PRTY(x) ((x) << S_CH4_PRTY)
#define G_CH4_PRTY(x) (((x) >> S_CH4_PRTY) & M_CH4_PRTY)
#define S_CH3_PRTY 16
#define M_CH3_PRTY 0x7U
#define V_CH3_PRTY(x) ((x) << S_CH3_PRTY)
#define G_CH3_PRTY(x) (((x) >> S_CH3_PRTY) & M_CH3_PRTY)
#define S_CH2_PRTY 12
#define M_CH2_PRTY 0x7U
#define V_CH2_PRTY(x) ((x) << S_CH2_PRTY)
#define G_CH2_PRTY(x) (((x) >> S_CH2_PRTY) & M_CH2_PRTY)
#define S_CH1_PRTY 8
#define M_CH1_PRTY 0x7U
#define V_CH1_PRTY(x) ((x) << S_CH1_PRTY)
#define G_CH1_PRTY(x) (((x) >> S_CH1_PRTY) & M_CH1_PRTY)
#define S_CH0_PRTY 4
#define M_CH0_PRTY 0x7U
#define V_CH0_PRTY(x) ((x) << S_CH0_PRTY)
#define G_CH0_PRTY(x) (((x) >> S_CH0_PRTY) & M_CH0_PRTY)
#define S_TP_SOURCE 2
#define M_TP_SOURCE 0x3U
#define V_TP_SOURCE(x) ((x) << S_TP_SOURCE)
#define G_TP_SOURCE(x) (((x) >> S_TP_SOURCE) & M_TP_SOURCE)
#define S_NCSI_SOURCE 0
#define M_NCSI_SOURCE 0x3U
#define V_NCSI_SOURCE(x) ((x) << S_NCSI_SOURCE)
#define G_NCSI_SOURCE(x) (((x) >> S_NCSI_SOURCE) & M_NCSI_SOURCE)
#define A_MPS_TX_INT_ENABLE 0x9404
#define S_PORTERR 16
#define V_PORTERR(x) ((x) << S_PORTERR)
#define F_PORTERR V_PORTERR(1U)
#define S_FRMERR 15
#define V_FRMERR(x) ((x) << S_FRMERR)
#define F_FRMERR V_FRMERR(1U)
#define S_SECNTERR 14
#define V_SECNTERR(x) ((x) << S_SECNTERR)
#define F_SECNTERR V_SECNTERR(1U)
#define S_BUBBLE 13
#define V_BUBBLE(x) ((x) << S_BUBBLE)
#define F_BUBBLE V_BUBBLE(1U)
#define S_TXDESCFIFO 9
#define M_TXDESCFIFO 0xfU
#define V_TXDESCFIFO(x) ((x) << S_TXDESCFIFO)
#define G_TXDESCFIFO(x) (((x) >> S_TXDESCFIFO) & M_TXDESCFIFO)
#define S_TXDATAFIFO 5
#define M_TXDATAFIFO 0xfU
#define V_TXDATAFIFO(x) ((x) << S_TXDATAFIFO)
#define G_TXDATAFIFO(x) (((x) >> S_TXDATAFIFO) & M_TXDATAFIFO)
#define S_NCSIFIFO 4
#define V_NCSIFIFO(x) ((x) << S_NCSIFIFO)
#define F_NCSIFIFO V_NCSIFIFO(1U)
#define S_TPFIFO 0
#define M_TPFIFO 0xfU
#define V_TPFIFO(x) ((x) << S_TPFIFO)
#define G_TPFIFO(x) (((x) >> S_TPFIFO) & M_TPFIFO)
#define A_MPS_TX_INT_CAUSE 0x9408
#define A_MPS_TX_NCSI2MPS_CNT 0x940c
#define A_MPS_TX_PERR_ENABLE 0x9410
#define A_MPS_TX_PERR_INJECT 0x9414
#define S_MPSTXMEMSEL 1
#define M_MPSTXMEMSEL 0x1fU
#define V_MPSTXMEMSEL(x) ((x) << S_MPSTXMEMSEL)
#define G_MPSTXMEMSEL(x) (((x) >> S_MPSTXMEMSEL) & M_MPSTXMEMSEL)
#define A_MPS_TX_SE_CNT_TP01 0x9418
#define A_MPS_TX_SE_CNT_TP23 0x941c
#define A_MPS_TX_SE_CNT_MAC01 0x9420
#define A_MPS_TX_SE_CNT_MAC23 0x9424
#define A_MPS_TX_SECNT_SPI_BUBBLE_ERR 0x9428
#define S_BUBBLEERR 16
#define M_BUBBLEERR 0xffU
#define V_BUBBLEERR(x) ((x) << S_BUBBLEERR)
#define G_BUBBLEERR(x) (((x) >> S_BUBBLEERR) & M_BUBBLEERR)
#define S_SPI 8
#define M_SPI 0xffU
#define V_SPI(x) ((x) << S_SPI)
#define G_SPI(x) (((x) >> S_SPI) & M_SPI)
#define S_SECNT 0
#define M_SECNT 0xffU
#define V_SECNT(x) ((x) << S_SECNT)
#define G_SECNT(x) (((x) >> S_SECNT) & M_SECNT)
#define A_MPS_TX_SECNT_BUBBLE_CLR 0x942c
#define S_BUBBLECLR 8
#define M_BUBBLECLR 0xffU
#define V_BUBBLECLR(x) ((x) << S_BUBBLECLR)
#define G_BUBBLECLR(x) (((x) >> S_BUBBLECLR) & M_BUBBLECLR)
#define S_NCSISECNT 20
#define V_NCSISECNT(x) ((x) << S_NCSISECNT)
#define F_NCSISECNT V_NCSISECNT(1U)
#define S_LPBKSECNT 16
#define M_LPBKSECNT 0xfU
#define V_LPBKSECNT(x) ((x) << S_LPBKSECNT)
#define G_LPBKSECNT(x) (((x) >> S_LPBKSECNT) & M_LPBKSECNT)
#define A_MPS_TX_PORT_ERR 0x9430
#define S_LPBKPT3 7
#define V_LPBKPT3(x) ((x) << S_LPBKPT3)
#define F_LPBKPT3 V_LPBKPT3(1U)
#define S_LPBKPT2 6
#define V_LPBKPT2(x) ((x) << S_LPBKPT2)
#define F_LPBKPT2 V_LPBKPT2(1U)
#define S_LPBKPT1 5
#define V_LPBKPT1(x) ((x) << S_LPBKPT1)
#define F_LPBKPT1 V_LPBKPT1(1U)
#define S_LPBKPT0 4
#define V_LPBKPT0(x) ((x) << S_LPBKPT0)
#define F_LPBKPT0 V_LPBKPT0(1U)
#define S_PT3 3
#define V_PT3(x) ((x) << S_PT3)
#define F_PT3 V_PT3(1U)
#define S_PT2 2
#define V_PT2(x) ((x) << S_PT2)
#define F_PT2 V_PT2(1U)
#define S_PT1 1
#define V_PT1(x) ((x) << S_PT1)
#define F_PT1 V_PT1(1U)
#define S_PT0 0
#define V_PT0(x) ((x) << S_PT0)
#define F_PT0 V_PT0(1U)
#define A_MPS_TX_LPBK_DROP_BP_CTL_CH0 0x9434
#define S_BPEN 1
#define V_BPEN(x) ((x) << S_BPEN)
#define F_BPEN V_BPEN(1U)
#define S_DROPEN 0
#define V_DROPEN(x) ((x) << S_DROPEN)
#define F_DROPEN V_DROPEN(1U)
#define A_MPS_TX_LPBK_DROP_BP_CTL_CH1 0x9438
#define A_MPS_TX_LPBK_DROP_BP_CTL_CH2 0x943c
#define A_MPS_TX_LPBK_DROP_BP_CTL_CH3 0x9440
#define A_MPS_TX_DEBUG_REG_TP2TX_10 0x9444
#define S_SOPCH1 31
#define V_SOPCH1(x) ((x) << S_SOPCH1)
#define F_SOPCH1 V_SOPCH1(1U)
#define S_EOPCH1 30
#define V_EOPCH1(x) ((x) << S_EOPCH1)
#define F_EOPCH1 V_EOPCH1(1U)
#define S_SIZECH1 27
#define M_SIZECH1 0x7U
#define V_SIZECH1(x) ((x) << S_SIZECH1)
#define G_SIZECH1(x) (((x) >> S_SIZECH1) & M_SIZECH1)
#define S_ERRCH1 26
#define V_ERRCH1(x) ((x) << S_ERRCH1)
#define F_ERRCH1 V_ERRCH1(1U)
#define S_FULLCH1 25
#define V_FULLCH1(x) ((x) << S_FULLCH1)
#define F_FULLCH1 V_FULLCH1(1U)
#define S_VALIDCH1 24
#define V_VALIDCH1(x) ((x) << S_VALIDCH1)
#define F_VALIDCH1 V_VALIDCH1(1U)
#define S_DATACH1 16
#define M_DATACH1 0xffU
#define V_DATACH1(x) ((x) << S_DATACH1)
#define G_DATACH1(x) (((x) >> S_DATACH1) & M_DATACH1)
#define S_SOPCH0 15
#define V_SOPCH0(x) ((x) << S_SOPCH0)
#define F_SOPCH0 V_SOPCH0(1U)
#define S_EOPCH0 14
#define V_EOPCH0(x) ((x) << S_EOPCH0)
#define F_EOPCH0 V_EOPCH0(1U)
#define S_SIZECH0 11
#define M_SIZECH0 0x7U
#define V_SIZECH0(x) ((x) << S_SIZECH0)
#define G_SIZECH0(x) (((x) >> S_SIZECH0) & M_SIZECH0)
#define S_ERRCH0 10
#define V_ERRCH0(x) ((x) << S_ERRCH0)
#define F_ERRCH0 V_ERRCH0(1U)
#define S_FULLCH0 9
#define V_FULLCH0(x) ((x) << S_FULLCH0)
#define F_FULLCH0 V_FULLCH0(1U)
#define S_VALIDCH0 8
#define V_VALIDCH0(x) ((x) << S_VALIDCH0)
#define F_VALIDCH0 V_VALIDCH0(1U)
#define S_DATACH0 0
#define M_DATACH0 0xffU
#define V_DATACH0(x) ((x) << S_DATACH0)
#define G_DATACH0(x) (((x) >> S_DATACH0) & M_DATACH0)
#define S_T5_SIZECH1 26
#define M_T5_SIZECH1 0xfU
#define V_T5_SIZECH1(x) ((x) << S_T5_SIZECH1)
#define G_T5_SIZECH1(x) (((x) >> S_T5_SIZECH1) & M_T5_SIZECH1)
#define S_T5_ERRCH1 25
#define V_T5_ERRCH1(x) ((x) << S_T5_ERRCH1)
#define F_T5_ERRCH1 V_T5_ERRCH1(1U)
#define S_T5_FULLCH1 24
#define V_T5_FULLCH1(x) ((x) << S_T5_FULLCH1)
#define F_T5_FULLCH1 V_T5_FULLCH1(1U)
#define S_T5_VALIDCH1 23
#define V_T5_VALIDCH1(x) ((x) << S_T5_VALIDCH1)
#define F_T5_VALIDCH1 V_T5_VALIDCH1(1U)
#define S_T5_DATACH1 16
#define M_T5_DATACH1 0x7fU
#define V_T5_DATACH1(x) ((x) << S_T5_DATACH1)
#define G_T5_DATACH1(x) (((x) >> S_T5_DATACH1) & M_T5_DATACH1)
#define S_T5_SIZECH0 10
#define M_T5_SIZECH0 0xfU
#define V_T5_SIZECH0(x) ((x) << S_T5_SIZECH0)
#define G_T5_SIZECH0(x) (((x) >> S_T5_SIZECH0) & M_T5_SIZECH0)
#define S_T5_ERRCH0 9
#define V_T5_ERRCH0(x) ((x) << S_T5_ERRCH0)
#define F_T5_ERRCH0 V_T5_ERRCH0(1U)
#define S_T5_FULLCH0 8
#define V_T5_FULLCH0(x) ((x) << S_T5_FULLCH0)
#define F_T5_FULLCH0 V_T5_FULLCH0(1U)
#define S_T5_VALIDCH0 7
#define V_T5_VALIDCH0(x) ((x) << S_T5_VALIDCH0)
#define F_T5_VALIDCH0 V_T5_VALIDCH0(1U)
#define S_T5_DATACH0 0
#define M_T5_DATACH0 0x7fU
#define V_T5_DATACH0(x) ((x) << S_T5_DATACH0)
#define G_T5_DATACH0(x) (((x) >> S_T5_DATACH0) & M_T5_DATACH0)
#define A_MPS_TX_DEBUG_REG_TP2TX_32 0x9448
#define S_SOPCH3 31
#define V_SOPCH3(x) ((x) << S_SOPCH3)
#define F_SOPCH3 V_SOPCH3(1U)
#define S_EOPCH3 30
#define V_EOPCH3(x) ((x) << S_EOPCH3)
#define F_EOPCH3 V_EOPCH3(1U)
#define S_SIZECH3 27
#define M_SIZECH3 0x7U
#define V_SIZECH3(x) ((x) << S_SIZECH3)
#define G_SIZECH3(x) (((x) >> S_SIZECH3) & M_SIZECH3)
#define S_ERRCH3 26
#define V_ERRCH3(x) ((x) << S_ERRCH3)
#define F_ERRCH3 V_ERRCH3(1U)
#define S_FULLCH3 25
#define V_FULLCH3(x) ((x) << S_FULLCH3)
#define F_FULLCH3 V_FULLCH3(1U)
#define S_VALIDCH3 24
#define V_VALIDCH3(x) ((x) << S_VALIDCH3)
#define F_VALIDCH3 V_VALIDCH3(1U)
#define S_DATACH3 16
#define M_DATACH3 0xffU
#define V_DATACH3(x) ((x) << S_DATACH3)
#define G_DATACH3(x) (((x) >> S_DATACH3) & M_DATACH3)
#define S_SOPCH2 15
#define V_SOPCH2(x) ((x) << S_SOPCH2)
#define F_SOPCH2 V_SOPCH2(1U)
#define S_EOPCH2 14
#define V_EOPCH2(x) ((x) << S_EOPCH2)
#define F_EOPCH2 V_EOPCH2(1U)
#define S_SIZECH2 11
#define M_SIZECH2 0x7U
#define V_SIZECH2(x) ((x) << S_SIZECH2)
#define G_SIZECH2(x) (((x) >> S_SIZECH2) & M_SIZECH2)
#define S_ERRCH2 10
#define V_ERRCH2(x) ((x) << S_ERRCH2)
#define F_ERRCH2 V_ERRCH2(1U)
#define S_FULLCH2 9
#define V_FULLCH2(x) ((x) << S_FULLCH2)
#define F_FULLCH2 V_FULLCH2(1U)
#define S_VALIDCH2 8
#define V_VALIDCH2(x) ((x) << S_VALIDCH2)
#define F_VALIDCH2 V_VALIDCH2(1U)
#define S_DATACH2 0
#define M_DATACH2 0xffU
#define V_DATACH2(x) ((x) << S_DATACH2)
#define G_DATACH2(x) (((x) >> S_DATACH2) & M_DATACH2)
#define S_T5_SIZECH3 26
#define M_T5_SIZECH3 0xfU
#define V_T5_SIZECH3(x) ((x) << S_T5_SIZECH3)
#define G_T5_SIZECH3(x) (((x) >> S_T5_SIZECH3) & M_T5_SIZECH3)
#define S_T5_ERRCH3 25
#define V_T5_ERRCH3(x) ((x) << S_T5_ERRCH3)
#define F_T5_ERRCH3 V_T5_ERRCH3(1U)
#define S_T5_FULLCH3 24
#define V_T5_FULLCH3(x) ((x) << S_T5_FULLCH3)
#define F_T5_FULLCH3 V_T5_FULLCH3(1U)
#define S_T5_VALIDCH3 23
#define V_T5_VALIDCH3(x) ((x) << S_T5_VALIDCH3)
#define F_T5_VALIDCH3 V_T5_VALIDCH3(1U)
#define S_T5_DATACH3 16
#define M_T5_DATACH3 0x7fU
#define V_T5_DATACH3(x) ((x) << S_T5_DATACH3)
#define G_T5_DATACH3(x) (((x) >> S_T5_DATACH3) & M_T5_DATACH3)
#define S_T5_SIZECH2 10
#define M_T5_SIZECH2 0xfU
#define V_T5_SIZECH2(x) ((x) << S_T5_SIZECH2)
#define G_T5_SIZECH2(x) (((x) >> S_T5_SIZECH2) & M_T5_SIZECH2)
#define S_T5_ERRCH2 9
#define V_T5_ERRCH2(x) ((x) << S_T5_ERRCH2)
#define F_T5_ERRCH2 V_T5_ERRCH2(1U)
#define S_T5_FULLCH2 8
#define V_T5_FULLCH2(x) ((x) << S_T5_FULLCH2)
#define F_T5_FULLCH2 V_T5_FULLCH2(1U)
#define S_T5_VALIDCH2 7
#define V_T5_VALIDCH2(x) ((x) << S_T5_VALIDCH2)
#define F_T5_VALIDCH2 V_T5_VALIDCH2(1U)
#define S_T5_DATACH2 0
#define M_T5_DATACH2 0x7fU
#define V_T5_DATACH2(x) ((x) << S_T5_DATACH2)
#define G_T5_DATACH2(x) (((x) >> S_T5_DATACH2) & M_T5_DATACH2)
#define A_MPS_TX_DEBUG_REG_TX2MAC_10 0x944c
#define S_SOPPT1 31
#define V_SOPPT1(x) ((x) << S_SOPPT1)
#define F_SOPPT1 V_SOPPT1(1U)
#define S_EOPPT1 30
#define V_EOPPT1(x) ((x) << S_EOPPT1)
#define F_EOPPT1 V_EOPPT1(1U)
#define S_SIZEPT1 27
#define M_SIZEPT1 0x7U
#define V_SIZEPT1(x) ((x) << S_SIZEPT1)
#define G_SIZEPT1(x) (((x) >> S_SIZEPT1) & M_SIZEPT1)
#define S_ERRPT1 26
#define V_ERRPT1(x) ((x) << S_ERRPT1)
#define F_ERRPT1 V_ERRPT1(1U)
#define S_FULLPT1 25
#define V_FULLPT1(x) ((x) << S_FULLPT1)
#define F_FULLPT1 V_FULLPT1(1U)
#define S_VALIDPT1 24
#define V_VALIDPT1(x) ((x) << S_VALIDPT1)
#define F_VALIDPT1 V_VALIDPT1(1U)
#define S_DATAPT1 16
#define M_DATAPT1 0xffU
#define V_DATAPT1(x) ((x) << S_DATAPT1)
#define G_DATAPT1(x) (((x) >> S_DATAPT1) & M_DATAPT1)
#define S_SOPPT0 15
#define V_SOPPT0(x) ((x) << S_SOPPT0)
#define F_SOPPT0 V_SOPPT0(1U)
#define S_EOPPT0 14
#define V_EOPPT0(x) ((x) << S_EOPPT0)
#define F_EOPPT0 V_EOPPT0(1U)
#define S_SIZEPT0 11
#define M_SIZEPT0 0x7U
#define V_SIZEPT0(x) ((x) << S_SIZEPT0)
#define G_SIZEPT0(x) (((x) >> S_SIZEPT0) & M_SIZEPT0)
#define S_ERRPT0 10
#define V_ERRPT0(x) ((x) << S_ERRPT0)
#define F_ERRPT0 V_ERRPT0(1U)
#define S_FULLPT0 9
#define V_FULLPT0(x) ((x) << S_FULLPT0)
#define F_FULLPT0 V_FULLPT0(1U)
#define S_VALIDPT0 8
#define V_VALIDPT0(x) ((x) << S_VALIDPT0)
#define F_VALIDPT0 V_VALIDPT0(1U)
#define S_DATAPT0 0
#define M_DATAPT0 0xffU
#define V_DATAPT0(x) ((x) << S_DATAPT0)
#define G_DATAPT0(x) (((x) >> S_DATAPT0) & M_DATAPT0)
#define S_T5_SIZEPT1 26
#define M_T5_SIZEPT1 0xfU
#define V_T5_SIZEPT1(x) ((x) << S_T5_SIZEPT1)
#define G_T5_SIZEPT1(x) (((x) >> S_T5_SIZEPT1) & M_T5_SIZEPT1)
#define S_T5_ERRPT1 25
#define V_T5_ERRPT1(x) ((x) << S_T5_ERRPT1)
#define F_T5_ERRPT1 V_T5_ERRPT1(1U)
#define S_T5_FULLPT1 24
#define V_T5_FULLPT1(x) ((x) << S_T5_FULLPT1)
#define F_T5_FULLPT1 V_T5_FULLPT1(1U)
#define S_T5_VALIDPT1 23
#define V_T5_VALIDPT1(x) ((x) << S_T5_VALIDPT1)
#define F_T5_VALIDPT1 V_T5_VALIDPT1(1U)
#define S_T5_DATAPT1 16
#define M_T5_DATAPT1 0x7fU
#define V_T5_DATAPT1(x) ((x) << S_T5_DATAPT1)
#define G_T5_DATAPT1(x) (((x) >> S_T5_DATAPT1) & M_T5_DATAPT1)
#define S_T5_SIZEPT0 10
#define M_T5_SIZEPT0 0xfU
#define V_T5_SIZEPT0(x) ((x) << S_T5_SIZEPT0)
#define G_T5_SIZEPT0(x) (((x) >> S_T5_SIZEPT0) & M_T5_SIZEPT0)
#define S_T5_ERRPT0 9
#define V_T5_ERRPT0(x) ((x) << S_T5_ERRPT0)
#define F_T5_ERRPT0 V_T5_ERRPT0(1U)
#define S_T5_FULLPT0 8
#define V_T5_FULLPT0(x) ((x) << S_T5_FULLPT0)
#define F_T5_FULLPT0 V_T5_FULLPT0(1U)
#define S_T5_VALIDPT0 7
#define V_T5_VALIDPT0(x) ((x) << S_T5_VALIDPT0)
#define F_T5_VALIDPT0 V_T5_VALIDPT0(1U)
#define S_T5_DATAPT0 0
#define M_T5_DATAPT0 0x7fU
#define V_T5_DATAPT0(x) ((x) << S_T5_DATAPT0)
#define G_T5_DATAPT0(x) (((x) >> S_T5_DATAPT0) & M_T5_DATAPT0)
#define A_MPS_TX_DEBUG_REG_TX2MAC_32 0x9450
#define S_SOPPT3 31
#define V_SOPPT3(x) ((x) << S_SOPPT3)
#define F_SOPPT3 V_SOPPT3(1U)
#define S_EOPPT3 30
#define V_EOPPT3(x) ((x) << S_EOPPT3)
#define F_EOPPT3 V_EOPPT3(1U)
#define S_SIZEPT3 27
#define M_SIZEPT3 0x7U
#define V_SIZEPT3(x) ((x) << S_SIZEPT3)
#define G_SIZEPT3(x) (((x) >> S_SIZEPT3) & M_SIZEPT3)
#define S_ERRPT3 26
#define V_ERRPT3(x) ((x) << S_ERRPT3)
#define F_ERRPT3 V_ERRPT3(1U)
#define S_FULLPT3 25
#define V_FULLPT3(x) ((x) << S_FULLPT3)
#define F_FULLPT3 V_FULLPT3(1U)
#define S_VALIDPT3 24
#define V_VALIDPT3(x) ((x) << S_VALIDPT3)
#define F_VALIDPT3 V_VALIDPT3(1U)
#define S_DATAPT3 16
#define M_DATAPT3 0xffU
#define V_DATAPT3(x) ((x) << S_DATAPT3)
#define G_DATAPT3(x) (((x) >> S_DATAPT3) & M_DATAPT3)
#define S_SOPPT2 15
#define V_SOPPT2(x) ((x) << S_SOPPT2)
#define F_SOPPT2 V_SOPPT2(1U)
#define S_EOPPT2 14
#define V_EOPPT2(x) ((x) << S_EOPPT2)
#define F_EOPPT2 V_EOPPT2(1U)
#define S_SIZEPT2 11
#define M_SIZEPT2 0x7U
#define V_SIZEPT2(x) ((x) << S_SIZEPT2)
#define G_SIZEPT2(x) (((x) >> S_SIZEPT2) & M_SIZEPT2)
#define S_ERRPT2 10
#define V_ERRPT2(x) ((x) << S_ERRPT2)
#define F_ERRPT2 V_ERRPT2(1U)
#define S_FULLPT2 9
#define V_FULLPT2(x) ((x) << S_FULLPT2)
#define F_FULLPT2 V_FULLPT2(1U)
#define S_VALIDPT2 8
#define V_VALIDPT2(x) ((x) << S_VALIDPT2)
#define F_VALIDPT2 V_VALIDPT2(1U)
#define S_DATAPT2 0
#define M_DATAPT2 0xffU
#define V_DATAPT2(x) ((x) << S_DATAPT2)
#define G_DATAPT2(x) (((x) >> S_DATAPT2) & M_DATAPT2)
#define S_T5_SIZEPT3 26
#define M_T5_SIZEPT3 0xfU
#define V_T5_SIZEPT3(x) ((x) << S_T5_SIZEPT3)
#define G_T5_SIZEPT3(x) (((x) >> S_T5_SIZEPT3) & M_T5_SIZEPT3)
#define S_T5_ERRPT3 25
#define V_T5_ERRPT3(x) ((x) << S_T5_ERRPT3)
#define F_T5_ERRPT3 V_T5_ERRPT3(1U)
#define S_T5_FULLPT3 24
#define V_T5_FULLPT3(x) ((x) << S_T5_FULLPT3)
#define F_T5_FULLPT3 V_T5_FULLPT3(1U)
#define S_T5_VALIDPT3 23
#define V_T5_VALIDPT3(x) ((x) << S_T5_VALIDPT3)
#define F_T5_VALIDPT3 V_T5_VALIDPT3(1U)
#define S_T5_DATAPT3 16
#define M_T5_DATAPT3 0x7fU
#define V_T5_DATAPT3(x) ((x) << S_T5_DATAPT3)
#define G_T5_DATAPT3(x) (((x) >> S_T5_DATAPT3) & M_T5_DATAPT3)
#define S_T5_SIZEPT2 10
#define M_T5_SIZEPT2 0xfU
#define V_T5_SIZEPT2(x) ((x) << S_T5_SIZEPT2)
#define G_T5_SIZEPT2(x) (((x) >> S_T5_SIZEPT2) & M_T5_SIZEPT2)
#define S_T5_ERRPT2 9
#define V_T5_ERRPT2(x) ((x) << S_T5_ERRPT2)
#define F_T5_ERRPT2 V_T5_ERRPT2(1U)
#define S_T5_FULLPT2 8
#define V_T5_FULLPT2(x) ((x) << S_T5_FULLPT2)
#define F_T5_FULLPT2 V_T5_FULLPT2(1U)
#define S_T5_VALIDPT2 7
#define V_T5_VALIDPT2(x) ((x) << S_T5_VALIDPT2)
#define F_T5_VALIDPT2 V_T5_VALIDPT2(1U)
#define S_T5_DATAPT2 0
#define M_T5_DATAPT2 0x7fU
#define V_T5_DATAPT2(x) ((x) << S_T5_DATAPT2)
#define G_T5_DATAPT2(x) (((x) >> S_T5_DATAPT2) & M_T5_DATAPT2)
#define A_MPS_TX_SGE_CH_PAUSE_IGNR 0x9454
#define S_SGEPAUSEIGNR 0
#define M_SGEPAUSEIGNR 0xfU
#define V_SGEPAUSEIGNR(x) ((x) << S_SGEPAUSEIGNR)
#define G_SGEPAUSEIGNR(x) (((x) >> S_SGEPAUSEIGNR) & M_SGEPAUSEIGNR)
#define A_MPS_T5_TX_SGE_CH_PAUSE_IGNR 0x9454
#define S_T5SGEPAUSEIGNR 0
#define M_T5SGEPAUSEIGNR 0xffffU
#define V_T5SGEPAUSEIGNR(x) ((x) << S_T5SGEPAUSEIGNR)
#define G_T5SGEPAUSEIGNR(x) (((x) >> S_T5SGEPAUSEIGNR) & M_T5SGEPAUSEIGNR)
#define A_MPS_TX_DEBUG_SUBPART_SEL 0x9458
#define S_SUBPRTH 11
#define M_SUBPRTH 0x1fU
#define V_SUBPRTH(x) ((x) << S_SUBPRTH)
#define G_SUBPRTH(x) (((x) >> S_SUBPRTH) & M_SUBPRTH)
#define S_PORTH 8
#define M_PORTH 0x7U
#define V_PORTH(x) ((x) << S_PORTH)
#define G_PORTH(x) (((x) >> S_PORTH) & M_PORTH)
#define S_SUBPRTL 3
#define M_SUBPRTL 0x1fU
#define V_SUBPRTL(x) ((x) << S_SUBPRTL)
#define G_SUBPRTL(x) (((x) >> S_SUBPRTL) & M_SUBPRTL)
#define S_PORTL 0
#define M_PORTL 0x7U
#define V_PORTL(x) ((x) << S_PORTL)
#define G_PORTL(x) (((x) >> S_PORTL) & M_PORTL)
#define A_MPS_TX_PAD_CTL 0x945c
#define S_LPBKPADENPT3 7
#define V_LPBKPADENPT3(x) ((x) << S_LPBKPADENPT3)
#define F_LPBKPADENPT3 V_LPBKPADENPT3(1U)
#define S_LPBKPADENPT2 6
#define V_LPBKPADENPT2(x) ((x) << S_LPBKPADENPT2)
#define F_LPBKPADENPT2 V_LPBKPADENPT2(1U)
#define S_LPBKPADENPT1 5
#define V_LPBKPADENPT1(x) ((x) << S_LPBKPADENPT1)
#define F_LPBKPADENPT1 V_LPBKPADENPT1(1U)
#define S_LPBKPADENPT0 4
#define V_LPBKPADENPT0(x) ((x) << S_LPBKPADENPT0)
#define F_LPBKPADENPT0 V_LPBKPADENPT0(1U)
#define S_MACPADENPT3 3
#define V_MACPADENPT3(x) ((x) << S_MACPADENPT3)
#define F_MACPADENPT3 V_MACPADENPT3(1U)
#define S_MACPADENPT2 2
#define V_MACPADENPT2(x) ((x) << S_MACPADENPT2)
#define F_MACPADENPT2 V_MACPADENPT2(1U)
#define S_MACPADENPT1 1
#define V_MACPADENPT1(x) ((x) << S_MACPADENPT1)
#define F_MACPADENPT1 V_MACPADENPT1(1U)
#define S_MACPADENPT0 0
#define V_MACPADENPT0(x) ((x) << S_MACPADENPT0)
#define F_MACPADENPT0 V_MACPADENPT0(1U)
#define A_MPS_TX_PFVF_PORT_DROP_TP 0x9460
#define S_TP2MPS_CH3 24
#define M_TP2MPS_CH3 0xffU
#define V_TP2MPS_CH3(x) ((x) << S_TP2MPS_CH3)
#define G_TP2MPS_CH3(x) (((x) >> S_TP2MPS_CH3) & M_TP2MPS_CH3)
#define S_TP2MPS_CH2 16
#define M_TP2MPS_CH2 0xffU
#define V_TP2MPS_CH2(x) ((x) << S_TP2MPS_CH2)
#define G_TP2MPS_CH2(x) (((x) >> S_TP2MPS_CH2) & M_TP2MPS_CH2)
#define S_TP2MPS_CH1 8
#define M_TP2MPS_CH1 0xffU
#define V_TP2MPS_CH1(x) ((x) << S_TP2MPS_CH1)
#define G_TP2MPS_CH1(x) (((x) >> S_TP2MPS_CH1) & M_TP2MPS_CH1)
#define S_TP2MPS_CH0 0
#define M_TP2MPS_CH0 0xffU
#define V_TP2MPS_CH0(x) ((x) << S_TP2MPS_CH0)
#define G_TP2MPS_CH0(x) (((x) >> S_TP2MPS_CH0) & M_TP2MPS_CH0)
#define A_MPS_TX_PFVF_PORT_DROP_NCSI 0x9464
#define S_NCSI_CH4 0
#define M_NCSI_CH4 0xffU
#define V_NCSI_CH4(x) ((x) << S_NCSI_CH4)
#define G_NCSI_CH4(x) (((x) >> S_NCSI_CH4) & M_NCSI_CH4)
#define A_MPS_TX_PFVF_PORT_DROP_CTL 0x9468
#define S_PFNOVFDROP 5
#define V_PFNOVFDROP(x) ((x) << S_PFNOVFDROP)
#define F_PFNOVFDROP V_PFNOVFDROP(1U)
#define S_NCSI_CH4_CLR 4
#define V_NCSI_CH4_CLR(x) ((x) << S_NCSI_CH4_CLR)
#define F_NCSI_CH4_CLR V_NCSI_CH4_CLR(1U)
#define S_TP2MPS_CH3_CLR 3
#define V_TP2MPS_CH3_CLR(x) ((x) << S_TP2MPS_CH3_CLR)
#define F_TP2MPS_CH3_CLR V_TP2MPS_CH3_CLR(1U)
#define S_TP2MPS_CH2_CLR 2
#define V_TP2MPS_CH2_CLR(x) ((x) << S_TP2MPS_CH2_CLR)
#define F_TP2MPS_CH2_CLR V_TP2MPS_CH2_CLR(1U)
#define S_TP2MPS_CH1_CLR 1
#define V_TP2MPS_CH1_CLR(x) ((x) << S_TP2MPS_CH1_CLR)
#define F_TP2MPS_CH1_CLR V_TP2MPS_CH1_CLR(1U)
#define S_TP2MPS_CH0_CLR 0
#define V_TP2MPS_CH0_CLR(x) ((x) << S_TP2MPS_CH0_CLR)
#define F_TP2MPS_CH0_CLR V_TP2MPS_CH0_CLR(1U)
#define A_MPS_TX_CGEN 0x946c
#define S_TXOUTLPBK3_CGEN 31
#define V_TXOUTLPBK3_CGEN(x) ((x) << S_TXOUTLPBK3_CGEN)
#define F_TXOUTLPBK3_CGEN V_TXOUTLPBK3_CGEN(1U)
#define S_TXOUTLPBK2_CGEN 30
#define V_TXOUTLPBK2_CGEN(x) ((x) << S_TXOUTLPBK2_CGEN)
#define F_TXOUTLPBK2_CGEN V_TXOUTLPBK2_CGEN(1U)
#define S_TXOUTLPBK1_CGEN 29
#define V_TXOUTLPBK1_CGEN(x) ((x) << S_TXOUTLPBK1_CGEN)
#define F_TXOUTLPBK1_CGEN V_TXOUTLPBK1_CGEN(1U)
#define S_TXOUTLPBK0_CGEN 28
#define V_TXOUTLPBK0_CGEN(x) ((x) << S_TXOUTLPBK0_CGEN)
#define F_TXOUTLPBK0_CGEN V_TXOUTLPBK0_CGEN(1U)
#define S_TXOUTMAC3_CGEN 27
#define V_TXOUTMAC3_CGEN(x) ((x) << S_TXOUTMAC3_CGEN)
#define F_TXOUTMAC3_CGEN V_TXOUTMAC3_CGEN(1U)
#define S_TXOUTMAC2_CGEN 26
#define V_TXOUTMAC2_CGEN(x) ((x) << S_TXOUTMAC2_CGEN)
#define F_TXOUTMAC2_CGEN V_TXOUTMAC2_CGEN(1U)
#define S_TXOUTMAC1_CGEN 25
#define V_TXOUTMAC1_CGEN(x) ((x) << S_TXOUTMAC1_CGEN)
#define F_TXOUTMAC1_CGEN V_TXOUTMAC1_CGEN(1U)
#define S_TXOUTMAC0_CGEN 24
#define V_TXOUTMAC0_CGEN(x) ((x) << S_TXOUTMAC0_CGEN)
#define F_TXOUTMAC0_CGEN V_TXOUTMAC0_CGEN(1U)
#define S_TXSCHLPBK3_CGEN 23
#define V_TXSCHLPBK3_CGEN(x) ((x) << S_TXSCHLPBK3_CGEN)
#define F_TXSCHLPBK3_CGEN V_TXSCHLPBK3_CGEN(1U)
#define S_TXSCHLPBK2_CGEN 22
#define V_TXSCHLPBK2_CGEN(x) ((x) << S_TXSCHLPBK2_CGEN)
#define F_TXSCHLPBK2_CGEN V_TXSCHLPBK2_CGEN(1U)
#define S_TXSCHLPBK1_CGEN 21
#define V_TXSCHLPBK1_CGEN(x) ((x) << S_TXSCHLPBK1_CGEN)
#define F_TXSCHLPBK1_CGEN V_TXSCHLPBK1_CGEN(1U)
#define S_TXSCHLPBK0_CGEN 20
#define V_TXSCHLPBK0_CGEN(x) ((x) << S_TXSCHLPBK0_CGEN)
#define F_TXSCHLPBK0_CGEN V_TXSCHLPBK0_CGEN(1U)
#define S_TXSCHMAC3_CGEN 19
#define V_TXSCHMAC3_CGEN(x) ((x) << S_TXSCHMAC3_CGEN)
#define F_TXSCHMAC3_CGEN V_TXSCHMAC3_CGEN(1U)
#define S_TXSCHMAC2_CGEN 18
#define V_TXSCHMAC2_CGEN(x) ((x) << S_TXSCHMAC2_CGEN)
#define F_TXSCHMAC2_CGEN V_TXSCHMAC2_CGEN(1U)
#define S_TXSCHMAC1_CGEN 17
#define V_TXSCHMAC1_CGEN(x) ((x) << S_TXSCHMAC1_CGEN)
#define F_TXSCHMAC1_CGEN V_TXSCHMAC1_CGEN(1U)
#define S_TXSCHMAC0_CGEN 16
#define V_TXSCHMAC0_CGEN(x) ((x) << S_TXSCHMAC0_CGEN)
#define F_TXSCHMAC0_CGEN V_TXSCHMAC0_CGEN(1U)
#define S_TXINCH4_CGEN 15
#define V_TXINCH4_CGEN(x) ((x) << S_TXINCH4_CGEN)
#define F_TXINCH4_CGEN V_TXINCH4_CGEN(1U)
#define S_TXINCH3_CGEN 14
#define V_TXINCH3_CGEN(x) ((x) << S_TXINCH3_CGEN)
#define F_TXINCH3_CGEN V_TXINCH3_CGEN(1U)
#define S_TXINCH2_CGEN 13
#define V_TXINCH2_CGEN(x) ((x) << S_TXINCH2_CGEN)
#define F_TXINCH2_CGEN V_TXINCH2_CGEN(1U)
#define S_TXINCH1_CGEN 12
#define V_TXINCH1_CGEN(x) ((x) << S_TXINCH1_CGEN)
#define F_TXINCH1_CGEN V_TXINCH1_CGEN(1U)
#define S_TXINCH0_CGEN 11
#define V_TXINCH0_CGEN(x) ((x) << S_TXINCH0_CGEN)
#define F_TXINCH0_CGEN V_TXINCH0_CGEN(1U)
#define A_MPS_TX_CGEN_DYNAMIC 0x9470
#define A_MPS_STAT_CTL 0x9600
#define S_COUNTVFINPF 1
#define V_COUNTVFINPF(x) ((x) << S_COUNTVFINPF)
#define F_COUNTVFINPF V_COUNTVFINPF(1U)
#define S_LPBKERRSTAT 0
#define V_LPBKERRSTAT(x) ((x) << S_LPBKERRSTAT)
#define F_LPBKERRSTAT V_LPBKERRSTAT(1U)
#define S_STATSTOPCTRL 10
#define V_STATSTOPCTRL(x) ((x) << S_STATSTOPCTRL)
#define F_STATSTOPCTRL V_STATSTOPCTRL(1U)
#define S_STOPSTAT 9
#define V_STOPSTAT(x) ((x) << S_STOPSTAT)
#define F_STOPSTAT V_STOPSTAT(1U)
#define S_STATWRITECTRL 8
#define V_STATWRITECTRL(x) ((x) << S_STATWRITECTRL)
#define F_STATWRITECTRL V_STATWRITECTRL(1U)
#define S_COUNTLBPF 7
#define V_COUNTLBPF(x) ((x) << S_COUNTLBPF)
#define F_COUNTLBPF V_COUNTLBPF(1U)
#define S_COUNTLBVF 6
#define V_COUNTLBVF(x) ((x) << S_COUNTLBVF)
#define F_COUNTLBVF V_COUNTLBVF(1U)
#define S_COUNTPAUSEMCRX 5
#define V_COUNTPAUSEMCRX(x) ((x) << S_COUNTPAUSEMCRX)
#define F_COUNTPAUSEMCRX V_COUNTPAUSEMCRX(1U)
#define S_COUNTPAUSESTATRX 4
#define V_COUNTPAUSESTATRX(x) ((x) << S_COUNTPAUSESTATRX)
#define F_COUNTPAUSESTATRX V_COUNTPAUSESTATRX(1U)
#define S_COUNTPAUSEMCTX 3
#define V_COUNTPAUSEMCTX(x) ((x) << S_COUNTPAUSEMCTX)
#define F_COUNTPAUSEMCTX V_COUNTPAUSEMCTX(1U)
#define S_COUNTPAUSESTATTX 2
#define V_COUNTPAUSESTATTX(x) ((x) << S_COUNTPAUSESTATTX)
#define F_COUNTPAUSESTATTX V_COUNTPAUSESTATTX(1U)
#define A_MPS_STAT_INT_ENABLE 0x9608
#define S_PLREADSYNCERR 0
#define V_PLREADSYNCERR(x) ((x) << S_PLREADSYNCERR)
#define F_PLREADSYNCERR V_PLREADSYNCERR(1U)
#define A_MPS_STAT_INT_CAUSE 0x960c
#define A_MPS_STAT_PERR_INT_ENABLE_SRAM 0x9610
#define S_RXBG 20
#define V_RXBG(x) ((x) << S_RXBG)
#define F_RXBG V_RXBG(1U)
#define S_RXVF 18
#define M_RXVF 0x3U
#define V_RXVF(x) ((x) << S_RXVF)
#define G_RXVF(x) (((x) >> S_RXVF) & M_RXVF)
#define S_TXVF 16
#define M_TXVF 0x3U
#define V_TXVF(x) ((x) << S_TXVF)
#define G_TXVF(x) (((x) >> S_TXVF) & M_TXVF)
#define S_RXPF 13
#define M_RXPF 0x7U
#define V_RXPF(x) ((x) << S_RXPF)
#define G_RXPF(x) (((x) >> S_RXPF) & M_RXPF)
#define S_TXPF 11
#define M_TXPF 0x3U
#define V_TXPF(x) ((x) << S_TXPF)
#define G_TXPF(x) (((x) >> S_TXPF) & M_TXPF)
#define S_RXPORT 7
#define M_RXPORT 0xfU
#define V_RXPORT(x) ((x) << S_RXPORT)
#define G_RXPORT(x) (((x) >> S_RXPORT) & M_RXPORT)
#define S_LBPORT 4
#define M_LBPORT 0x7U
#define V_LBPORT(x) ((x) << S_LBPORT)
#define G_LBPORT(x) (((x) >> S_LBPORT) & M_LBPORT)
#define S_TXPORT 0
#define M_TXPORT 0xfU
#define V_TXPORT(x) ((x) << S_TXPORT)
#define G_TXPORT(x) (((x) >> S_TXPORT) & M_TXPORT)
#define S_T5_RXBG 27
#define M_T5_RXBG 0x3U
#define V_T5_RXBG(x) ((x) << S_T5_RXBG)
#define G_T5_RXBG(x) (((x) >> S_T5_RXBG) & M_T5_RXBG)
#define S_T5_RXPF 22
#define M_T5_RXPF 0x1fU
#define V_T5_RXPF(x) ((x) << S_T5_RXPF)
#define G_T5_RXPF(x) (((x) >> S_T5_RXPF) & M_T5_RXPF)
#define S_T5_TXPF 18
#define M_T5_TXPF 0xfU
#define V_T5_TXPF(x) ((x) << S_T5_TXPF)
#define G_T5_TXPF(x) (((x) >> S_T5_TXPF) & M_T5_TXPF)
#define S_T5_RXPORT 11
#define M_T5_RXPORT 0x7fU
#define V_T5_RXPORT(x) ((x) << S_T5_RXPORT)
#define G_T5_RXPORT(x) (((x) >> S_T5_RXPORT) & M_T5_RXPORT)
#define S_T5_LBPORT 6
#define M_T5_LBPORT 0x1fU
#define V_T5_LBPORT(x) ((x) << S_T5_LBPORT)
#define G_T5_LBPORT(x) (((x) >> S_T5_LBPORT) & M_T5_LBPORT)
#define S_T5_TXPORT 0
#define M_T5_TXPORT 0x3fU
#define V_T5_TXPORT(x) ((x) << S_T5_TXPORT)
#define G_T5_TXPORT(x) (((x) >> S_T5_TXPORT) & M_T5_TXPORT)
#define A_MPS_STAT_PERR_INT_CAUSE_SRAM 0x9614
#define A_MPS_STAT_PERR_ENABLE_SRAM 0x9618
#define A_MPS_STAT_PERR_INT_ENABLE_TX_FIFO 0x961c
#define S_TX 12
#define M_TX 0xffU
#define V_TX(x) ((x) << S_TX)
#define G_TX(x) (((x) >> S_TX) & M_TX)
#define S_TXPAUSEFIFO 8
#define M_TXPAUSEFIFO 0xfU
#define V_TXPAUSEFIFO(x) ((x) << S_TXPAUSEFIFO)
#define G_TXPAUSEFIFO(x) (((x) >> S_TXPAUSEFIFO) & M_TXPAUSEFIFO)
#define S_DROP 0
#define M_DROP 0xffU
#define V_DROP(x) ((x) << S_DROP)
#define G_DROP(x) (((x) >> S_DROP) & M_DROP)
#define S_TXCH 20
#define M_TXCH 0xfU
#define V_TXCH(x) ((x) << S_TXCH)
#define G_TXCH(x) (((x) >> S_TXCH) & M_TXCH)
#define A_MPS_STAT_PERR_INT_CAUSE_TX_FIFO 0x9620
#define A_MPS_STAT_PERR_ENABLE_TX_FIFO 0x9624
#define A_MPS_STAT_PERR_INT_ENABLE_RX_FIFO 0x9628
#define S_PAUSEFIFO 20
#define M_PAUSEFIFO 0xfU
#define V_PAUSEFIFO(x) ((x) << S_PAUSEFIFO)
#define G_PAUSEFIFO(x) (((x) >> S_PAUSEFIFO) & M_PAUSEFIFO)
#define S_LPBK 16
#define M_LPBK 0xfU
#define V_LPBK(x) ((x) << S_LPBK)
#define G_LPBK(x) (((x) >> S_LPBK) & M_LPBK)
#define S_NQ 8
#define M_NQ 0xffU
#define V_NQ(x) ((x) << S_NQ)
#define G_NQ(x) (((x) >> S_NQ) & M_NQ)
#define S_PV 4
#define M_PV 0xfU
#define V_PV(x) ((x) << S_PV)
#define G_PV(x) (((x) >> S_PV) & M_PV)
#define S_MAC 0
#define M_MAC 0xfU
#define V_MAC(x) ((x) << S_MAC)
#define G_MAC(x) (((x) >> S_MAC) & M_MAC)
#define A_MPS_STAT_PERR_INT_CAUSE_RX_FIFO 0x962c
#define A_MPS_STAT_PERR_ENABLE_RX_FIFO 0x9630
#define A_MPS_STAT_PERR_INJECT 0x9634
#define S_STATMEMSEL 1
#define M_STATMEMSEL 0x7fU
#define V_STATMEMSEL(x) ((x) << S_STATMEMSEL)
#define G_STATMEMSEL(x) (((x) >> S_STATMEMSEL) & M_STATMEMSEL)
#define A_MPS_STAT_DEBUG_SUB_SEL 0x9638
#define S_STATSSUBPRTH 5
#define M_STATSSUBPRTH 0x1fU
#define V_STATSSUBPRTH(x) ((x) << S_STATSSUBPRTH)
#define G_STATSSUBPRTH(x) (((x) >> S_STATSSUBPRTH) & M_STATSSUBPRTH)
#define S_STATSSUBPRTL 0
#define M_STATSSUBPRTL 0x1fU
#define V_STATSSUBPRTL(x) ((x) << S_STATSSUBPRTL)
#define G_STATSSUBPRTL(x) (((x) >> S_STATSSUBPRTL) & M_STATSSUBPRTL)
#define S_STATSUBPRTH 5
#define M_STATSUBPRTH 0x1fU
#define V_STATSUBPRTH(x) ((x) << S_STATSUBPRTH)
#define G_STATSUBPRTH(x) (((x) >> S_STATSUBPRTH) & M_STATSUBPRTH)
#define A_MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L 0x9640
#define A_MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H 0x9644
#define A_MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L 0x9648
#define A_MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H 0x964c
#define A_MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L 0x9650
#define A_MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H 0x9654
#define A_MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L 0x9658
#define A_MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H 0x965c
#define A_MPS_STAT_RX_BG_0_LB_DROP_FRAME_L 0x9660
#define A_MPS_STAT_RX_BG_0_LB_DROP_FRAME_H 0x9664
#define A_MPS_STAT_RX_BG_1_LB_DROP_FRAME_L 0x9668
#define A_MPS_STAT_RX_BG_1_LB_DROP_FRAME_H 0x966c
#define A_MPS_STAT_RX_BG_2_LB_DROP_FRAME_L 0x9670
#define A_MPS_STAT_RX_BG_2_LB_DROP_FRAME_H 0x9674
#define A_MPS_STAT_RX_BG_3_LB_DROP_FRAME_L 0x9678
#define A_MPS_STAT_RX_BG_3_LB_DROP_FRAME_H 0x967c
#define A_MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L 0x9680
#define A_MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H 0x9684
#define A_MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L 0x9688
#define A_MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H 0x968c
#define A_MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L 0x9690
#define A_MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H 0x9694
#define A_MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L 0x9698
#define A_MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H 0x969c
#define A_MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L 0x96a0
#define A_MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H 0x96a4
#define A_MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L 0x96a8
#define A_MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H 0x96ac
#define A_MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L 0x96b0
#define A_MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H 0x96b4
#define A_MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L 0x96b8
#define A_MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H 0x96bc
#define A_MPS_STAT_PERR_INT_ENABLE_SRAM1 0x96c0
#define S_T5_RXVF 5
#define M_T5_RXVF 0x7U
#define V_T5_RXVF(x) ((x) << S_T5_RXVF)
#define G_T5_RXVF(x) (((x) >> S_T5_RXVF) & M_T5_RXVF)
#define S_T5_TXVF 0
#define M_T5_TXVF 0x1fU
#define V_T5_TXVF(x) ((x) << S_T5_TXVF)
#define G_T5_TXVF(x) (((x) >> S_T5_TXVF) & M_T5_TXVF)
#define A_MPS_STAT_PERR_INT_CAUSE_SRAM1 0x96c4
#define A_MPS_STAT_PERR_ENABLE_SRAM1 0x96c8
#define A_MPS_STAT_STOP_UPD_BG 0x96cc
#define S_BGRX 0
#define M_BGRX 0xfU
#define V_BGRX(x) ((x) << S_BGRX)
#define G_BGRX(x) (((x) >> S_BGRX) & M_BGRX)
#define A_MPS_STAT_STOP_UPD_PORT 0x96d0
#define S_PTLPBK 8
#define M_PTLPBK 0xfU
#define V_PTLPBK(x) ((x) << S_PTLPBK)
#define G_PTLPBK(x) (((x) >> S_PTLPBK) & M_PTLPBK)
#define S_PTTX 4
#define M_PTTX 0xfU
#define V_PTTX(x) ((x) << S_PTTX)
#define G_PTTX(x) (((x) >> S_PTTX) & M_PTTX)
#define S_PTRX 0
#define M_PTRX 0xfU
#define V_PTRX(x) ((x) << S_PTRX)
#define G_PTRX(x) (((x) >> S_PTRX) & M_PTRX)
#define A_MPS_STAT_STOP_UPD_PF 0x96d4
#define S_PFTX 8
#define M_PFTX 0xffU
#define V_PFTX(x) ((x) << S_PFTX)
#define G_PFTX(x) (((x) >> S_PFTX) & M_PFTX)
#define S_PFRX 0
#define M_PFRX 0xffU
#define V_PFRX(x) ((x) << S_PFRX)
#define G_PFRX(x) (((x) >> S_PFRX) & M_PFRX)
#define A_MPS_STAT_STOP_UPD_TX_VF_0_31 0x96d8
#define A_MPS_STAT_STOP_UPD_TX_VF_32_63 0x96dc
#define A_MPS_STAT_STOP_UPD_TX_VF_64_95 0x96e0
#define A_MPS_STAT_STOP_UPD_TX_VF_96_127 0x96e4
#define A_MPS_STAT_STOP_UPD_RX_VF_0_31 0x96e8
#define A_MPS_STAT_STOP_UPD_RX_VF_32_63 0x96ec
#define A_MPS_STAT_STOP_UPD_RX_VF_64_95 0x96f0
#define A_MPS_STAT_STOP_UPD_RX_VF_96_127 0x96f4
#define A_MPS_STAT_STOP_UPD_RX_VF_128_159 0x96f8
#define A_MPS_STAT_STOP_UPD_RX_VF_160_191 0x96fc
#define A_MPS_STAT_STOP_UPD_RX_VF_192_223 0x9700
#define A_MPS_STAT_STOP_UPD_RX_VF_224_255 0x9704
#define A_MPS_STAT_STOP_UPD_TX_VF_128_159 0x9710
#define A_MPS_STAT_STOP_UPD_TX_VF_160_191 0x9714
#define A_MPS_STAT_STOP_UPD_TX_VF_192_223 0x9718
#define A_MPS_STAT_STOP_UPD_TX_VF_224_255 0x971c
#define A_MPS_TRC_CFG 0x9800
#define S_TRCFIFOEMPTY 4
#define V_TRCFIFOEMPTY(x) ((x) << S_TRCFIFOEMPTY)
#define F_TRCFIFOEMPTY V_TRCFIFOEMPTY(1U)
#define S_TRCIGNOREDROPINPUT 3
#define V_TRCIGNOREDROPINPUT(x) ((x) << S_TRCIGNOREDROPINPUT)
#define F_TRCIGNOREDROPINPUT V_TRCIGNOREDROPINPUT(1U)
#define S_TRCKEEPDUPLICATES 2
#define V_TRCKEEPDUPLICATES(x) ((x) << S_TRCKEEPDUPLICATES)
#define F_TRCKEEPDUPLICATES V_TRCKEEPDUPLICATES(1U)
#define S_TRCEN 1
#define V_TRCEN(x) ((x) << S_TRCEN)
#define F_TRCEN V_TRCEN(1U)
#define S_TRCMULTIFILTER 0
#define V_TRCMULTIFILTER(x) ((x) << S_TRCMULTIFILTER)
#define F_TRCMULTIFILTER V_TRCMULTIFILTER(1U)
#define S_TRCMULTIRSSFILTER 5
#define V_TRCMULTIRSSFILTER(x) ((x) << S_TRCMULTIRSSFILTER)
#define F_TRCMULTIRSSFILTER V_TRCMULTIRSSFILTER(1U)
#define A_MPS_TRC_RSS_HASH 0x9804
#define A_MPS_TRC_FILTER0_RSS_HASH 0x9804
#define A_MPS_TRC_RSS_CONTROL 0x9808
#define S_RSSCONTROL 16
#define M_RSSCONTROL 0xffU
#define V_RSSCONTROL(x) ((x) << S_RSSCONTROL)
#define G_RSSCONTROL(x) (((x) >> S_RSSCONTROL) & M_RSSCONTROL)
#define S_QUEUENUMBER 0
#define M_QUEUENUMBER 0xffffU
#define V_QUEUENUMBER(x) ((x) << S_QUEUENUMBER)
#define G_QUEUENUMBER(x) (((x) >> S_QUEUENUMBER) & M_QUEUENUMBER)
#define A_MPS_TRC_FILTER0_RSS_CONTROL 0x9808
#define A_MPS_TRC_FILTER_MATCH_CTL_A 0x9810
#define S_TFINVERTMATCH 24
#define V_TFINVERTMATCH(x) ((x) << S_TFINVERTMATCH)
#define F_TFINVERTMATCH V_TFINVERTMATCH(1U)
#define S_TFPKTTOOLARGE 23
#define V_TFPKTTOOLARGE(x) ((x) << S_TFPKTTOOLARGE)
#define F_TFPKTTOOLARGE V_TFPKTTOOLARGE(1U)
#define S_TFEN 22
#define V_TFEN(x) ((x) << S_TFEN)
#define F_TFEN V_TFEN(1U)
#define S_TFPORT 18
#define M_TFPORT 0xfU
#define V_TFPORT(x) ((x) << S_TFPORT)
#define G_TFPORT(x) (((x) >> S_TFPORT) & M_TFPORT)
#define S_TFDROP 17
#define V_TFDROP(x) ((x) << S_TFDROP)
#define F_TFDROP V_TFDROP(1U)
#define S_TFSOPEOPERR 16
#define V_TFSOPEOPERR(x) ((x) << S_TFSOPEOPERR)
#define F_TFSOPEOPERR V_TFSOPEOPERR(1U)
#define S_TFLENGTH 8
#define M_TFLENGTH 0x1fU
#define V_TFLENGTH(x) ((x) << S_TFLENGTH)
#define G_TFLENGTH(x) (((x) >> S_TFLENGTH) & M_TFLENGTH)
#define S_TFOFFSET 0
#define M_TFOFFSET 0x1fU
#define V_TFOFFSET(x) ((x) << S_TFOFFSET)
#define G_TFOFFSET(x) (((x) >> S_TFOFFSET) & M_TFOFFSET)
#define S_TFINSERTACTLEN 27
#define V_TFINSERTACTLEN(x) ((x) << S_TFINSERTACTLEN)
#define F_TFINSERTACTLEN V_TFINSERTACTLEN(1U)
#define S_TFINSERTTIMER 26
#define V_TFINSERTTIMER(x) ((x) << S_TFINSERTTIMER)
#define F_TFINSERTTIMER V_TFINSERTTIMER(1U)
#define S_T5_TFINVERTMATCH 25
#define V_T5_TFINVERTMATCH(x) ((x) << S_T5_TFINVERTMATCH)
#define F_T5_TFINVERTMATCH V_T5_TFINVERTMATCH(1U)
#define S_T5_TFPKTTOOLARGE 24
#define V_T5_TFPKTTOOLARGE(x) ((x) << S_T5_TFPKTTOOLARGE)
#define F_T5_TFPKTTOOLARGE V_T5_TFPKTTOOLARGE(1U)
#define S_T5_TFEN 23
#define V_T5_TFEN(x) ((x) << S_T5_TFEN)
#define F_T5_TFEN V_T5_TFEN(1U)
#define S_T5_TFPORT 18
#define M_T5_TFPORT 0x1fU
#define V_T5_TFPORT(x) ((x) << S_T5_TFPORT)
#define G_T5_TFPORT(x) (((x) >> S_T5_TFPORT) & M_T5_TFPORT)
#define A_MPS_TRC_FILTER_MATCH_CTL_B 0x9820
#define S_TFMINPKTSIZE 16
#define M_TFMINPKTSIZE 0x1ffU
#define V_TFMINPKTSIZE(x) ((x) << S_TFMINPKTSIZE)
#define G_TFMINPKTSIZE(x) (((x) >> S_TFMINPKTSIZE) & M_TFMINPKTSIZE)
#define S_TFCAPTUREMAX 0
#define M_TFCAPTUREMAX 0x3fffU
#define V_TFCAPTUREMAX(x) ((x) << S_TFCAPTUREMAX)
#define G_TFCAPTUREMAX(x) (((x) >> S_TFCAPTUREMAX) & M_TFCAPTUREMAX)
#define A_MPS_TRC_FILTER_RUNT_CTL 0x9830
#define S_TFRUNTSIZE 0
#define M_TFRUNTSIZE 0x3fU
#define V_TFRUNTSIZE(x) ((x) << S_TFRUNTSIZE)
#define G_TFRUNTSIZE(x) (((x) >> S_TFRUNTSIZE) & M_TFRUNTSIZE)
#define A_MPS_TRC_FILTER_DROP 0x9840
#define S_TFDROPINPCOUNT 16
#define M_TFDROPINPCOUNT 0xffffU
#define V_TFDROPINPCOUNT(x) ((x) << S_TFDROPINPCOUNT)
#define G_TFDROPINPCOUNT(x) (((x) >> S_TFDROPINPCOUNT) & M_TFDROPINPCOUNT)
#define S_TFDROPBUFFERCOUNT 0
#define M_TFDROPBUFFERCOUNT 0xffffU
#define V_TFDROPBUFFERCOUNT(x) ((x) << S_TFDROPBUFFERCOUNT)
#define G_TFDROPBUFFERCOUNT(x) (((x) >> S_TFDROPBUFFERCOUNT) & M_TFDROPBUFFERCOUNT)
#define A_MPS_TRC_PERR_INJECT 0x9850
#define S_TRCMEMSEL 1
#define M_TRCMEMSEL 0xfU
#define V_TRCMEMSEL(x) ((x) << S_TRCMEMSEL)
#define G_TRCMEMSEL(x) (((x) >> S_TRCMEMSEL) & M_TRCMEMSEL)
#define A_MPS_TRC_PERR_ENABLE 0x9854
#define S_MISCPERR 8
#define V_MISCPERR(x) ((x) << S_MISCPERR)
#define F_MISCPERR V_MISCPERR(1U)
#define S_PKTFIFO 4
#define M_PKTFIFO 0xfU
#define V_PKTFIFO(x) ((x) << S_PKTFIFO)
#define G_PKTFIFO(x) (((x) >> S_PKTFIFO) & M_PKTFIFO)
#define S_FILTMEM 0
#define M_FILTMEM 0xfU
#define V_FILTMEM(x) ((x) << S_FILTMEM)
#define G_FILTMEM(x) (((x) >> S_FILTMEM) & M_FILTMEM)
#define A_MPS_TRC_INT_ENABLE 0x9858
#define S_TRCPLERRENB 9
#define V_TRCPLERRENB(x) ((x) << S_TRCPLERRENB)
#define F_TRCPLERRENB V_TRCPLERRENB(1U)
#define A_MPS_TRC_INT_CAUSE 0x985c
#define A_MPS_TRC_TIMESTAMP_L 0x9860
#define A_MPS_TRC_TIMESTAMP_H 0x9864
#define A_MPS_TRC_FILTER0_MATCH 0x9c00
#define A_MPS_TRC_FILTER0_DONT_CARE 0x9c80
#define A_MPS_TRC_FILTER1_MATCH 0x9d00
#define A_MPS_TRC_FILTER1_DONT_CARE 0x9d80
#define A_MPS_TRC_FILTER2_MATCH 0x9e00
#define A_MPS_TRC_FILTER2_DONT_CARE 0x9e80
#define A_MPS_TRC_FILTER3_MATCH 0x9f00
#define A_MPS_TRC_FILTER3_DONT_CARE 0x9f80
#define A_MPS_TRC_FILTER1_RSS_HASH 0x9ff0
#define A_MPS_TRC_FILTER1_RSS_CONTROL 0x9ff4
#define A_MPS_TRC_FILTER2_RSS_HASH 0x9ff8
#define A_MPS_TRC_FILTER2_RSS_CONTROL 0x9ffc
#define A_MPS_TRC_FILTER3_RSS_HASH 0xa000
#define A_MPS_TRC_FILTER3_RSS_CONTROL 0xa004
#define A_MPS_T5_TRC_RSS_HASH 0xa008
#define A_MPS_T5_TRC_RSS_CONTROL 0xa00c
#define A_MPS_TRC_VF_OFF_FILTER_0 0xa010
#define S_TRCMPS2TP_MACONLY 20
#define V_TRCMPS2TP_MACONLY(x) ((x) << S_TRCMPS2TP_MACONLY)
#define F_TRCMPS2TP_MACONLY V_TRCMPS2TP_MACONLY(1U)
#define S_TRCALLMPS2TP 19
#define V_TRCALLMPS2TP(x) ((x) << S_TRCALLMPS2TP)
#define F_TRCALLMPS2TP V_TRCALLMPS2TP(1U)
#define S_TRCALLTP2MPS 18
#define V_TRCALLTP2MPS(x) ((x) << S_TRCALLTP2MPS)
#define F_TRCALLTP2MPS V_TRCALLTP2MPS(1U)
#define S_TRCALLVF 17
#define V_TRCALLVF(x) ((x) << S_TRCALLVF)
#define F_TRCALLVF V_TRCALLVF(1U)
#define S_TRC_OFLD_EN 16
#define V_TRC_OFLD_EN(x) ((x) << S_TRC_OFLD_EN)
#define F_TRC_OFLD_EN V_TRC_OFLD_EN(1U)
#define S_VFFILTEN 15
#define V_VFFILTEN(x) ((x) << S_VFFILTEN)
#define F_VFFILTEN V_VFFILTEN(1U)
#define S_VFFILTMASK 8
#define M_VFFILTMASK 0x7fU
#define V_VFFILTMASK(x) ((x) << S_VFFILTMASK)
#define G_VFFILTMASK(x) (((x) >> S_VFFILTMASK) & M_VFFILTMASK)
#define S_VFFILTVALID 7
#define V_VFFILTVALID(x) ((x) << S_VFFILTVALID)
#define F_VFFILTVALID V_VFFILTVALID(1U)
#define S_VFFILTDATA 0
#define M_VFFILTDATA 0x7fU
#define V_VFFILTDATA(x) ((x) << S_VFFILTDATA)
#define G_VFFILTDATA(x) (((x) >> S_VFFILTDATA) & M_VFFILTDATA)
#define S_T6_TRCMPS2TP_MACONLY 22
#define V_T6_TRCMPS2TP_MACONLY(x) ((x) << S_T6_TRCMPS2TP_MACONLY)
#define F_T6_TRCMPS2TP_MACONLY V_T6_TRCMPS2TP_MACONLY(1U)
#define S_T6_TRCALLMPS2TP 21
#define V_T6_TRCALLMPS2TP(x) ((x) << S_T6_TRCALLMPS2TP)
#define F_T6_TRCALLMPS2TP V_T6_TRCALLMPS2TP(1U)
#define S_T6_TRCALLTP2MPS 20
#define V_T6_TRCALLTP2MPS(x) ((x) << S_T6_TRCALLTP2MPS)
#define F_T6_TRCALLTP2MPS V_T6_TRCALLTP2MPS(1U)
#define S_T6_TRCALLVF 19
#define V_T6_TRCALLVF(x) ((x) << S_T6_TRCALLVF)
#define F_T6_TRCALLVF V_T6_TRCALLVF(1U)
#define S_T6_TRC_OFLD_EN 18
#define V_T6_TRC_OFLD_EN(x) ((x) << S_T6_TRC_OFLD_EN)
#define F_T6_TRC_OFLD_EN V_T6_TRC_OFLD_EN(1U)
#define S_T6_VFFILTEN 17
#define V_T6_VFFILTEN(x) ((x) << S_T6_VFFILTEN)
#define F_T6_VFFILTEN V_T6_VFFILTEN(1U)
#define S_T6_VFFILTMASK 9
#define M_T6_VFFILTMASK 0xffU
#define V_T6_VFFILTMASK(x) ((x) << S_T6_VFFILTMASK)
#define G_T6_VFFILTMASK(x) (((x) >> S_T6_VFFILTMASK) & M_T6_VFFILTMASK)
#define S_T6_VFFILTVALID 8
#define V_T6_VFFILTVALID(x) ((x) << S_T6_VFFILTVALID)
#define F_T6_VFFILTVALID V_T6_VFFILTVALID(1U)
#define S_T6_VFFILTDATA 0
#define M_T6_VFFILTDATA 0xffU
#define V_T6_VFFILTDATA(x) ((x) << S_T6_VFFILTDATA)
#define G_T6_VFFILTDATA(x) (((x) >> S_T6_VFFILTDATA) & M_T6_VFFILTDATA)
#define A_MPS_TRC_VF_OFF_FILTER_1 0xa014
#define S_T6_TRCMPS2TP_MACONLY 22
#define V_T6_TRCMPS2TP_MACONLY(x) ((x) << S_T6_TRCMPS2TP_MACONLY)
#define F_T6_TRCMPS2TP_MACONLY V_T6_TRCMPS2TP_MACONLY(1U)
#define S_T6_TRCALLMPS2TP 21
#define V_T6_TRCALLMPS2TP(x) ((x) << S_T6_TRCALLMPS2TP)
#define F_T6_TRCALLMPS2TP V_T6_TRCALLMPS2TP(1U)
#define S_T6_TRCALLTP2MPS 20
#define V_T6_TRCALLTP2MPS(x) ((x) << S_T6_TRCALLTP2MPS)
#define F_T6_TRCALLTP2MPS V_T6_TRCALLTP2MPS(1U)
#define S_T6_TRCALLVF 19
#define V_T6_TRCALLVF(x) ((x) << S_T6_TRCALLVF)
#define F_T6_TRCALLVF V_T6_TRCALLVF(1U)
#define S_T6_TRC_OFLD_EN 18
#define V_T6_TRC_OFLD_EN(x) ((x) << S_T6_TRC_OFLD_EN)
#define F_T6_TRC_OFLD_EN V_T6_TRC_OFLD_EN(1U)
#define S_T6_VFFILTEN 17
#define V_T6_VFFILTEN(x) ((x) << S_T6_VFFILTEN)
#define F_T6_VFFILTEN V_T6_VFFILTEN(1U)
#define S_T6_VFFILTMASK 9
#define M_T6_VFFILTMASK 0xffU
#define V_T6_VFFILTMASK(x) ((x) << S_T6_VFFILTMASK)
#define G_T6_VFFILTMASK(x) (((x) >> S_T6_VFFILTMASK) & M_T6_VFFILTMASK)
#define S_T6_VFFILTVALID 8
#define V_T6_VFFILTVALID(x) ((x) << S_T6_VFFILTVALID)
#define F_T6_VFFILTVALID V_T6_VFFILTVALID(1U)
#define S_T6_VFFILTDATA 0
#define M_T6_VFFILTDATA 0xffU
#define V_T6_VFFILTDATA(x) ((x) << S_T6_VFFILTDATA)
#define G_T6_VFFILTDATA(x) (((x) >> S_T6_VFFILTDATA) & M_T6_VFFILTDATA)
#define A_MPS_TRC_VF_OFF_FILTER_2 0xa018
#define S_T6_TRCMPS2TP_MACONLY 22
#define V_T6_TRCMPS2TP_MACONLY(x) ((x) << S_T6_TRCMPS2TP_MACONLY)
#define F_T6_TRCMPS2TP_MACONLY V_T6_TRCMPS2TP_MACONLY(1U)
#define S_T6_TRCALLMPS2TP 21
#define V_T6_TRCALLMPS2TP(x) ((x) << S_T6_TRCALLMPS2TP)
#define F_T6_TRCALLMPS2TP V_T6_TRCALLMPS2TP(1U)
#define S_T6_TRCALLTP2MPS 20
#define V_T6_TRCALLTP2MPS(x) ((x) << S_T6_TRCALLTP2MPS)
#define F_T6_TRCALLTP2MPS V_T6_TRCALLTP2MPS(1U)
#define S_T6_TRCALLVF 19
#define V_T6_TRCALLVF(x) ((x) << S_T6_TRCALLVF)
#define F_T6_TRCALLVF V_T6_TRCALLVF(1U)
#define S_T6_TRC_OFLD_EN 18
#define V_T6_TRC_OFLD_EN(x) ((x) << S_T6_TRC_OFLD_EN)
#define F_T6_TRC_OFLD_EN V_T6_TRC_OFLD_EN(1U)
#define S_T6_VFFILTEN 17
#define V_T6_VFFILTEN(x) ((x) << S_T6_VFFILTEN)
#define F_T6_VFFILTEN V_T6_VFFILTEN(1U)
#define S_T6_VFFILTMASK 9
#define M_T6_VFFILTMASK 0xffU
#define V_T6_VFFILTMASK(x) ((x) << S_T6_VFFILTMASK)
#define G_T6_VFFILTMASK(x) (((x) >> S_T6_VFFILTMASK) & M_T6_VFFILTMASK)
#define S_T6_VFFILTVALID 8
#define V_T6_VFFILTVALID(x) ((x) << S_T6_VFFILTVALID)
#define F_T6_VFFILTVALID V_T6_VFFILTVALID(1U)
#define S_T6_VFFILTDATA 0
#define M_T6_VFFILTDATA 0xffU
#define V_T6_VFFILTDATA(x) ((x) << S_T6_VFFILTDATA)
#define G_T6_VFFILTDATA(x) (((x) >> S_T6_VFFILTDATA) & M_T6_VFFILTDATA)
#define A_MPS_TRC_VF_OFF_FILTER_3 0xa01c
#define S_T6_TRCMPS2TP_MACONLY 22
#define V_T6_TRCMPS2TP_MACONLY(x) ((x) << S_T6_TRCMPS2TP_MACONLY)
#define F_T6_TRCMPS2TP_MACONLY V_T6_TRCMPS2TP_MACONLY(1U)
#define S_T6_TRCALLMPS2TP 21
#define V_T6_TRCALLMPS2TP(x) ((x) << S_T6_TRCALLMPS2TP)
#define F_T6_TRCALLMPS2TP V_T6_TRCALLMPS2TP(1U)
#define S_T6_TRCALLTP2MPS 20
#define V_T6_TRCALLTP2MPS(x) ((x) << S_T6_TRCALLTP2MPS)
#define F_T6_TRCALLTP2MPS V_T6_TRCALLTP2MPS(1U)
#define S_T6_TRCALLVF 19
#define V_T6_TRCALLVF(x) ((x) << S_T6_TRCALLVF)
#define F_T6_TRCALLVF V_T6_TRCALLVF(1U)
#define S_T6_TRC_OFLD_EN 18
#define V_T6_TRC_OFLD_EN(x) ((x) << S_T6_TRC_OFLD_EN)
#define F_T6_TRC_OFLD_EN V_T6_TRC_OFLD_EN(1U)
#define S_T6_VFFILTEN 17
#define V_T6_VFFILTEN(x) ((x) << S_T6_VFFILTEN)
#define F_T6_VFFILTEN V_T6_VFFILTEN(1U)
#define S_T6_VFFILTMASK 9
#define M_T6_VFFILTMASK 0xffU
#define V_T6_VFFILTMASK(x) ((x) << S_T6_VFFILTMASK)
#define G_T6_VFFILTMASK(x) (((x) >> S_T6_VFFILTMASK) & M_T6_VFFILTMASK)
#define S_T6_VFFILTVALID 8
#define V_T6_VFFILTVALID(x) ((x) << S_T6_VFFILTVALID)
#define F_T6_VFFILTVALID V_T6_VFFILTVALID(1U)
#define S_T6_VFFILTDATA 0
#define M_T6_VFFILTDATA 0xffU
#define V_T6_VFFILTDATA(x) ((x) << S_T6_VFFILTDATA)
#define G_T6_VFFILTDATA(x) (((x) >> S_T6_VFFILTDATA) & M_T6_VFFILTDATA)
#define A_MPS_TRC_CGEN 0xa020
#define S_MPSTRCCGEN 0
#define M_MPSTRCCGEN 0xfU
#define V_MPSTRCCGEN(x) ((x) << S_MPSTRCCGEN)
#define G_MPSTRCCGEN(x) (((x) >> S_MPSTRCCGEN) & M_MPSTRCCGEN)
#define A_MPS_CLS_CTL 0xd000
#define S_MEMWRITEFAULT 4
#define V_MEMWRITEFAULT(x) ((x) << S_MEMWRITEFAULT)
#define F_MEMWRITEFAULT V_MEMWRITEFAULT(1U)
#define S_MEMWRITEWAITING 3
#define V_MEMWRITEWAITING(x) ((x) << S_MEMWRITEWAITING)
#define F_MEMWRITEWAITING V_MEMWRITEWAITING(1U)
#define S_CIMNOPROMISCUOUS 2
#define V_CIMNOPROMISCUOUS(x) ((x) << S_CIMNOPROMISCUOUS)
#define F_CIMNOPROMISCUOUS V_CIMNOPROMISCUOUS(1U)
#define S_HYPERVISORONLY 1
#define V_HYPERVISORONLY(x) ((x) << S_HYPERVISORONLY)
#define F_HYPERVISORONLY V_HYPERVISORONLY(1U)
#define S_VLANCLSEN 0
#define V_VLANCLSEN(x) ((x) << S_VLANCLSEN)
#define F_VLANCLSEN V_VLANCLSEN(1U)
#define S_VLANCLSEN_IN 7
#define V_VLANCLSEN_IN(x) ((x) << S_VLANCLSEN_IN)
#define F_VLANCLSEN_IN V_VLANCLSEN_IN(1U)
#define S_DISTCAMPARCHK 6
#define V_DISTCAMPARCHK(x) ((x) << S_DISTCAMPARCHK)
#define F_DISTCAMPARCHK V_DISTCAMPARCHK(1U)
#define S_VLANLKPEN 5
#define V_VLANLKPEN(x) ((x) << S_VLANLKPEN)
#define F_VLANLKPEN V_VLANLKPEN(1U)
#define A_MPS_CLS_ARB_WEIGHT 0xd004
#define S_PLWEIGHT 16
#define M_PLWEIGHT 0x1fU
#define V_PLWEIGHT(x) ((x) << S_PLWEIGHT)
#define G_PLWEIGHT(x) (((x) >> S_PLWEIGHT) & M_PLWEIGHT)
#define S_CIMWEIGHT 8
#define M_CIMWEIGHT 0x1fU
#define V_CIMWEIGHT(x) ((x) << S_CIMWEIGHT)
#define G_CIMWEIGHT(x) (((x) >> S_CIMWEIGHT) & M_CIMWEIGHT)
#define S_LPBKWEIGHT 0
#define M_LPBKWEIGHT 0x1fU
#define V_LPBKWEIGHT(x) ((x) << S_LPBKWEIGHT)
#define G_LPBKWEIGHT(x) (((x) >> S_LPBKWEIGHT) & M_LPBKWEIGHT)
#define A_MPS_CLS_NCSI_ETH_TYPE 0xd008
#define A_MPS_CLS_NCSI_ETH_TYPE_EN 0xd00c
#define A_MPS_CLS_BMC_MAC_ADDR_L 0xd010
#define A_MPS_CLS_BMC_MAC_ADDR_H 0xd014
#define A_MPS_CLS_BMC_VLAN 0xd018
#define A_MPS_CLS_PERR_INJECT 0xd01c
#define S_CLS_MEMSEL 1
#define M_CLS_MEMSEL 0x3U
#define V_CLS_MEMSEL(x) ((x) << S_CLS_MEMSEL)
#define G_CLS_MEMSEL(x) (((x) >> S_CLS_MEMSEL) & M_CLS_MEMSEL)
#define A_MPS_CLS_PERR_ENABLE 0xd020
#define S_HASHSRAM 2
#define V_HASHSRAM(x) ((x) << S_HASHSRAM)
#define F_HASHSRAM V_HASHSRAM(1U)
#define S_MATCHTCAM 1
#define V_MATCHTCAM(x) ((x) << S_MATCHTCAM)
#define F_MATCHTCAM V_MATCHTCAM(1U)
#define S_MATCHSRAM 0
#define V_MATCHSRAM(x) ((x) << S_MATCHSRAM)
#define F_MATCHSRAM V_MATCHSRAM(1U)
#define A_MPS_CLS_INT_ENABLE 0xd024
#define S_PLERRENB 3
#define V_PLERRENB(x) ((x) << S_PLERRENB)
#define F_PLERRENB V_PLERRENB(1U)
#define A_MPS_CLS_INT_CAUSE 0xd028
#define A_MPS_CLS_PL_TEST_DATA_L 0xd02c
#define A_MPS_CLS_PL_TEST_DATA_H 0xd030
#define A_MPS_CLS_PL_TEST_RES_DATA 0xd034
#define S_CLS_PRIORITY 24
#define M_CLS_PRIORITY 0x7U
#define V_CLS_PRIORITY(x) ((x) << S_CLS_PRIORITY)
#define G_CLS_PRIORITY(x) (((x) >> S_CLS_PRIORITY) & M_CLS_PRIORITY)
#define S_CLS_REPLICATE 23
#define V_CLS_REPLICATE(x) ((x) << S_CLS_REPLICATE)
#define F_CLS_REPLICATE V_CLS_REPLICATE(1U)
#define S_CLS_INDEX 14
#define M_CLS_INDEX 0x1ffU
#define V_CLS_INDEX(x) ((x) << S_CLS_INDEX)
#define G_CLS_INDEX(x) (((x) >> S_CLS_INDEX) & M_CLS_INDEX)
#define S_CLS_VF 7
#define M_CLS_VF 0x7fU
#define V_CLS_VF(x) ((x) << S_CLS_VF)
#define G_CLS_VF(x) (((x) >> S_CLS_VF) & M_CLS_VF)
#define S_CLS_VF_VLD 6
#define V_CLS_VF_VLD(x) ((x) << S_CLS_VF_VLD)
#define F_CLS_VF_VLD V_CLS_VF_VLD(1U)
#define S_CLS_PF 3
#define M_CLS_PF 0x7U
#define V_CLS_PF(x) ((x) << S_CLS_PF)
#define G_CLS_PF(x) (((x) >> S_CLS_PF) & M_CLS_PF)
#define S_CLS_MATCH 0
#define M_CLS_MATCH 0x7U
#define V_CLS_MATCH(x) ((x) << S_CLS_MATCH)
#define G_CLS_MATCH(x) (((x) >> S_CLS_MATCH) & M_CLS_MATCH)
#define S_CLS_SPARE 28
#define M_CLS_SPARE 0xfU
#define V_CLS_SPARE(x) ((x) << S_CLS_SPARE)
#define G_CLS_SPARE(x) (((x) >> S_CLS_SPARE) & M_CLS_SPARE)
#define S_T6_CLS_PRIORITY 25
#define M_T6_CLS_PRIORITY 0x7U
#define V_T6_CLS_PRIORITY(x) ((x) << S_T6_CLS_PRIORITY)
#define G_T6_CLS_PRIORITY(x) (((x) >> S_T6_CLS_PRIORITY) & M_T6_CLS_PRIORITY)
#define S_T6_CLS_REPLICATE 24
#define V_T6_CLS_REPLICATE(x) ((x) << S_T6_CLS_REPLICATE)
#define F_T6_CLS_REPLICATE V_T6_CLS_REPLICATE(1U)
#define S_T6_CLS_INDEX 15
#define M_T6_CLS_INDEX 0x1ffU
#define V_T6_CLS_INDEX(x) ((x) << S_T6_CLS_INDEX)
#define G_T6_CLS_INDEX(x) (((x) >> S_T6_CLS_INDEX) & M_T6_CLS_INDEX)
#define S_T6_CLS_VF 7
#define M_T6_CLS_VF 0xffU
#define V_T6_CLS_VF(x) ((x) << S_T6_CLS_VF)
#define G_T6_CLS_VF(x) (((x) >> S_T6_CLS_VF) & M_T6_CLS_VF)
#define A_MPS_CLS_PL_TEST_CTL 0xd038
#define S_PLTESTCTL 0
#define V_PLTESTCTL(x) ((x) << S_PLTESTCTL)
#define F_PLTESTCTL V_PLTESTCTL(1U)
#define A_MPS_CLS_PORT_BMC_CTL 0xd03c
#define S_PRTBMCCTL 0
#define V_PRTBMCCTL(x) ((x) << S_PRTBMCCTL)
#define F_PRTBMCCTL V_PRTBMCCTL(1U)
#define A_MPS_CLS_MATCH_CNT_TCAM 0xd100
#define A_MPS_CLS_MATCH_CNT_HASH 0xd104
#define A_MPS_CLS_MATCH_CNT_BCAST 0xd108
#define A_MPS_CLS_MATCH_CNT_BMC 0xd10c
#define A_MPS_CLS_MATCH_CNT_PROM 0xd110
#define A_MPS_CLS_MATCH_CNT_HPROM 0xd114
#define A_MPS_CLS_MISS_CNT 0xd118
#define A_MPS_CLS_REQUEST_TRACE_MAC_DA_L 0xd200
#define A_MPS_CLS_REQUEST_TRACE_MAC_DA_H 0xd204
#define S_CLSTRCMACDAHI 0
#define M_CLSTRCMACDAHI 0xffffU
#define V_CLSTRCMACDAHI(x) ((x) << S_CLSTRCMACDAHI)
#define G_CLSTRCMACDAHI(x) (((x) >> S_CLSTRCMACDAHI) & M_CLSTRCMACDAHI)
#define A_MPS_CLS_REQUEST_TRACE_MAC_SA_L 0xd208
#define A_MPS_CLS_REQUEST_TRACE_MAC_SA_H 0xd20c
#define S_CLSTRCMACSAHI 0
#define M_CLSTRCMACSAHI 0xffffU
#define V_CLSTRCMACSAHI(x) ((x) << S_CLSTRCMACSAHI)
#define G_CLSTRCMACSAHI(x) (((x) >> S_CLSTRCMACSAHI) & M_CLSTRCMACSAHI)
#define A_MPS_CLS_REQUEST_TRACE_PORT_VLAN 0xd210
#define S_CLSTRCVLANVLD 31
#define V_CLSTRCVLANVLD(x) ((x) << S_CLSTRCVLANVLD)
#define F_CLSTRCVLANVLD V_CLSTRCVLANVLD(1U)
#define S_CLSTRCVLANID 16
#define M_CLSTRCVLANID 0xfffU
#define V_CLSTRCVLANID(x) ((x) << S_CLSTRCVLANID)
#define G_CLSTRCVLANID(x) (((x) >> S_CLSTRCVLANID) & M_CLSTRCVLANID)
#define S_CLSTRCREQPORT 0
#define M_CLSTRCREQPORT 0xfU
#define V_CLSTRCREQPORT(x) ((x) << S_CLSTRCREQPORT)
#define G_CLSTRCREQPORT(x) (((x) >> S_CLSTRCREQPORT) & M_CLSTRCREQPORT)
#define A_MPS_CLS_REQUEST_TRACE_ENCAP 0xd214
#define S_CLSTRCLKPTYPE 31
#define V_CLSTRCLKPTYPE(x) ((x) << S_CLSTRCLKPTYPE)
#define F_CLSTRCLKPTYPE V_CLSTRCLKPTYPE(1U)
#define S_CLSTRCDIPHIT 30
#define V_CLSTRCDIPHIT(x) ((x) << S_CLSTRCDIPHIT)
#define F_CLSTRCDIPHIT V_CLSTRCDIPHIT(1U)
#define S_CLSTRCVNI 0
#define M_CLSTRCVNI 0xffffffU
#define V_CLSTRCVNI(x) ((x) << S_CLSTRCVNI)
#define G_CLSTRCVNI(x) (((x) >> S_CLSTRCVNI) & M_CLSTRCVNI)
#define A_MPS_CLS_RESULT_TRACE 0xd300
#define S_CLSTRCPORTNUM 31
#define V_CLSTRCPORTNUM(x) ((x) << S_CLSTRCPORTNUM)
#define F_CLSTRCPORTNUM V_CLSTRCPORTNUM(1U)
#define S_CLSTRCPRIORITY 28
#define M_CLSTRCPRIORITY 0x7U
#define V_CLSTRCPRIORITY(x) ((x) << S_CLSTRCPRIORITY)
#define G_CLSTRCPRIORITY(x) (((x) >> S_CLSTRCPRIORITY) & M_CLSTRCPRIORITY)
#define S_CLSTRCMULTILISTEN 27
#define V_CLSTRCMULTILISTEN(x) ((x) << S_CLSTRCMULTILISTEN)
#define F_CLSTRCMULTILISTEN V_CLSTRCMULTILISTEN(1U)
#define S_CLSTRCREPLICATE 26
#define V_CLSTRCREPLICATE(x) ((x) << S_CLSTRCREPLICATE)
#define F_CLSTRCREPLICATE V_CLSTRCREPLICATE(1U)
#define S_CLSTRCPORTMAP 24
#define M_CLSTRCPORTMAP 0x3U
#define V_CLSTRCPORTMAP(x) ((x) << S_CLSTRCPORTMAP)
#define G_CLSTRCPORTMAP(x) (((x) >> S_CLSTRCPORTMAP) & M_CLSTRCPORTMAP)
#define S_CLSTRCMATCH 21
#define M_CLSTRCMATCH 0x7U
#define V_CLSTRCMATCH(x) ((x) << S_CLSTRCMATCH)
#define G_CLSTRCMATCH(x) (((x) >> S_CLSTRCMATCH) & M_CLSTRCMATCH)
#define S_CLSTRCINDEX 12
#define M_CLSTRCINDEX 0x1ffU
#define V_CLSTRCINDEX(x) ((x) << S_CLSTRCINDEX)
#define G_CLSTRCINDEX(x) (((x) >> S_CLSTRCINDEX) & M_CLSTRCINDEX)
#define S_CLSTRCVF_VLD 11
#define V_CLSTRCVF_VLD(x) ((x) << S_CLSTRCVF_VLD)
#define F_CLSTRCVF_VLD V_CLSTRCVF_VLD(1U)
#define S_CLSTRCPF 3
#define M_CLSTRCPF 0xffU
#define V_CLSTRCPF(x) ((x) << S_CLSTRCPF)
#define G_CLSTRCPF(x) (((x) >> S_CLSTRCPF) & M_CLSTRCPF)
#define S_CLSTRCVF 0
#define M_CLSTRCVF 0x7U
#define V_CLSTRCVF(x) ((x) << S_CLSTRCVF)
#define G_CLSTRCVF(x) (((x) >> S_CLSTRCVF) & M_CLSTRCVF)
#define A_MPS_CLS_VLAN_TABLE 0xdfc0
#define S_VLAN_MASK 16
#define M_VLAN_MASK 0xfffU
#define V_VLAN_MASK(x) ((x) << S_VLAN_MASK)
#define G_VLAN_MASK(x) (((x) >> S_VLAN_MASK) & M_VLAN_MASK)
#define S_VLANPF 13
#define M_VLANPF 0x7U
#define V_VLANPF(x) ((x) << S_VLANPF)
#define G_VLANPF(x) (((x) >> S_VLANPF) & M_VLANPF)
#define S_VLAN_VALID 12
#define V_VLAN_VALID(x) ((x) << S_VLAN_VALID)
#define F_VLAN_VALID V_VLAN_VALID(1U)
#define A_MPS_CLS_SRAM_L 0xe000
#define S_MULTILISTEN3 28
#define V_MULTILISTEN3(x) ((x) << S_MULTILISTEN3)
#define F_MULTILISTEN3 V_MULTILISTEN3(1U)
#define S_MULTILISTEN2 27
#define V_MULTILISTEN2(x) ((x) << S_MULTILISTEN2)
#define F_MULTILISTEN2 V_MULTILISTEN2(1U)
#define S_MULTILISTEN1 26
#define V_MULTILISTEN1(x) ((x) << S_MULTILISTEN1)
#define F_MULTILISTEN1 V_MULTILISTEN1(1U)
#define S_MULTILISTEN0 25
#define V_MULTILISTEN0(x) ((x) << S_MULTILISTEN0)
#define F_MULTILISTEN0 V_MULTILISTEN0(1U)
#define S_SRAM_PRIO3 22
#define M_SRAM_PRIO3 0x7U
#define V_SRAM_PRIO3(x) ((x) << S_SRAM_PRIO3)
#define G_SRAM_PRIO3(x) (((x) >> S_SRAM_PRIO3) & M_SRAM_PRIO3)
#define S_SRAM_PRIO2 19
#define M_SRAM_PRIO2 0x7U
#define V_SRAM_PRIO2(x) ((x) << S_SRAM_PRIO2)
#define G_SRAM_PRIO2(x) (((x) >> S_SRAM_PRIO2) & M_SRAM_PRIO2)
#define S_SRAM_PRIO1 16
#define M_SRAM_PRIO1 0x7U
#define V_SRAM_PRIO1(x) ((x) << S_SRAM_PRIO1)
#define G_SRAM_PRIO1(x) (((x) >> S_SRAM_PRIO1) & M_SRAM_PRIO1)
#define S_SRAM_PRIO0 13
#define M_SRAM_PRIO0 0x7U
#define V_SRAM_PRIO0(x) ((x) << S_SRAM_PRIO0)
#define G_SRAM_PRIO0(x) (((x) >> S_SRAM_PRIO0) & M_SRAM_PRIO0)
#define S_SRAM_VLD 12
#define V_SRAM_VLD(x) ((x) << S_SRAM_VLD)
#define F_SRAM_VLD V_SRAM_VLD(1U)
#define A_MPS_T5_CLS_SRAM_L 0xe000
#define S_T6_DISENCAPOUTERRPLCT 31
#define V_T6_DISENCAPOUTERRPLCT(x) ((x) << S_T6_DISENCAPOUTERRPLCT)
#define F_T6_DISENCAPOUTERRPLCT V_T6_DISENCAPOUTERRPLCT(1U)
#define S_T6_DISENCAP 30
#define V_T6_DISENCAP(x) ((x) << S_T6_DISENCAP)
#define F_T6_DISENCAP V_T6_DISENCAP(1U)
#define S_T6_MULTILISTEN3 29
#define V_T6_MULTILISTEN3(x) ((x) << S_T6_MULTILISTEN3)
#define F_T6_MULTILISTEN3 V_T6_MULTILISTEN3(1U)
#define S_T6_MULTILISTEN2 28
#define V_T6_MULTILISTEN2(x) ((x) << S_T6_MULTILISTEN2)
#define F_T6_MULTILISTEN2 V_T6_MULTILISTEN2(1U)
#define S_T6_MULTILISTEN1 27
#define V_T6_MULTILISTEN1(x) ((x) << S_T6_MULTILISTEN1)
#define F_T6_MULTILISTEN1 V_T6_MULTILISTEN1(1U)
#define S_T6_MULTILISTEN0 26
#define V_T6_MULTILISTEN0(x) ((x) << S_T6_MULTILISTEN0)
#define F_T6_MULTILISTEN0 V_T6_MULTILISTEN0(1U)
#define S_T6_SRAM_PRIO3 23
#define M_T6_SRAM_PRIO3 0x7U
#define V_T6_SRAM_PRIO3(x) ((x) << S_T6_SRAM_PRIO3)
#define G_T6_SRAM_PRIO3(x) (((x) >> S_T6_SRAM_PRIO3) & M_T6_SRAM_PRIO3)
#define S_T6_SRAM_PRIO2 20
#define M_T6_SRAM_PRIO2 0x7U
#define V_T6_SRAM_PRIO2(x) ((x) << S_T6_SRAM_PRIO2)
#define G_T6_SRAM_PRIO2(x) (((x) >> S_T6_SRAM_PRIO2) & M_T6_SRAM_PRIO2)
#define S_T6_SRAM_PRIO1 17
#define M_T6_SRAM_PRIO1 0x7U
#define V_T6_SRAM_PRIO1(x) ((x) << S_T6_SRAM_PRIO1)
#define G_T6_SRAM_PRIO1(x) (((x) >> S_T6_SRAM_PRIO1) & M_T6_SRAM_PRIO1)
#define S_T6_SRAM_PRIO0 14
#define M_T6_SRAM_PRIO0 0x7U
#define V_T6_SRAM_PRIO0(x) ((x) << S_T6_SRAM_PRIO0)
#define G_T6_SRAM_PRIO0(x) (((x) >> S_T6_SRAM_PRIO0) & M_T6_SRAM_PRIO0)
#define S_T6_SRAM_VLD 13
#define V_T6_SRAM_VLD(x) ((x) << S_T6_SRAM_VLD)
#define F_T6_SRAM_VLD V_T6_SRAM_VLD(1U)
#define S_T6_REPLICATE 12
#define V_T6_REPLICATE(x) ((x) << S_T6_REPLICATE)
#define F_T6_REPLICATE V_T6_REPLICATE(1U)
#define S_T6_PF 9
#define M_T6_PF 0x7U
#define V_T6_PF(x) ((x) << S_T6_PF)
#define G_T6_PF(x) (((x) >> S_T6_PF) & M_T6_PF)
#define S_T6_VF_VALID 8
#define V_T6_VF_VALID(x) ((x) << S_T6_VF_VALID)
#define F_T6_VF_VALID V_T6_VF_VALID(1U)
#define S_T6_VF 0
#define M_T6_VF 0xffU
#define V_T6_VF(x) ((x) << S_T6_VF)
#define G_T6_VF(x) (((x) >> S_T6_VF) & M_T6_VF)
#define A_MPS_CLS_SRAM_H 0xe004
#define S_MACPARITY1 9
#define V_MACPARITY1(x) ((x) << S_MACPARITY1)
#define F_MACPARITY1 V_MACPARITY1(1U)
#define S_MACPARITY0 8
#define V_MACPARITY0(x) ((x) << S_MACPARITY0)
#define F_MACPARITY0 V_MACPARITY0(1U)
#define S_MACPARITYMASKSIZE 4
#define M_MACPARITYMASKSIZE 0xfU
#define V_MACPARITYMASKSIZE(x) ((x) << S_MACPARITYMASKSIZE)
#define G_MACPARITYMASKSIZE(x) (((x) >> S_MACPARITYMASKSIZE) & M_MACPARITYMASKSIZE)
#define S_PORTMAP 0
#define M_PORTMAP 0xfU
#define V_PORTMAP(x) ((x) << S_PORTMAP)
#define G_PORTMAP(x) (((x) >> S_PORTMAP) & M_PORTMAP)
#define A_MPS_T5_CLS_SRAM_H 0xe004
#define S_MACPARITY2 10
#define V_MACPARITY2(x) ((x) << S_MACPARITY2)
#define F_MACPARITY2 V_MACPARITY2(1U)
#define A_MPS_CLS_TCAM_Y_L 0xf000
#define A_MPS_CLS_TCAM_DATA0 0xf000
#define A_MPS_CLS_TCAM_Y_H 0xf004
#define S_TCAMYH 0
#define M_TCAMYH 0xffffU
#define V_TCAMYH(x) ((x) << S_TCAMYH)
#define G_TCAMYH(x) (((x) >> S_TCAMYH) & M_TCAMYH)
#define A_MPS_CLS_TCAM_DATA1 0xf004
#define S_VIDL 16
#define M_VIDL 0xffffU
#define V_VIDL(x) ((x) << S_VIDL)
#define G_VIDL(x) (((x) >> S_VIDL) & M_VIDL)
#define S_DMACH 0
#define M_DMACH 0xffffU
#define V_DMACH(x) ((x) << S_DMACH)
#define G_DMACH(x) (((x) >> S_DMACH) & M_DMACH)
#define A_MPS_CLS_TCAM_X_L 0xf008
#define A_MPS_CLS_TCAM_DATA2_CTL 0xf008
#define S_CTLCMDTYPE 31
#define V_CTLCMDTYPE(x) ((x) << S_CTLCMDTYPE)
#define F_CTLCMDTYPE V_CTLCMDTYPE(1U)
#define S_CTLREQID 30
#define V_CTLREQID(x) ((x) << S_CTLREQID)
#define F_CTLREQID V_CTLREQID(1U)
#define S_CTLTCAMSEL 25
#define V_CTLTCAMSEL(x) ((x) << S_CTLTCAMSEL)
#define F_CTLTCAMSEL V_CTLTCAMSEL(1U)
#define S_CTLTCAMINDEX 17
#define M_CTLTCAMINDEX 0xffU
#define V_CTLTCAMINDEX(x) ((x) << S_CTLTCAMINDEX)
#define G_CTLTCAMINDEX(x) (((x) >> S_CTLTCAMINDEX) & M_CTLTCAMINDEX)
#define S_CTLXYBITSEL 16
#define V_CTLXYBITSEL(x) ((x) << S_CTLXYBITSEL)
#define F_CTLXYBITSEL V_CTLXYBITSEL(1U)
#define S_DATAPORTNUM 12
#define M_DATAPORTNUM 0xfU
#define V_DATAPORTNUM(x) ((x) << S_DATAPORTNUM)
#define G_DATAPORTNUM(x) (((x) >> S_DATAPORTNUM) & M_DATAPORTNUM)
#define S_DATALKPTYPE 10
#define M_DATALKPTYPE 0x3U
#define V_DATALKPTYPE(x) ((x) << S_DATALKPTYPE)
#define G_DATALKPTYPE(x) (((x) >> S_DATALKPTYPE) & M_DATALKPTYPE)
#define S_DATADIPHIT 8
#define V_DATADIPHIT(x) ((x) << S_DATADIPHIT)
#define F_DATADIPHIT V_DATADIPHIT(1U)
#define S_DATAVIDH2 7
#define V_DATAVIDH2(x) ((x) << S_DATAVIDH2)
#define F_DATAVIDH2 V_DATAVIDH2(1U)
#define S_DATAVIDH1 0
#define M_DATAVIDH1 0x7fU
#define V_DATAVIDH1(x) ((x) << S_DATAVIDH1)
#define G_DATAVIDH1(x) (((x) >> S_DATAVIDH1) & M_DATAVIDH1)
#define A_MPS_CLS_TCAM_X_H 0xf00c
#define S_TCAMXH 0
#define M_TCAMXH 0xffffU
#define V_TCAMXH(x) ((x) << S_TCAMXH)
#define G_TCAMXH(x) (((x) >> S_TCAMXH) & M_TCAMXH)
#define A_MPS_CLS_TCAM_RDATA0_REQ_ID0 0xf010
#define A_MPS_CLS_TCAM_RDATA1_REQ_ID0 0xf014
#define A_MPS_CLS_TCAM_RDATA2_REQ_ID0 0xf018
#define A_MPS_CLS_TCAM_RDATA0_REQ_ID1 0xf020
#define A_MPS_CLS_TCAM_RDATA1_REQ_ID1 0xf024
#define A_MPS_CLS_TCAM_RDATA2_REQ_ID1 0xf028
#define A_MPS_RX_CTL 0x11000
#define S_FILT_VLAN_SEL 17
#define V_FILT_VLAN_SEL(x) ((x) << S_FILT_VLAN_SEL)
#define F_FILT_VLAN_SEL V_FILT_VLAN_SEL(1U)
#define S_CBA_EN 16
#define V_CBA_EN(x) ((x) << S_CBA_EN)
#define F_CBA_EN V_CBA_EN(1U)
#define S_BLK_SNDR 12
#define M_BLK_SNDR 0xfU
#define V_BLK_SNDR(x) ((x) << S_BLK_SNDR)
#define G_BLK_SNDR(x) (((x) >> S_BLK_SNDR) & M_BLK_SNDR)
#define S_CMPRS 8
#define M_CMPRS 0xfU
#define V_CMPRS(x) ((x) << S_CMPRS)
#define G_CMPRS(x) (((x) >> S_CMPRS) & M_CMPRS)
#define S_SNF 0
#define M_SNF 0xffU
#define V_SNF(x) ((x) << S_SNF)
#define G_SNF(x) (((x) >> S_SNF) & M_SNF)
#define A_MPS_RX_PORT_MUX_CTL 0x11004
#define S_CTL_P3 12
#define M_CTL_P3 0xfU
#define V_CTL_P3(x) ((x) << S_CTL_P3)
#define G_CTL_P3(x) (((x) >> S_CTL_P3) & M_CTL_P3)
#define S_CTL_P2 8
#define M_CTL_P2 0xfU
#define V_CTL_P2(x) ((x) << S_CTL_P2)
#define G_CTL_P2(x) (((x) >> S_CTL_P2) & M_CTL_P2)
#define S_CTL_P1 4
#define M_CTL_P1 0xfU
#define V_CTL_P1(x) ((x) << S_CTL_P1)
#define G_CTL_P1(x) (((x) >> S_CTL_P1) & M_CTL_P1)
#define S_CTL_P0 0
#define M_CTL_P0 0xfU
#define V_CTL_P0(x) ((x) << S_CTL_P0)
#define G_CTL_P0(x) (((x) >> S_CTL_P0) & M_CTL_P0)
#define A_MPS_RX_PG_FL 0x11008
#define S_RST 16
#define V_RST(x) ((x) << S_RST)
#define F_RST V_RST(1U)
#define S_CNT 0
#define M_CNT 0xffffU
#define V_CNT(x) ((x) << S_CNT)
#define G_CNT(x) (((x) >> S_CNT) & M_CNT)
#define A_MPS_RX_FIFO_0_CTL 0x11008
#define S_DEST_SELECT 0
#define M_DEST_SELECT 0xfU
#define V_DEST_SELECT(x) ((x) << S_DEST_SELECT)
#define G_DEST_SELECT(x) (((x) >> S_DEST_SELECT) & M_DEST_SELECT)
#define A_MPS_RX_PKT_FL 0x1100c
#define A_MPS_RX_FIFO_1_CTL 0x1100c
#define A_MPS_RX_PG_RSV0 0x11010
#define S_CLR_INTR 31
#define V_CLR_INTR(x) ((x) << S_CLR_INTR)
#define F_CLR_INTR V_CLR_INTR(1U)
#define S_SET_INTR 30
#define V_SET_INTR(x) ((x) << S_SET_INTR)
#define F_SET_INTR V_SET_INTR(1U)
#define S_USED 16
#define M_USED 0x7ffU
#define V_USED(x) ((x) << S_USED)
#define G_USED(x) (((x) >> S_USED) & M_USED)
#define S_ALLOC 0
#define M_ALLOC 0x7ffU
#define V_ALLOC(x) ((x) << S_ALLOC)
#define G_ALLOC(x) (((x) >> S_ALLOC) & M_ALLOC)
#define S_T5_USED 16
#define M_T5_USED 0xfffU
#define V_T5_USED(x) ((x) << S_T5_USED)
#define G_T5_USED(x) (((x) >> S_T5_USED) & M_T5_USED)
#define S_T5_ALLOC 0
#define M_T5_ALLOC 0xfffU
#define V_T5_ALLOC(x) ((x) << S_T5_ALLOC)
#define G_T5_ALLOC(x) (((x) >> S_T5_ALLOC) & M_T5_ALLOC)
#define A_MPS_RX_FIFO_2_CTL 0x11010
#define A_MPS_RX_PG_RSV1 0x11014
#define A_MPS_RX_FIFO_3_CTL 0x11014
#define A_MPS_RX_PG_RSV2 0x11018
#define A_MPS_RX_PG_RSV3 0x1101c
#define A_MPS_RX_PG_RSV4 0x11020
#define A_MPS_RX_PG_RSV5 0x11024
#define A_MPS_RX_PG_RSV6 0x11028
#define A_MPS_RX_PG_RSV7 0x1102c
#define A_MPS_RX_PG_SHR_BG0 0x11030
#define S_EN 31
#define V_EN(x) ((x) << S_EN)
#define F_EN V_EN(1U)
#define S_SEL 30
#define V_SEL(x) ((x) << S_SEL)
#define F_SEL V_SEL(1U)
#define S_MAX 16
#define M_MAX 0x7ffU
#define V_MAX(x) ((x) << S_MAX)
#define G_MAX(x) (((x) >> S_MAX) & M_MAX)
#define S_BORW 0
#define M_BORW 0x7ffU
#define V_BORW(x) ((x) << S_BORW)
#define G_BORW(x) (((x) >> S_BORW) & M_BORW)
#define S_T5_MAX 16
#define M_T5_MAX 0xfffU
#define V_T5_MAX(x) ((x) << S_T5_MAX)
#define G_T5_MAX(x) (((x) >> S_T5_MAX) & M_T5_MAX)
#define S_T5_BORW 0
#define M_T5_BORW 0xfffU
#define V_T5_BORW(x) ((x) << S_T5_BORW)
#define G_T5_BORW(x) (((x) >> S_T5_BORW) & M_T5_BORW)
#define A_MPS_RX_PG_SHR_BG1 0x11034
#define A_MPS_RX_PG_SHR_BG2 0x11038
#define A_MPS_RX_PG_SHR_BG3 0x1103c
#define A_MPS_RX_PG_SHR0 0x11040
#define S_QUOTA 16
#define M_QUOTA 0x7ffU
#define V_QUOTA(x) ((x) << S_QUOTA)
#define G_QUOTA(x) (((x) >> S_QUOTA) & M_QUOTA)
#define S_SHR_USED 0
#define M_SHR_USED 0x7ffU
#define V_SHR_USED(x) ((x) << S_SHR_USED)
#define G_SHR_USED(x) (((x) >> S_SHR_USED) & M_SHR_USED)
#define S_T5_QUOTA 16
#define M_T5_QUOTA 0xfffU
#define V_T5_QUOTA(x) ((x) << S_T5_QUOTA)
#define G_T5_QUOTA(x) (((x) >> S_T5_QUOTA) & M_T5_QUOTA)
#define S_T5_SHR_USED 0
#define M_T5_SHR_USED 0xfffU
#define V_T5_SHR_USED(x) ((x) << S_T5_SHR_USED)
#define G_T5_SHR_USED(x) (((x) >> S_T5_SHR_USED) & M_T5_SHR_USED)
#define A_MPS_RX_PG_SHR1 0x11044
#define A_MPS_RX_PG_HYST_BG0 0x11048
#define S_TH 0
#define M_TH 0x7ffU
#define V_TH(x) ((x) << S_TH)
#define G_TH(x) (((x) >> S_TH) & M_TH)
#define S_T5_TH 0
#define M_T5_TH 0xfffU
#define V_T5_TH(x) ((x) << S_T5_TH)
#define G_T5_TH(x) (((x) >> S_T5_TH) & M_T5_TH)
#define S_T6_TH 0
#define M_T6_TH 0x7ffU
#define V_T6_TH(x) ((x) << S_T6_TH)
#define G_T6_TH(x) (((x) >> S_T6_TH) & M_T6_TH)
#define A_MPS_RX_PG_HYST_BG1 0x1104c
#define A_MPS_RX_PG_HYST_BG2 0x11050
#define A_MPS_RX_PG_HYST_BG3 0x11054
#define A_MPS_RX_OCH_CTL 0x11058
#define S_DROP_WT 27
#define M_DROP_WT 0x1fU
#define V_DROP_WT(x) ((x) << S_DROP_WT)
#define G_DROP_WT(x) (((x) >> S_DROP_WT) & M_DROP_WT)
#define S_TRUNC_WT 22
#define M_TRUNC_WT 0x1fU
#define V_TRUNC_WT(x) ((x) << S_TRUNC_WT)
#define G_TRUNC_WT(x) (((x) >> S_TRUNC_WT) & M_TRUNC_WT)
#define S_OCH_DRAIN 13
#define M_OCH_DRAIN 0x1fU
#define V_OCH_DRAIN(x) ((x) << S_OCH_DRAIN)
#define G_OCH_DRAIN(x) (((x) >> S_OCH_DRAIN) & M_OCH_DRAIN)
#define S_OCH_DROP 8
#define M_OCH_DROP 0x1fU
#define V_OCH_DROP(x) ((x) << S_OCH_DROP)
#define G_OCH_DROP(x) (((x) >> S_OCH_DROP) & M_OCH_DROP)
#define S_STOP 0
#define M_STOP 0x1fU
#define V_STOP(x) ((x) << S_STOP)
#define G_STOP(x) (((x) >> S_STOP) & M_STOP)
#define A_MPS_RX_LPBK_BP0 0x1105c
#define S_THRESH 0
#define M_THRESH 0x7ffU
#define V_THRESH(x) ((x) << S_THRESH)
#define G_THRESH(x) (((x) >> S_THRESH) & M_THRESH)
#define A_MPS_RX_LPBK_BP1 0x11060
#define A_MPS_RX_LPBK_BP2 0x11064
#define A_MPS_RX_LPBK_BP3 0x11068
#define A_MPS_RX_PORT_GAP 0x1106c
#define S_GAP 0
#define M_GAP 0xfffffU
#define V_GAP(x) ((x) << S_GAP)
#define G_GAP(x) (((x) >> S_GAP) & M_GAP)
#define A_MPS_RX_CHMN_CNT 0x11070
#define A_MPS_RX_PERR_INT_CAUSE 0x11074
#define S_FF 23
#define V_FF(x) ((x) << S_FF)
#define F_FF V_FF(1U)
#define S_PGMO 22
#define V_PGMO(x) ((x) << S_PGMO)
#define F_PGMO V_PGMO(1U)
#define S_PGME 21
#define V_PGME(x) ((x) << S_PGME)
#define F_PGME V_PGME(1U)
#define S_CHMN 20
#define V_CHMN(x) ((x) << S_CHMN)
#define F_CHMN V_CHMN(1U)
#define S_RPLC 19
#define V_RPLC(x) ((x) << S_RPLC)
#define F_RPLC V_RPLC(1U)
#define S_ATRB 18
#define V_ATRB(x) ((x) << S_ATRB)
#define F_ATRB V_ATRB(1U)
#define S_PSMX 17
#define V_PSMX(x) ((x) << S_PSMX)
#define F_PSMX V_PSMX(1U)
#define S_PGLL 16
#define V_PGLL(x) ((x) << S_PGLL)
#define F_PGLL V_PGLL(1U)
#define S_PGFL 15
#define V_PGFL(x) ((x) << S_PGFL)
#define F_PGFL V_PGFL(1U)
#define S_PKTQ 14
#define V_PKTQ(x) ((x) << S_PKTQ)
#define F_PKTQ V_PKTQ(1U)
#define S_PKFL 13
#define V_PKFL(x) ((x) << S_PKFL)
#define F_PKFL V_PKFL(1U)
#define S_PPM3 12
#define V_PPM3(x) ((x) << S_PPM3)
#define F_PPM3 V_PPM3(1U)
#define S_PPM2 11
#define V_PPM2(x) ((x) << S_PPM2)
#define F_PPM2 V_PPM2(1U)
#define S_PPM1 10
#define V_PPM1(x) ((x) << S_PPM1)
#define F_PPM1 V_PPM1(1U)
#define S_PPM0 9
#define V_PPM0(x) ((x) << S_PPM0)
#define F_PPM0 V_PPM0(1U)
#define S_SPMX 8
#define V_SPMX(x) ((x) << S_SPMX)
#define F_SPMX V_SPMX(1U)
#define S_CDL3 7
#define V_CDL3(x) ((x) << S_CDL3)
#define F_CDL3 V_CDL3(1U)
#define S_CDL2 6
#define V_CDL2(x) ((x) << S_CDL2)
#define F_CDL2 V_CDL2(1U)
#define S_CDL1 5
#define V_CDL1(x) ((x) << S_CDL1)
#define F_CDL1 V_CDL1(1U)
#define S_CDL0 4
#define V_CDL0(x) ((x) << S_CDL0)
#define F_CDL0 V_CDL0(1U)
#define S_CDM3 3
#define V_CDM3(x) ((x) << S_CDM3)
#define F_CDM3 V_CDM3(1U)
#define S_CDM2 2
#define V_CDM2(x) ((x) << S_CDM2)
#define F_CDM2 V_CDM2(1U)
#define S_CDM1 1
#define V_CDM1(x) ((x) << S_CDM1)
#define F_CDM1 V_CDM1(1U)
#define S_CDM0 0
#define V_CDM0(x) ((x) << S_CDM0)
#define F_CDM0 V_CDM0(1U)
#define S_T6_INT_ERR_INT 24
#define V_T6_INT_ERR_INT(x) ((x) << S_T6_INT_ERR_INT)
#define F_T6_INT_ERR_INT V_T6_INT_ERR_INT(1U)
#define A_MPS_RX_PERR_INT_ENABLE 0x11078
#define S_T6_INT_ERR_INT 24
#define V_T6_INT_ERR_INT(x) ((x) << S_T6_INT_ERR_INT)
#define F_T6_INT_ERR_INT V_T6_INT_ERR_INT(1U)
#define A_MPS_RX_PERR_ENABLE 0x1107c
#define S_T6_INT_ERR_INT 24
#define V_T6_INT_ERR_INT(x) ((x) << S_T6_INT_ERR_INT)
#define F_T6_INT_ERR_INT V_T6_INT_ERR_INT(1U)
#define A_MPS_RX_PERR_INJECT 0x11080
#define A_MPS_RX_FUNC_INT_CAUSE 0x11084
#define S_INT_ERR_INT 8
#define M_INT_ERR_INT 0x1fU
#define V_INT_ERR_INT(x) ((x) << S_INT_ERR_INT)
#define G_INT_ERR_INT(x) (((x) >> S_INT_ERR_INT) & M_INT_ERR_INT)
#define S_PG_TH_INT7 7
#define V_PG_TH_INT7(x) ((x) << S_PG_TH_INT7)
#define F_PG_TH_INT7 V_PG_TH_INT7(1U)
#define S_PG_TH_INT6 6
#define V_PG_TH_INT6(x) ((x) << S_PG_TH_INT6)
#define F_PG_TH_INT6 V_PG_TH_INT6(1U)
#define S_PG_TH_INT5 5
#define V_PG_TH_INT5(x) ((x) << S_PG_TH_INT5)
#define F_PG_TH_INT5 V_PG_TH_INT5(1U)
#define S_PG_TH_INT4 4
#define V_PG_TH_INT4(x) ((x) << S_PG_TH_INT4)
#define F_PG_TH_INT4 V_PG_TH_INT4(1U)
#define S_PG_TH_INT3 3
#define V_PG_TH_INT3(x) ((x) << S_PG_TH_INT3)
#define F_PG_TH_INT3 V_PG_TH_INT3(1U)
#define S_PG_TH_INT2 2
#define V_PG_TH_INT2(x) ((x) << S_PG_TH_INT2)
#define F_PG_TH_INT2 V_PG_TH_INT2(1U)
#define S_PG_TH_INT1 1
#define V_PG_TH_INT1(x) ((x) << S_PG_TH_INT1)
#define F_PG_TH_INT1 V_PG_TH_INT1(1U)
#define S_PG_TH_INT0 0
#define V_PG_TH_INT0(x) ((x) << S_PG_TH_INT0)
#define F_PG_TH_INT0 V_PG_TH_INT0(1U)
#define S_MTU_ERR_INT3 19
#define V_MTU_ERR_INT3(x) ((x) << S_MTU_ERR_INT3)
#define F_MTU_ERR_INT3 V_MTU_ERR_INT3(1U)
#define S_MTU_ERR_INT2 18
#define V_MTU_ERR_INT2(x) ((x) << S_MTU_ERR_INT2)
#define F_MTU_ERR_INT2 V_MTU_ERR_INT2(1U)
#define S_MTU_ERR_INT1 17
#define V_MTU_ERR_INT1(x) ((x) << S_MTU_ERR_INT1)
#define F_MTU_ERR_INT1 V_MTU_ERR_INT1(1U)
#define S_MTU_ERR_INT0 16
#define V_MTU_ERR_INT0(x) ((x) << S_MTU_ERR_INT0)
#define F_MTU_ERR_INT0 V_MTU_ERR_INT0(1U)
#define S_SE_CNT_ERR_INT 15
#define V_SE_CNT_ERR_INT(x) ((x) << S_SE_CNT_ERR_INT)
#define F_SE_CNT_ERR_INT V_SE_CNT_ERR_INT(1U)
#define S_FRM_ERR_INT 14
#define V_FRM_ERR_INT(x) ((x) << S_FRM_ERR_INT)
#define F_FRM_ERR_INT V_FRM_ERR_INT(1U)
#define S_LEN_ERR_INT 13
#define V_LEN_ERR_INT(x) ((x) << S_LEN_ERR_INT)
#define F_LEN_ERR_INT V_LEN_ERR_INT(1U)
#define A_MPS_RX_FUNC_INT_ENABLE 0x11088
#define A_MPS_RX_PAUSE_GEN_TH_0 0x1108c
#define S_TH_HIGH 16
#define M_TH_HIGH 0xffffU
#define V_TH_HIGH(x) ((x) << S_TH_HIGH)
#define G_TH_HIGH(x) (((x) >> S_TH_HIGH) & M_TH_HIGH)
#define S_TH_LOW 0
#define M_TH_LOW 0xffffU
#define V_TH_LOW(x) ((x) << S_TH_LOW)
#define G_TH_LOW(x) (((x) >> S_TH_LOW) & M_TH_LOW)
#define A_MPS_RX_PAUSE_GEN_TH_1 0x11090
#define A_MPS_RX_PAUSE_GEN_TH_2 0x11094
#define A_MPS_RX_PAUSE_GEN_TH_3 0x11098
#define A_MPS_RX_REPL_CTL 0x11098
#define S_INDEX_SEL 0
#define V_INDEX_SEL(x) ((x) << S_INDEX_SEL)
#define F_INDEX_SEL V_INDEX_SEL(1U)
#define A_MPS_RX_PPP_ATRB 0x1109c
#define S_ETYPE 16
#define M_ETYPE 0xffffU
#define V_ETYPE(x) ((x) << S_ETYPE)
#define G_ETYPE(x) (((x) >> S_ETYPE) & M_ETYPE)
#define S_OPCODE 0
#define M_OPCODE 0xffffU
#define V_OPCODE(x) ((x) << S_OPCODE)
#define G_OPCODE(x) (((x) >> S_OPCODE) & M_OPCODE)
#define A_MPS_RX_QFC0_ATRB 0x110a0
#define S_DA 0
#define M_DA 0xffffU
#define V_DA(x) ((x) << S_DA)
#define G_DA(x) (((x) >> S_DA) & M_DA)
#define A_MPS_RX_QFC1_ATRB 0x110a4
#define A_MPS_RX_PT_ARB0 0x110a8
#define S_LPBK_WT 16
#define M_LPBK_WT 0x3fffU
#define V_LPBK_WT(x) ((x) << S_LPBK_WT)
#define G_LPBK_WT(x) (((x) >> S_LPBK_WT) & M_LPBK_WT)
#define S_MAC_WT 0
#define M_MAC_WT 0x3fffU
#define V_MAC_WT(x) ((x) << S_MAC_WT)
#define G_MAC_WT(x) (((x) >> S_MAC_WT) & M_MAC_WT)
#define A_MPS_RX_PT_ARB1 0x110ac
#define A_MPS_RX_PT_ARB2 0x110b0
#define A_MPS_RX_PT_ARB3 0x110b4
#define A_T6_MPS_PF_OUT_EN 0x110b4
#define A_MPS_RX_PT_ARB4 0x110b8
#define A_T6_MPS_BMC_MTU 0x110b8
#define A_MPS_PF_OUT_EN 0x110bc
#define S_OUTEN 0
#define M_OUTEN 0xffU
#define V_OUTEN(x) ((x) << S_OUTEN)
#define G_OUTEN(x) (((x) >> S_OUTEN) & M_OUTEN)
#define A_T6_MPS_BMC_PKT_CNT 0x110bc
#define A_MPS_BMC_MTU 0x110c0
#define S_MTU 0
#define M_MTU 0x3fffU
#define V_MTU(x) ((x) << S_MTU)
#define G_MTU(x) (((x) >> S_MTU) & M_MTU)
#define A_T6_MPS_BMC_BYTE_CNT 0x110c0
#define A_MPS_BMC_PKT_CNT 0x110c4
#define A_T6_MPS_PFVF_ATRB_CTL 0x110c4
#define S_T6_PFVF 0
#define M_T6_PFVF 0x1ffU
#define V_T6_PFVF(x) ((x) << S_T6_PFVF)
#define G_T6_PFVF(x) (((x) >> S_T6_PFVF) & M_T6_PFVF)
#define A_MPS_BMC_BYTE_CNT 0x110c8
#define A_T6_MPS_PFVF_ATRB 0x110c8
#define S_FULL_FRAME_MODE 14
#define V_FULL_FRAME_MODE(x) ((x) << S_FULL_FRAME_MODE)
#define F_FULL_FRAME_MODE V_FULL_FRAME_MODE(1U)
#define A_MPS_PFVF_ATRB_CTL 0x110cc
#define S_RD_WRN 31
#define V_RD_WRN(x) ((x) << S_RD_WRN)
#define F_RD_WRN V_RD_WRN(1U)
#define S_PFVF 0
#define M_PFVF 0xffU
#define V_PFVF(x) ((x) << S_PFVF)
#define G_PFVF(x) (((x) >> S_PFVF) & M_PFVF)
#define A_T6_MPS_PFVF_ATRB_FLTR0 0x110cc
#define A_MPS_PFVF_ATRB 0x110d0
#define S_ATTR_PF 28
#define M_ATTR_PF 0x7U
#define V_ATTR_PF(x) ((x) << S_ATTR_PF)
#define G_ATTR_PF(x) (((x) >> S_ATTR_PF) & M_ATTR_PF)
#define S_OFF 18
#define V_OFF(x) ((x) << S_OFF)
#define F_OFF V_OFF(1U)
#define S_NV_DROP 17
#define V_NV_DROP(x) ((x) << S_NV_DROP)
#define F_NV_DROP V_NV_DROP(1U)
#define S_ATTR_MODE 16
#define V_ATTR_MODE(x) ((x) << S_ATTR_MODE)
#define F_ATTR_MODE V_ATTR_MODE(1U)
#define A_T6_MPS_PFVF_ATRB_FLTR1 0x110d0
#define A_MPS_PFVF_ATRB_FLTR0 0x110d4
#define S_VLAN_EN 16
#define V_VLAN_EN(x) ((x) << S_VLAN_EN)
#define F_VLAN_EN V_VLAN_EN(1U)
#define S_VLAN_ID 0
#define M_VLAN_ID 0xfffU
#define V_VLAN_ID(x) ((x) << S_VLAN_ID)
#define G_VLAN_ID(x) (((x) >> S_VLAN_ID) & M_VLAN_ID)
#define A_T6_MPS_PFVF_ATRB_FLTR2 0x110d4
#define A_MPS_PFVF_ATRB_FLTR1 0x110d8
#define A_T6_MPS_PFVF_ATRB_FLTR3 0x110d8
#define A_MPS_PFVF_ATRB_FLTR2 0x110dc
#define A_T6_MPS_PFVF_ATRB_FLTR4 0x110dc
#define A_MPS_PFVF_ATRB_FLTR3 0x110e0
#define A_T6_MPS_PFVF_ATRB_FLTR5 0x110e0
#define A_MPS_PFVF_ATRB_FLTR4 0x110e4
#define A_T6_MPS_PFVF_ATRB_FLTR6 0x110e4
#define A_MPS_PFVF_ATRB_FLTR5 0x110e8
#define A_T6_MPS_PFVF_ATRB_FLTR7 0x110e8
#define A_MPS_PFVF_ATRB_FLTR6 0x110ec
#define A_T6_MPS_PFVF_ATRB_FLTR8 0x110ec
#define A_MPS_PFVF_ATRB_FLTR7 0x110f0
#define A_T6_MPS_PFVF_ATRB_FLTR9 0x110f0
#define A_MPS_PFVF_ATRB_FLTR8 0x110f4
#define A_T6_MPS_PFVF_ATRB_FLTR10 0x110f4
#define A_MPS_PFVF_ATRB_FLTR9 0x110f8
#define A_T6_MPS_PFVF_ATRB_FLTR11 0x110f8
#define A_MPS_PFVF_ATRB_FLTR10 0x110fc
#define A_T6_MPS_PFVF_ATRB_FLTR12 0x110fc
#define A_MPS_PFVF_ATRB_FLTR11 0x11100
#define A_T6_MPS_PFVF_ATRB_FLTR13 0x11100
#define A_MPS_PFVF_ATRB_FLTR12 0x11104
#define A_T6_MPS_PFVF_ATRB_FLTR14 0x11104
#define A_MPS_PFVF_ATRB_FLTR13 0x11108
#define A_T6_MPS_PFVF_ATRB_FLTR15 0x11108
#define A_MPS_PFVF_ATRB_FLTR14 0x1110c
#define A_T6_MPS_RPLC_MAP_CTL 0x1110c
#define A_MPS_PFVF_ATRB_FLTR15 0x11110
#define A_T6_MPS_PF_RPLCT_MAP 0x11110
#define A_MPS_RPLC_MAP_CTL 0x11114
#define S_RPLC_MAP_ADDR 0
#define M_RPLC_MAP_ADDR 0x3ffU
#define V_RPLC_MAP_ADDR(x) ((x) << S_RPLC_MAP_ADDR)
#define G_RPLC_MAP_ADDR(x) (((x) >> S_RPLC_MAP_ADDR) & M_RPLC_MAP_ADDR)
#define A_T6_MPS_VF_RPLCT_MAP0 0x11114
#define A_MPS_PF_RPLCT_MAP 0x11118
#define S_PF_EN 0
#define M_PF_EN 0xffU
#define V_PF_EN(x) ((x) << S_PF_EN)
#define G_PF_EN(x) (((x) >> S_PF_EN) & M_PF_EN)
#define A_T6_MPS_VF_RPLCT_MAP1 0x11118
#define A_MPS_VF_RPLCT_MAP0 0x1111c
#define A_T6_MPS_VF_RPLCT_MAP2 0x1111c
#define A_MPS_VF_RPLCT_MAP1 0x11120
#define A_T6_MPS_VF_RPLCT_MAP3 0x11120
#define A_MPS_VF_RPLCT_MAP2 0x11124
#define A_MPS_VF_RPLCT_MAP3 0x11128
#define A_MPS_MEM_DBG_CTL 0x1112c
#define S_PKD 17
#define V_PKD(x) ((x) << S_PKD)
#define F_PKD V_PKD(1U)
#define S_PGD 16
#define V_PGD(x) ((x) << S_PGD)
#define F_PGD V_PGD(1U)
#define A_MPS_PKD_MEM_DATA0 0x11130
#define A_MPS_PKD_MEM_DATA1 0x11134
#define A_MPS_PKD_MEM_DATA2 0x11138
#define A_MPS_PGD_MEM_DATA 0x1113c
#define A_MPS_RX_SE_CNT_ERR 0x11140
#define S_RX_SE_ERRMAP 0
#define M_RX_SE_ERRMAP 0xfffffU
#define V_RX_SE_ERRMAP(x) ((x) << S_RX_SE_ERRMAP)
#define G_RX_SE_ERRMAP(x) (((x) >> S_RX_SE_ERRMAP) & M_RX_SE_ERRMAP)
#define A_MPS_RX_SE_CNT_CLR 0x11144
#define A_MPS_RX_SE_CNT_IN0 0x11148
#define S_SOP_CNT_PM 24
#define M_SOP_CNT_PM 0xffU
#define V_SOP_CNT_PM(x) ((x) << S_SOP_CNT_PM)
#define G_SOP_CNT_PM(x) (((x) >> S_SOP_CNT_PM) & M_SOP_CNT_PM)
#define S_EOP_CNT_PM 16
#define M_EOP_CNT_PM 0xffU
#define V_EOP_CNT_PM(x) ((x) << S_EOP_CNT_PM)
#define G_EOP_CNT_PM(x) (((x) >> S_EOP_CNT_PM) & M_EOP_CNT_PM)
#define S_SOP_CNT_IN 8
#define M_SOP_CNT_IN 0xffU
#define V_SOP_CNT_IN(x) ((x) << S_SOP_CNT_IN)
#define G_SOP_CNT_IN(x) (((x) >> S_SOP_CNT_IN) & M_SOP_CNT_IN)
#define S_EOP_CNT_IN 0
#define M_EOP_CNT_IN 0xffU
#define V_EOP_CNT_IN(x) ((x) << S_EOP_CNT_IN)
#define G_EOP_CNT_IN(x) (((x) >> S_EOP_CNT_IN) & M_EOP_CNT_IN)
#define A_MPS_RX_SE_CNT_IN1 0x1114c
#define A_MPS_RX_SE_CNT_IN2 0x11150
#define A_MPS_RX_SE_CNT_IN3 0x11154
#define A_MPS_RX_SE_CNT_IN4 0x11158
#define A_MPS_RX_SE_CNT_IN5 0x1115c
#define A_MPS_RX_SE_CNT_IN6 0x11160
#define A_MPS_RX_SE_CNT_IN7 0x11164
#define A_MPS_RX_SE_CNT_OUT01 0x11168
#define S_SOP_CNT_1 24
#define M_SOP_CNT_1 0xffU
#define V_SOP_CNT_1(x) ((x) << S_SOP_CNT_1)
#define G_SOP_CNT_1(x) (((x) >> S_SOP_CNT_1) & M_SOP_CNT_1)
#define S_EOP_CNT_1 16
#define M_EOP_CNT_1 0xffU
#define V_EOP_CNT_1(x) ((x) << S_EOP_CNT_1)
#define G_EOP_CNT_1(x) (((x) >> S_EOP_CNT_1) & M_EOP_CNT_1)
#define S_SOP_CNT_0 8
#define M_SOP_CNT_0 0xffU
#define V_SOP_CNT_0(x) ((x) << S_SOP_CNT_0)
#define G_SOP_CNT_0(x) (((x) >> S_SOP_CNT_0) & M_SOP_CNT_0)
#define S_EOP_CNT_0 0
#define M_EOP_CNT_0 0xffU
#define V_EOP_CNT_0(x) ((x) << S_EOP_CNT_0)
#define G_EOP_CNT_0(x) (((x) >> S_EOP_CNT_0) & M_EOP_CNT_0)
#define A_MPS_RX_SE_CNT_OUT23 0x1116c
#define S_SOP_CNT_3 24
#define M_SOP_CNT_3 0xffU
#define V_SOP_CNT_3(x) ((x) << S_SOP_CNT_3)
#define G_SOP_CNT_3(x) (((x) >> S_SOP_CNT_3) & M_SOP_CNT_3)
#define S_EOP_CNT_3 16
#define M_EOP_CNT_3 0xffU
#define V_EOP_CNT_3(x) ((x) << S_EOP_CNT_3)
#define G_EOP_CNT_3(x) (((x) >> S_EOP_CNT_3) & M_EOP_CNT_3)
#define S_SOP_CNT_2 8
#define M_SOP_CNT_2 0xffU
#define V_SOP_CNT_2(x) ((x) << S_SOP_CNT_2)
#define G_SOP_CNT_2(x) (((x) >> S_SOP_CNT_2) & M_SOP_CNT_2)
#define S_EOP_CNT_2 0
#define M_EOP_CNT_2 0xffU
#define V_EOP_CNT_2(x) ((x) << S_EOP_CNT_2)
#define G_EOP_CNT_2(x) (((x) >> S_EOP_CNT_2) & M_EOP_CNT_2)
#define A_MPS_RX_SPI_ERR 0x11170
#define S_LENERR 21
#define M_LENERR 0xfU
#define V_LENERR(x) ((x) << S_LENERR)
#define G_LENERR(x) (((x) >> S_LENERR) & M_LENERR)
#define S_SPIERR 0
#define M_SPIERR 0x1fffffU
#define V_SPIERR(x) ((x) << S_SPIERR)
#define G_SPIERR(x) (((x) >> S_SPIERR) & M_SPIERR)
#define A_MPS_RX_IN_BUS_STATE 0x11174
#define S_ST3 24
#define M_ST3 0xffU
#define V_ST3(x) ((x) << S_ST3)
#define G_ST3(x) (((x) >> S_ST3) & M_ST3)
#define S_ST2 16
#define M_ST2 0xffU
#define V_ST2(x) ((x) << S_ST2)
#define G_ST2(x) (((x) >> S_ST2) & M_ST2)
#define S_ST1 8
#define M_ST1 0xffU
#define V_ST1(x) ((x) << S_ST1)
#define G_ST1(x) (((x) >> S_ST1) & M_ST1)
#define S_ST0 0
#define M_ST0 0xffU
#define V_ST0(x) ((x) << S_ST0)
#define G_ST0(x) (((x) >> S_ST0) & M_ST0)
#define A_MPS_RX_OUT_BUS_STATE 0x11178
#define S_ST_NCSI 23
#define M_ST_NCSI 0x1ffU
#define V_ST_NCSI(x) ((x) << S_ST_NCSI)
#define G_ST_NCSI(x) (((x) >> S_ST_NCSI) & M_ST_NCSI)
#define S_ST_TP 0
#define M_ST_TP 0x7fffffU
#define V_ST_TP(x) ((x) << S_ST_TP)
#define G_ST_TP(x) (((x) >> S_ST_TP) & M_ST_TP)
#define A_MPS_RX_DBG_CTL 0x1117c
#define S_OUT_DBG_CHNL 8
#define M_OUT_DBG_CHNL 0x7U
#define V_OUT_DBG_CHNL(x) ((x) << S_OUT_DBG_CHNL)
#define G_OUT_DBG_CHNL(x) (((x) >> S_OUT_DBG_CHNL) & M_OUT_DBG_CHNL)
#define S_DBG_PKD_QSEL 7
#define V_DBG_PKD_QSEL(x) ((x) << S_DBG_PKD_QSEL)
#define F_DBG_PKD_QSEL V_DBG_PKD_QSEL(1U)
#define S_DBG_CDS_INV 6
#define V_DBG_CDS_INV(x) ((x) << S_DBG_CDS_INV)
#define F_DBG_CDS_INV V_DBG_CDS_INV(1U)
#define S_IN_DBG_PORT 3
#define M_IN_DBG_PORT 0x7U
#define V_IN_DBG_PORT(x) ((x) << S_IN_DBG_PORT)
#define G_IN_DBG_PORT(x) (((x) >> S_IN_DBG_PORT) & M_IN_DBG_PORT)
#define S_IN_DBG_CHNL 0
#define M_IN_DBG_CHNL 0x7U
#define V_IN_DBG_CHNL(x) ((x) << S_IN_DBG_CHNL)
#define G_IN_DBG_CHNL(x) (((x) >> S_IN_DBG_CHNL) & M_IN_DBG_CHNL)
#define A_MPS_RX_CLS_DROP_CNT0 0x11180
#define S_LPBK_CNT0 16
#define M_LPBK_CNT0 0xffffU
#define V_LPBK_CNT0(x) ((x) << S_LPBK_CNT0)
#define G_LPBK_CNT0(x) (((x) >> S_LPBK_CNT0) & M_LPBK_CNT0)
#define S_MAC_CNT0 0
#define M_MAC_CNT0 0xffffU
#define V_MAC_CNT0(x) ((x) << S_MAC_CNT0)
#define G_MAC_CNT0(x) (((x) >> S_MAC_CNT0) & M_MAC_CNT0)
#define A_MPS_RX_CLS_DROP_CNT1 0x11184
#define S_LPBK_CNT1 16
#define M_LPBK_CNT1 0xffffU
#define V_LPBK_CNT1(x) ((x) << S_LPBK_CNT1)
#define G_LPBK_CNT1(x) (((x) >> S_LPBK_CNT1) & M_LPBK_CNT1)
#define S_MAC_CNT1 0
#define M_MAC_CNT1 0xffffU
#define V_MAC_CNT1(x) ((x) << S_MAC_CNT1)
#define G_MAC_CNT1(x) (((x) >> S_MAC_CNT1) & M_MAC_CNT1)
#define A_MPS_RX_CLS_DROP_CNT2 0x11188
#define S_LPBK_CNT2 16
#define M_LPBK_CNT2 0xffffU
#define V_LPBK_CNT2(x) ((x) << S_LPBK_CNT2)
#define G_LPBK_CNT2(x) (((x) >> S_LPBK_CNT2) & M_LPBK_CNT2)
#define S_MAC_CNT2 0
#define M_MAC_CNT2 0xffffU
#define V_MAC_CNT2(x) ((x) << S_MAC_CNT2)
#define G_MAC_CNT2(x) (((x) >> S_MAC_CNT2) & M_MAC_CNT2)
#define A_MPS_RX_CLS_DROP_CNT3 0x1118c
#define S_LPBK_CNT3 16
#define M_LPBK_CNT3 0xffffU
#define V_LPBK_CNT3(x) ((x) << S_LPBK_CNT3)
#define G_LPBK_CNT3(x) (((x) >> S_LPBK_CNT3) & M_LPBK_CNT3)
#define S_MAC_CNT3 0
#define M_MAC_CNT3 0xffffU
#define V_MAC_CNT3(x) ((x) << S_MAC_CNT3)
#define G_MAC_CNT3(x) (((x) >> S_MAC_CNT3) & M_MAC_CNT3)
#define A_MPS_RX_SPARE 0x11190
#define A_MPS_RX_PTP_ETYPE 0x11194
#define S_PETYPE2 16
#define M_PETYPE2 0xffffU
#define V_PETYPE2(x) ((x) << S_PETYPE2)
#define G_PETYPE2(x) (((x) >> S_PETYPE2) & M_PETYPE2)
#define S_PETYPE1 0
#define M_PETYPE1 0xffffU
#define V_PETYPE1(x) ((x) << S_PETYPE1)
#define G_PETYPE1(x) (((x) >> S_PETYPE1) & M_PETYPE1)
#define A_MPS_RX_PTP_TCP 0x11198
#define S_PTCPORT2 16
#define M_PTCPORT2 0xffffU
#define V_PTCPORT2(x) ((x) << S_PTCPORT2)
#define G_PTCPORT2(x) (((x) >> S_PTCPORT2) & M_PTCPORT2)
#define S_PTCPORT1 0
#define M_PTCPORT1 0xffffU
#define V_PTCPORT1(x) ((x) << S_PTCPORT1)
#define G_PTCPORT1(x) (((x) >> S_PTCPORT1) & M_PTCPORT1)
#define A_MPS_RX_PTP_UDP 0x1119c
#define S_PUDPORT2 16
#define M_PUDPORT2 0xffffU
#define V_PUDPORT2(x) ((x) << S_PUDPORT2)
#define G_PUDPORT2(x) (((x) >> S_PUDPORT2) & M_PUDPORT2)
#define S_PUDPORT1 0
#define M_PUDPORT1 0xffffU
#define V_PUDPORT1(x) ((x) << S_PUDPORT1)
#define G_PUDPORT1(x) (((x) >> S_PUDPORT1) & M_PUDPORT1)
#define A_MPS_RX_PTP_CTL 0x111a0
#define S_MIN_PTP_SPACE 24
#define M_MIN_PTP_SPACE 0x7fU
#define V_MIN_PTP_SPACE(x) ((x) << S_MIN_PTP_SPACE)
#define G_MIN_PTP_SPACE(x) (((x) >> S_MIN_PTP_SPACE) & M_MIN_PTP_SPACE)
#define S_PUDP2EN 20
#define M_PUDP2EN 0xfU
#define V_PUDP2EN(x) ((x) << S_PUDP2EN)
#define G_PUDP2EN(x) (((x) >> S_PUDP2EN) & M_PUDP2EN)
#define S_PUDP1EN 16
#define M_PUDP1EN 0xfU
#define V_PUDP1EN(x) ((x) << S_PUDP1EN)
#define G_PUDP1EN(x) (((x) >> S_PUDP1EN) & M_PUDP1EN)
#define S_PTCP2EN 12
#define M_PTCP2EN 0xfU
#define V_PTCP2EN(x) ((x) << S_PTCP2EN)
#define G_PTCP2EN(x) (((x) >> S_PTCP2EN) & M_PTCP2EN)
#define S_PTCP1EN 8
#define M_PTCP1EN 0xfU
#define V_PTCP1EN(x) ((x) << S_PTCP1EN)
#define G_PTCP1EN(x) (((x) >> S_PTCP1EN) & M_PTCP1EN)
#define S_PETYPE2EN 4
#define M_PETYPE2EN 0xfU
#define V_PETYPE2EN(x) ((x) << S_PETYPE2EN)
#define G_PETYPE2EN(x) (((x) >> S_PETYPE2EN) & M_PETYPE2EN)
#define S_PETYPE1EN 0
#define M_PETYPE1EN 0xfU
#define V_PETYPE1EN(x) ((x) << S_PETYPE1EN)
#define G_PETYPE1EN(x) (((x) >> S_PETYPE1EN) & M_PETYPE1EN)
#define A_MPS_RX_PAUSE_GEN_TH_0_0 0x111a4
#define A_MPS_RX_PAUSE_GEN_TH_0_1 0x111a8
#define A_MPS_RX_PAUSE_GEN_TH_0_2 0x111ac
#define A_MPS_RX_PAUSE_GEN_TH_0_3 0x111b0
#define A_MPS_RX_PAUSE_GEN_TH_1_0 0x111b4
#define A_MPS_RX_PAUSE_GEN_TH_1_1 0x111b8
#define A_MPS_RX_PAUSE_GEN_TH_1_2 0x111bc
#define A_MPS_RX_PAUSE_GEN_TH_1_3 0x111c0
#define A_MPS_RX_PAUSE_GEN_TH_2_0 0x111c4
#define A_MPS_RX_PAUSE_GEN_TH_2_1 0x111c8
#define A_MPS_RX_PAUSE_GEN_TH_2_2 0x111cc
#define A_MPS_RX_PAUSE_GEN_TH_2_3 0x111d0
#define A_MPS_RX_PAUSE_GEN_TH_3_0 0x111d4
#define A_MPS_RX_PAUSE_GEN_TH_3_1 0x111d8
#define A_MPS_RX_PAUSE_GEN_TH_3_2 0x111dc
#define A_MPS_RX_PAUSE_GEN_TH_3_3 0x111e0
#define A_MPS_RX_MAC_CLS_DROP_CNT0 0x111e4
#define A_MPS_RX_MAC_CLS_DROP_CNT1 0x111e8
#define A_MPS_RX_MAC_CLS_DROP_CNT2 0x111ec
#define A_MPS_RX_MAC_CLS_DROP_CNT3 0x111f0
#define A_MPS_RX_LPBK_CLS_DROP_CNT0 0x111f4
#define A_MPS_RX_LPBK_CLS_DROP_CNT1 0x111f8
#define A_MPS_RX_LPBK_CLS_DROP_CNT2 0x111fc
#define A_MPS_RX_LPBK_CLS_DROP_CNT3 0x11200
#define A_MPS_RX_CGEN 0x11204
#define S_MPS_RX_CGEN_NCSI 12
#define V_MPS_RX_CGEN_NCSI(x) ((x) << S_MPS_RX_CGEN_NCSI)
#define F_MPS_RX_CGEN_NCSI V_MPS_RX_CGEN_NCSI(1U)
#define S_MPS_RX_CGEN_OUT 8
#define M_MPS_RX_CGEN_OUT 0xfU
#define V_MPS_RX_CGEN_OUT(x) ((x) << S_MPS_RX_CGEN_OUT)
#define G_MPS_RX_CGEN_OUT(x) (((x) >> S_MPS_RX_CGEN_OUT) & M_MPS_RX_CGEN_OUT)
#define S_MPS_RX_CGEN_LPBK_IN 4
#define M_MPS_RX_CGEN_LPBK_IN 0xfU
#define V_MPS_RX_CGEN_LPBK_IN(x) ((x) << S_MPS_RX_CGEN_LPBK_IN)
#define G_MPS_RX_CGEN_LPBK_IN(x) (((x) >> S_MPS_RX_CGEN_LPBK_IN) & M_MPS_RX_CGEN_LPBK_IN)
#define S_MPS_RX_CGEN_MAC_IN 0
#define M_MPS_RX_CGEN_MAC_IN 0xfU
#define V_MPS_RX_CGEN_MAC_IN(x) ((x) << S_MPS_RX_CGEN_MAC_IN)
#define G_MPS_RX_CGEN_MAC_IN(x) (((x) >> S_MPS_RX_CGEN_MAC_IN) & M_MPS_RX_CGEN_MAC_IN)
#define A_MPS_RX_MAC_BG_PG_CNT0 0x11208
#define S_MAC_USED 16
#define M_MAC_USED 0x7ffU
#define V_MAC_USED(x) ((x) << S_MAC_USED)
#define G_MAC_USED(x) (((x) >> S_MAC_USED) & M_MAC_USED)
#define S_MAC_ALLOC 0
#define M_MAC_ALLOC 0x7ffU
#define V_MAC_ALLOC(x) ((x) << S_MAC_ALLOC)
#define G_MAC_ALLOC(x) (((x) >> S_MAC_ALLOC) & M_MAC_ALLOC)
#define A_MPS_RX_MAC_BG_PG_CNT1 0x1120c
#define A_MPS_RX_MAC_BG_PG_CNT2 0x11210
#define A_MPS_RX_MAC_BG_PG_CNT3 0x11214
#define A_MPS_RX_LPBK_BG_PG_CNT0 0x11218
#define S_LPBK_USED 16
#define M_LPBK_USED 0x7ffU
#define V_LPBK_USED(x) ((x) << S_LPBK_USED)
#define G_LPBK_USED(x) (((x) >> S_LPBK_USED) & M_LPBK_USED)
#define S_LPBK_ALLOC 0
#define M_LPBK_ALLOC 0x7ffU
#define V_LPBK_ALLOC(x) ((x) << S_LPBK_ALLOC)
#define G_LPBK_ALLOC(x) (((x) >> S_LPBK_ALLOC) & M_LPBK_ALLOC)
#define A_MPS_RX_LPBK_BG_PG_CNT1 0x1121c
#define A_MPS_RX_CONGESTION_THRESHOLD_BG0 0x11220
#define S_CONG_EN 31
#define V_CONG_EN(x) ((x) << S_CONG_EN)
#define F_CONG_EN V_CONG_EN(1U)
#define S_CONG_TH 0
#define M_CONG_TH 0xfffffU
#define V_CONG_TH(x) ((x) << S_CONG_TH)
#define G_CONG_TH(x) (((x) >> S_CONG_TH) & M_CONG_TH)
#define A_MPS_RX_CONGESTION_THRESHOLD_BG1 0x11224
#define A_MPS_RX_CONGESTION_THRESHOLD_BG2 0x11228
#define A_MPS_RX_CONGESTION_THRESHOLD_BG3 0x1122c
#define A_MPS_RX_GRE_PROT_TYPE 0x11230
#define S_NVGRE_EN 9
#define V_NVGRE_EN(x) ((x) << S_NVGRE_EN)
#define F_NVGRE_EN V_NVGRE_EN(1U)
#define S_GRE_EN 8
#define V_GRE_EN(x) ((x) << S_GRE_EN)
#define F_GRE_EN V_GRE_EN(1U)
#define S_GRE 0
#define M_GRE 0xffU
#define V_GRE(x) ((x) << S_GRE)
#define G_GRE(x) (((x) >> S_GRE) & M_GRE)
#define A_MPS_RX_VXLAN_TYPE 0x11234
#define S_VXLAN_EN 16
#define V_VXLAN_EN(x) ((x) << S_VXLAN_EN)
#define F_VXLAN_EN V_VXLAN_EN(1U)
#define S_VXLAN 0
#define M_VXLAN 0xffffU
#define V_VXLAN(x) ((x) << S_VXLAN)
#define G_VXLAN(x) (((x) >> S_VXLAN) & M_VXLAN)
#define A_MPS_RX_GENEVE_TYPE 0x11238
#define S_GENEVE_EN 16
#define V_GENEVE_EN(x) ((x) << S_GENEVE_EN)
#define F_GENEVE_EN V_GENEVE_EN(1U)
#define S_GENEVE 0
#define M_GENEVE 0xffffU
#define V_GENEVE(x) ((x) << S_GENEVE)
#define G_GENEVE(x) (((x) >> S_GENEVE) & M_GENEVE)
#define A_MPS_RX_INNER_HDR_IVLAN 0x1123c
#define S_T6_IVLAN_EN 16
#define V_T6_IVLAN_EN(x) ((x) << S_T6_IVLAN_EN)
#define F_T6_IVLAN_EN V_T6_IVLAN_EN(1U)
#define A_MPS_RX_ENCAP_NVGRE 0x11240
#define S_ETYPE_EN 16
#define V_ETYPE_EN(x) ((x) << S_ETYPE_EN)
#define F_ETYPE_EN V_ETYPE_EN(1U)
#define S_T6_ETYPE 0
#define M_T6_ETYPE 0xffffU
#define V_T6_ETYPE(x) ((x) << S_T6_ETYPE)
#define G_T6_ETYPE(x) (((x) >> S_T6_ETYPE) & M_T6_ETYPE)
#define A_MPS_RX_ENCAP_GENEVE 0x11244
#define S_T6_ETYPE 0
#define M_T6_ETYPE 0xffffU
#define V_T6_ETYPE(x) ((x) << S_T6_ETYPE)
#define G_T6_ETYPE(x) (((x) >> S_T6_ETYPE) & M_T6_ETYPE)
#define A_MPS_RX_TCP 0x11248
#define S_PROT_TYPE_EN 8
#define V_PROT_TYPE_EN(x) ((x) << S_PROT_TYPE_EN)
#define F_PROT_TYPE_EN V_PROT_TYPE_EN(1U)
#define S_PROT_TYPE 0
#define M_PROT_TYPE 0xffU
#define V_PROT_TYPE(x) ((x) << S_PROT_TYPE)
#define G_PROT_TYPE(x) (((x) >> S_PROT_TYPE) & M_PROT_TYPE)
#define A_MPS_RX_UDP 0x1124c
#define A_MPS_RX_PAUSE 0x11250
#define A_MPS_RX_LENGTH 0x11254
#define S_SAP_VALUE 16
#define M_SAP_VALUE 0xffffU
#define V_SAP_VALUE(x) ((x) << S_SAP_VALUE)
#define G_SAP_VALUE(x) (((x) >> S_SAP_VALUE) & M_SAP_VALUE)
#define S_LENGTH_ETYPE 0
#define M_LENGTH_ETYPE 0xffffU
#define V_LENGTH_ETYPE(x) ((x) << S_LENGTH_ETYPE)
#define G_LENGTH_ETYPE(x) (((x) >> S_LENGTH_ETYPE) & M_LENGTH_ETYPE)
#define A_MPS_RX_CTL_ORG 0x11258
#define S_CTL_VALUE 24
#define M_CTL_VALUE 0xffU
#define V_CTL_VALUE(x) ((x) << S_CTL_VALUE)
#define G_CTL_VALUE(x) (((x) >> S_CTL_VALUE) & M_CTL_VALUE)
#define S_ORG_VALUE 0
#define M_ORG_VALUE 0xffffffU
#define V_ORG_VALUE(x) ((x) << S_ORG_VALUE)
#define G_ORG_VALUE(x) (((x) >> S_ORG_VALUE) & M_ORG_VALUE)
#define A_MPS_RX_IPV4 0x1125c
#define S_ETYPE_IPV4 0
#define M_ETYPE_IPV4 0xffffU
#define V_ETYPE_IPV4(x) ((x) << S_ETYPE_IPV4)
#define G_ETYPE_IPV4(x) (((x) >> S_ETYPE_IPV4) & M_ETYPE_IPV4)
#define A_MPS_RX_IPV6 0x11260
#define S_ETYPE_IPV6 0
#define M_ETYPE_IPV6 0xffffU
#define V_ETYPE_IPV6(x) ((x) << S_ETYPE_IPV6)
#define G_ETYPE_IPV6(x) (((x) >> S_ETYPE_IPV6) & M_ETYPE_IPV6)
#define A_MPS_RX_TTL 0x11264
#define S_TTL_IPV4 10
#define M_TTL_IPV4 0xffU
#define V_TTL_IPV4(x) ((x) << S_TTL_IPV4)
#define G_TTL_IPV4(x) (((x) >> S_TTL_IPV4) & M_TTL_IPV4)
#define S_TTL_IPV6 2
#define M_TTL_IPV6 0xffU
#define V_TTL_IPV6(x) ((x) << S_TTL_IPV6)
#define G_TTL_IPV6(x) (((x) >> S_TTL_IPV6) & M_TTL_IPV6)
#define S_TTL_CHK_EN_IPV4 1
#define V_TTL_CHK_EN_IPV4(x) ((x) << S_TTL_CHK_EN_IPV4)
#define F_TTL_CHK_EN_IPV4 V_TTL_CHK_EN_IPV4(1U)
#define S_TTL_CHK_EN_IPV6 0
#define V_TTL_CHK_EN_IPV6(x) ((x) << S_TTL_CHK_EN_IPV6)
#define F_TTL_CHK_EN_IPV6 V_TTL_CHK_EN_IPV6(1U)
#define A_MPS_RX_DEFAULT_VNI 0x11268
#define S_VNI 0
#define M_VNI 0xffffffU
#define V_VNI(x) ((x) << S_VNI)
#define G_VNI(x) (((x) >> S_VNI) & M_VNI)
#define A_MPS_RX_PRS_CTL 0x1126c
#define S_CTL_CHK_EN 28
#define V_CTL_CHK_EN(x) ((x) << S_CTL_CHK_EN)
#define F_CTL_CHK_EN V_CTL_CHK_EN(1U)
#define S_ORG_CHK_EN 27
#define V_ORG_CHK_EN(x) ((x) << S_ORG_CHK_EN)
#define F_ORG_CHK_EN V_ORG_CHK_EN(1U)
#define S_SAP_CHK_EN 26
#define V_SAP_CHK_EN(x) ((x) << S_SAP_CHK_EN)
#define F_SAP_CHK_EN V_SAP_CHK_EN(1U)
#define S_VXLAN_FLAG_CHK_EN 25
#define V_VXLAN_FLAG_CHK_EN(x) ((x) << S_VXLAN_FLAG_CHK_EN)
#define F_VXLAN_FLAG_CHK_EN V_VXLAN_FLAG_CHK_EN(1U)
#define S_VXLAN_FLAG_MASK 17
#define M_VXLAN_FLAG_MASK 0xffU
#define V_VXLAN_FLAG_MASK(x) ((x) << S_VXLAN_FLAG_MASK)
#define G_VXLAN_FLAG_MASK(x) (((x) >> S_VXLAN_FLAG_MASK) & M_VXLAN_FLAG_MASK)
#define S_VXLAN_FLAG 9
#define M_VXLAN_FLAG 0xffU
#define V_VXLAN_FLAG(x) ((x) << S_VXLAN_FLAG)
#define G_VXLAN_FLAG(x) (((x) >> S_VXLAN_FLAG) & M_VXLAN_FLAG)
#define S_GRE_VER_CHK_EN 8
#define V_GRE_VER_CHK_EN(x) ((x) << S_GRE_VER_CHK_EN)
#define F_GRE_VER_CHK_EN V_GRE_VER_CHK_EN(1U)
#define S_GRE_VER 5
#define M_GRE_VER 0x7U
#define V_GRE_VER(x) ((x) << S_GRE_VER)
#define G_GRE_VER(x) (((x) >> S_GRE_VER) & M_GRE_VER)
#define S_GENEVE_VER_CHK_EN 4
#define V_GENEVE_VER_CHK_EN(x) ((x) << S_GENEVE_VER_CHK_EN)
#define F_GENEVE_VER_CHK_EN V_GENEVE_VER_CHK_EN(1U)
#define S_GENEVE_VER 2
#define M_GENEVE_VER 0x3U
#define V_GENEVE_VER(x) ((x) << S_GENEVE_VER)
#define G_GENEVE_VER(x) (((x) >> S_GENEVE_VER) & M_GENEVE_VER)
#define S_DIP_EN 1
#define V_DIP_EN(x) ((x) << S_DIP_EN)
#define F_DIP_EN V_DIP_EN(1U)
#define A_MPS_RX_PRS_CTL_2 0x11270
#define S_EN_UDP_CSUM_CHK 4
#define V_EN_UDP_CSUM_CHK(x) ((x) << S_EN_UDP_CSUM_CHK)
#define F_EN_UDP_CSUM_CHK V_EN_UDP_CSUM_CHK(1U)
#define S_EN_UDP_LEN_CHK 3
#define V_EN_UDP_LEN_CHK(x) ((x) << S_EN_UDP_LEN_CHK)
#define F_EN_UDP_LEN_CHK V_EN_UDP_LEN_CHK(1U)
#define S_EN_IP_CSUM_CHK 2
#define V_EN_IP_CSUM_CHK(x) ((x) << S_EN_IP_CSUM_CHK)
#define F_EN_IP_CSUM_CHK V_EN_IP_CSUM_CHK(1U)
#define S_EN_IP_PAYLOAD_LEN_CHK 1
#define V_EN_IP_PAYLOAD_LEN_CHK(x) ((x) << S_EN_IP_PAYLOAD_LEN_CHK)
#define F_EN_IP_PAYLOAD_LEN_CHK V_EN_IP_PAYLOAD_LEN_CHK(1U)
#define S_T6_IPV6_UDP_CSUM_COMPAT 0
#define V_T6_IPV6_UDP_CSUM_COMPAT(x) ((x) << S_T6_IPV6_UDP_CSUM_COMPAT)
#define F_T6_IPV6_UDP_CSUM_COMPAT V_T6_IPV6_UDP_CSUM_COMPAT(1U)
#define A_MPS_RX_MPS2NCSI_CNT 0x11274
#define A_MPS_RX_MAX_TNL_HDR_LEN 0x11278
#define S_T6_LEN 0
#define M_T6_LEN 0x1ffU
#define V_T6_LEN(x) ((x) << S_T6_LEN)
#define G_T6_LEN(x) (((x) >> S_T6_LEN) & M_T6_LEN)
#define A_MPS_RX_PAUSE_DA_H 0x1127c
#define A_MPS_RX_PAUSE_DA_L 0x11280
#define A_MPS_RX_CNT_NVGRE_PKT_MAC0 0x11284
#define A_MPS_RX_CNT_VXLAN_PKT_MAC0 0x11288
#define A_MPS_RX_CNT_GENEVE_PKT_MAC0 0x1128c
#define A_MPS_RX_CNT_TNL_ERR_PKT_MAC0 0x11290
#define A_MPS_RX_CNT_NVGRE_PKT_MAC1 0x11294
#define A_MPS_RX_CNT_VXLAN_PKT_MAC1 0x11298
#define A_MPS_RX_CNT_GENEVE_PKT_MAC1 0x1129c
#define A_MPS_RX_CNT_TNL_ERR_PKT_MAC1 0x112a0
#define A_MPS_RX_CNT_NVGRE_PKT_LPBK0 0x112a4
#define A_MPS_RX_CNT_VXLAN_PKT_LPBK0 0x112a8
#define A_MPS_RX_CNT_GENEVE_PKT_LPBK0 0x112ac
#define A_MPS_RX_CNT_TNL_ERR_PKT_LPBK0 0x112b0
#define A_MPS_RX_CNT_NVGRE_PKT_LPBK1 0x112b4
#define A_MPS_RX_CNT_VXLAN_PKT_LPBK1 0x112b8
#define A_MPS_RX_CNT_GENEVE_PKT_LPBK1 0x112bc
#define A_MPS_RX_CNT_TNL_ERR_PKT_LPBK1 0x112c0
#define A_MPS_RX_CNT_NVGRE_PKT_TO_TP0 0x112c4
#define A_MPS_RX_CNT_VXLAN_PKT_TO_TP0 0x112c8
#define A_MPS_RX_CNT_GENEVE_PKT_TO_TP0 0x112cc
#define A_MPS_RX_CNT_TNL_ERR_PKT_TO_TP0 0x112d0
#define A_MPS_RX_CNT_NVGRE_PKT_TO_TP1 0x112d4
#define A_MPS_RX_CNT_VXLAN_PKT_TO_TP1 0x112d8
#define A_MPS_RX_CNT_GENEVE_PKT_TO_TP1 0x112dc
#define A_MPS_RX_CNT_TNL_ERR_PKT_TO_TP1 0x112e0
#define A_MPS_VF_RPLCT_MAP4 0x11300
#define A_MPS_VF_RPLCT_MAP5 0x11304
#define A_MPS_VF_RPLCT_MAP6 0x11308
#define A_MPS_VF_RPLCT_MAP7 0x1130c
#define A_MPS_CLS_DIPIPV4_ID_TABLE 0x12000
#define A_MPS_CLS_DIPIPV4_MASK_TABLE 0x12004
#define A_MPS_CLS_DIPIPV6ID_0_TABLE 0x12020
#define A_MPS_CLS_DIPIPV6ID_1_TABLE 0x12024
#define A_MPS_CLS_DIPIPV6ID_2_TABLE 0x12028
#define A_MPS_CLS_DIPIPV6ID_3_TABLE 0x1202c
#define A_MPS_CLS_DIPIPV6MASK_0_TABLE 0x12030
#define A_MPS_CLS_DIPIPV6MASK_1_TABLE 0x12034
#define A_MPS_CLS_DIPIPV6MASK_2_TABLE 0x12038
#define A_MPS_CLS_DIPIPV6MASK_3_TABLE 0x1203c
#define A_MPS_RX_HASH_LKP_TABLE 0x12060
/* registers for module CPL_SWITCH */
#define CPL_SWITCH_BASE_ADDR 0x19040
#define A_CPL_SWITCH_CNTRL 0x19040
#define S_CPL_PKT_TID 8
#define M_CPL_PKT_TID 0xffffffU
#define V_CPL_PKT_TID(x) ((x) << S_CPL_PKT_TID)
#define G_CPL_PKT_TID(x) (((x) >> S_CPL_PKT_TID) & M_CPL_PKT_TID)
#define S_CIM_TRUNCATE_ENABLE 5
#define V_CIM_TRUNCATE_ENABLE(x) ((x) << S_CIM_TRUNCATE_ENABLE)
#define F_CIM_TRUNCATE_ENABLE V_CIM_TRUNCATE_ENABLE(1U)
#define S_CIM_TO_UP_FULL_SIZE 4
#define V_CIM_TO_UP_FULL_SIZE(x) ((x) << S_CIM_TO_UP_FULL_SIZE)
#define F_CIM_TO_UP_FULL_SIZE V_CIM_TO_UP_FULL_SIZE(1U)
#define S_CPU_NO_ENABLE 3
#define V_CPU_NO_ENABLE(x) ((x) << S_CPU_NO_ENABLE)
#define F_CPU_NO_ENABLE V_CPU_NO_ENABLE(1U)
#define S_SWITCH_TABLE_ENABLE 2
#define V_SWITCH_TABLE_ENABLE(x) ((x) << S_SWITCH_TABLE_ENABLE)
#define F_SWITCH_TABLE_ENABLE V_SWITCH_TABLE_ENABLE(1U)
#define S_SGE_ENABLE 1
#define V_SGE_ENABLE(x) ((x) << S_SGE_ENABLE)
#define F_SGE_ENABLE V_SGE_ENABLE(1U)
#define S_CIM_ENABLE 0
#define V_CIM_ENABLE(x) ((x) << S_CIM_ENABLE)
#define F_CIM_ENABLE V_CIM_ENABLE(1U)
#define S_CIM_SPLIT_ENABLE 6
#define V_CIM_SPLIT_ENABLE(x) ((x) << S_CIM_SPLIT_ENABLE)
#define F_CIM_SPLIT_ENABLE V_CIM_SPLIT_ENABLE(1U)
#define A_CPL_SWITCH_TBL_IDX 0x19044
#define S_SWITCH_TBL_IDX 0
#define M_SWITCH_TBL_IDX 0xfU
#define V_SWITCH_TBL_IDX(x) ((x) << S_SWITCH_TBL_IDX)
#define G_SWITCH_TBL_IDX(x) (((x) >> S_SWITCH_TBL_IDX) & M_SWITCH_TBL_IDX)
#define A_CPL_SWITCH_TBL_DATA 0x19048
#define A_CPL_SWITCH_ZERO_ERROR 0x1904c
#define S_ZERO_CMD_CH1 8
#define M_ZERO_CMD_CH1 0xffU
#define V_ZERO_CMD_CH1(x) ((x) << S_ZERO_CMD_CH1)
#define G_ZERO_CMD_CH1(x) (((x) >> S_ZERO_CMD_CH1) & M_ZERO_CMD_CH1)
#define S_ZERO_CMD_CH0 0
#define M_ZERO_CMD_CH0 0xffU
#define V_ZERO_CMD_CH0(x) ((x) << S_ZERO_CMD_CH0)
#define G_ZERO_CMD_CH0(x) (((x) >> S_ZERO_CMD_CH0) & M_ZERO_CMD_CH0)
#define A_CPL_INTR_ENABLE 0x19050
#define S_CIM_OP_MAP_PERR 5
#define V_CIM_OP_MAP_PERR(x) ((x) << S_CIM_OP_MAP_PERR)
#define F_CIM_OP_MAP_PERR V_CIM_OP_MAP_PERR(1U)
#define S_CIM_OVFL_ERROR 4
#define V_CIM_OVFL_ERROR(x) ((x) << S_CIM_OVFL_ERROR)
#define F_CIM_OVFL_ERROR V_CIM_OVFL_ERROR(1U)
#define S_TP_FRAMING_ERROR 3
#define V_TP_FRAMING_ERROR(x) ((x) << S_TP_FRAMING_ERROR)
#define F_TP_FRAMING_ERROR V_TP_FRAMING_ERROR(1U)
#define S_SGE_FRAMING_ERROR 2
#define V_SGE_FRAMING_ERROR(x) ((x) << S_SGE_FRAMING_ERROR)
#define F_SGE_FRAMING_ERROR V_SGE_FRAMING_ERROR(1U)
#define S_CIM_FRAMING_ERROR 1
#define V_CIM_FRAMING_ERROR(x) ((x) << S_CIM_FRAMING_ERROR)
#define F_CIM_FRAMING_ERROR V_CIM_FRAMING_ERROR(1U)
#define S_ZERO_SWITCH_ERROR 0
#define V_ZERO_SWITCH_ERROR(x) ((x) << S_ZERO_SWITCH_ERROR)
#define F_ZERO_SWITCH_ERROR V_ZERO_SWITCH_ERROR(1U)
#define S_PERR_CPL_128TO128_1 7
#define V_PERR_CPL_128TO128_1(x) ((x) << S_PERR_CPL_128TO128_1)
#define F_PERR_CPL_128TO128_1 V_PERR_CPL_128TO128_1(1U)
#define S_PERR_CPL_128TO128_0 6
#define V_PERR_CPL_128TO128_0(x) ((x) << S_PERR_CPL_128TO128_0)
#define F_PERR_CPL_128TO128_0 V_PERR_CPL_128TO128_0(1U)
#define A_CPL_INTR_CAUSE 0x19054
#define A_CPL_MAP_TBL_IDX 0x19058
#define S_MAP_TBL_IDX 0
#define M_MAP_TBL_IDX 0xffU
#define V_MAP_TBL_IDX(x) ((x) << S_MAP_TBL_IDX)
#define G_MAP_TBL_IDX(x) (((x) >> S_MAP_TBL_IDX) & M_MAP_TBL_IDX)
#define S_CIM_SPLIT_OPCODE_PROGRAM 8
#define V_CIM_SPLIT_OPCODE_PROGRAM(x) ((x) << S_CIM_SPLIT_OPCODE_PROGRAM)
#define F_CIM_SPLIT_OPCODE_PROGRAM V_CIM_SPLIT_OPCODE_PROGRAM(1U)
#define A_CPL_MAP_TBL_DATA 0x1905c
#define S_MAP_TBL_DATA 0
#define M_MAP_TBL_DATA 0xffU
#define V_MAP_TBL_DATA(x) ((x) << S_MAP_TBL_DATA)
#define G_MAP_TBL_DATA(x) (((x) >> S_MAP_TBL_DATA) & M_MAP_TBL_DATA)
/* registers for module SMB */
#define SMB_BASE_ADDR 0x19060
#define A_SMB_GLOBAL_TIME_CFG 0x19060
#define S_MACROCNTCFG 8
#define M_MACROCNTCFG 0x1fU
#define V_MACROCNTCFG(x) ((x) << S_MACROCNTCFG)
#define G_MACROCNTCFG(x) (((x) >> S_MACROCNTCFG) & M_MACROCNTCFG)
#define S_MICROCNTCFG 0
#define M_MICROCNTCFG 0xffU
#define V_MICROCNTCFG(x) ((x) << S_MICROCNTCFG)
#define G_MICROCNTCFG(x) (((x) >> S_MICROCNTCFG) & M_MICROCNTCFG)
#define A_SMB_MST_TIMEOUT_CFG 0x19064
#define S_MSTTIMEOUTCFG 0
#define M_MSTTIMEOUTCFG 0xffffffU
#define V_MSTTIMEOUTCFG(x) ((x) << S_MSTTIMEOUTCFG)
#define G_MSTTIMEOUTCFG(x) (((x) >> S_MSTTIMEOUTCFG) & M_MSTTIMEOUTCFG)
#define A_SMB_MST_CTL_CFG 0x19068
#define S_MSTFIFODBG 31
#define V_MSTFIFODBG(x) ((x) << S_MSTFIFODBG)
#define F_MSTFIFODBG V_MSTFIFODBG(1U)
#define S_MSTFIFODBGCLR 30
#define V_MSTFIFODBGCLR(x) ((x) << S_MSTFIFODBGCLR)
#define F_MSTFIFODBGCLR V_MSTFIFODBGCLR(1U)
#define S_MSTRXBYTECFG 12
#define M_MSTRXBYTECFG 0x3fU
#define V_MSTRXBYTECFG(x) ((x) << S_MSTRXBYTECFG)
#define G_MSTRXBYTECFG(x) (((x) >> S_MSTRXBYTECFG) & M_MSTRXBYTECFG)
#define S_MSTTXBYTECFG 6
#define M_MSTTXBYTECFG 0x3fU
#define V_MSTTXBYTECFG(x) ((x) << S_MSTTXBYTECFG)
#define G_MSTTXBYTECFG(x) (((x) >> S_MSTTXBYTECFG) & M_MSTTXBYTECFG)
#define S_MSTRESET 1
#define V_MSTRESET(x) ((x) << S_MSTRESET)
#define F_MSTRESET V_MSTRESET(1U)
#define S_MSTCTLEN 0
#define V_MSTCTLEN(x) ((x) << S_MSTCTLEN)
#define F_MSTCTLEN V_MSTCTLEN(1U)
#define A_SMB_MST_CTL_STS 0x1906c
#define S_MSTRXBYTECNT 12
#define M_MSTRXBYTECNT 0x3fU
#define V_MSTRXBYTECNT(x) ((x) << S_MSTRXBYTECNT)
#define G_MSTRXBYTECNT(x) (((x) >> S_MSTRXBYTECNT) & M_MSTRXBYTECNT)
#define S_MSTTXBYTECNT 6
#define M_MSTTXBYTECNT 0x3fU
#define V_MSTTXBYTECNT(x) ((x) << S_MSTTXBYTECNT)
#define G_MSTTXBYTECNT(x) (((x) >> S_MSTTXBYTECNT) & M_MSTTXBYTECNT)
#define S_MSTBUSYSTS 0
#define V_MSTBUSYSTS(x) ((x) << S_MSTBUSYSTS)
#define F_MSTBUSYSTS V_MSTBUSYSTS(1U)
#define A_SMB_MST_TX_FIFO_RDWR 0x19070
#define A_SMB_MST_RX_FIFO_RDWR 0x19074
#define A_SMB_SLV_TIMEOUT_CFG 0x19078
#define S_SLVTIMEOUTCFG 0
#define M_SLVTIMEOUTCFG 0xffffffU
#define V_SLVTIMEOUTCFG(x) ((x) << S_SLVTIMEOUTCFG)
#define G_SLVTIMEOUTCFG(x) (((x) >> S_SLVTIMEOUTCFG) & M_SLVTIMEOUTCFG)
#define A_SMB_SLV_CTL_CFG 0x1907c
#define S_SLVFIFODBG 31
#define V_SLVFIFODBG(x) ((x) << S_SLVFIFODBG)
#define F_SLVFIFODBG V_SLVFIFODBG(1U)
#define S_SLVFIFODBGCLR 30
#define V_SLVFIFODBGCLR(x) ((x) << S_SLVFIFODBGCLR)
#define F_SLVFIFODBGCLR V_SLVFIFODBGCLR(1U)
#define S_SLVCRCOUTBITINV 21
#define V_SLVCRCOUTBITINV(x) ((x) << S_SLVCRCOUTBITINV)
#define F_SLVCRCOUTBITINV V_SLVCRCOUTBITINV(1U)
#define S_SLVCRCOUTBITREV 20
#define V_SLVCRCOUTBITREV(x) ((x) << S_SLVCRCOUTBITREV)
#define F_SLVCRCOUTBITREV V_SLVCRCOUTBITREV(1U)
#define S_SLVCRCINBITREV 19
#define V_SLVCRCINBITREV(x) ((x) << S_SLVCRCINBITREV)
#define F_SLVCRCINBITREV V_SLVCRCINBITREV(1U)
#define S_SLVCRCPRESET 11
#define M_SLVCRCPRESET 0xffU
#define V_SLVCRCPRESET(x) ((x) << S_SLVCRCPRESET)
#define G_SLVCRCPRESET(x) (((x) >> S_SLVCRCPRESET) & M_SLVCRCPRESET)
#define S_SLVADDRCFG 4
#define M_SLVADDRCFG 0x7fU
#define V_SLVADDRCFG(x) ((x) << S_SLVADDRCFG)
#define G_SLVADDRCFG(x) (((x) >> S_SLVADDRCFG) & M_SLVADDRCFG)
#define S_SLVALRTSET 2
#define V_SLVALRTSET(x) ((x) << S_SLVALRTSET)
#define F_SLVALRTSET V_SLVALRTSET(1U)
#define S_SLVRESET 1
#define V_SLVRESET(x) ((x) << S_SLVRESET)
#define F_SLVRESET V_SLVRESET(1U)
#define S_SLVCTLEN 0
#define V_SLVCTLEN(x) ((x) << S_SLVCTLEN)
#define F_SLVCTLEN V_SLVCTLEN(1U)
#define A_SMB_SLV_CTL_STS 0x19080
#define S_SLVFIFOTXCNT 12
#define M_SLVFIFOTXCNT 0x3fU
#define V_SLVFIFOTXCNT(x) ((x) << S_SLVFIFOTXCNT)
#define G_SLVFIFOTXCNT(x) (((x) >> S_SLVFIFOTXCNT) & M_SLVFIFOTXCNT)
#define S_SLVFIFOCNT 6
#define M_SLVFIFOCNT 0x3fU
#define V_SLVFIFOCNT(x) ((x) << S_SLVFIFOCNT)
#define G_SLVFIFOCNT(x) (((x) >> S_SLVFIFOCNT) & M_SLVFIFOCNT)
#define S_SLVALRTSTS 2
#define V_SLVALRTSTS(x) ((x) << S_SLVALRTSTS)
#define F_SLVALRTSTS V_SLVALRTSTS(1U)
#define S_SLVBUSYSTS 0
#define V_SLVBUSYSTS(x) ((x) << S_SLVBUSYSTS)
#define F_SLVBUSYSTS V_SLVBUSYSTS(1U)
#define A_SMB_SLV_FIFO_RDWR 0x19084
#define A_SMB_INT_ENABLE 0x1908c
#define S_MSTTXFIFOPAREN 21
#define V_MSTTXFIFOPAREN(x) ((x) << S_MSTTXFIFOPAREN)
#define F_MSTTXFIFOPAREN V_MSTTXFIFOPAREN(1U)
#define S_MSTRXFIFOPAREN 20
#define V_MSTRXFIFOPAREN(x) ((x) << S_MSTRXFIFOPAREN)
#define F_MSTRXFIFOPAREN V_MSTRXFIFOPAREN(1U)
#define S_SLVFIFOPAREN 19
#define V_SLVFIFOPAREN(x) ((x) << S_SLVFIFOPAREN)
#define F_SLVFIFOPAREN V_SLVFIFOPAREN(1U)
#define S_SLVUNEXPBUSSTOPEN 18
#define V_SLVUNEXPBUSSTOPEN(x) ((x) << S_SLVUNEXPBUSSTOPEN)
#define F_SLVUNEXPBUSSTOPEN V_SLVUNEXPBUSSTOPEN(1U)
#define S_SLVUNEXPBUSSTARTEN 17
#define V_SLVUNEXPBUSSTARTEN(x) ((x) << S_SLVUNEXPBUSSTARTEN)
#define F_SLVUNEXPBUSSTARTEN V_SLVUNEXPBUSSTARTEN(1U)
#define S_SLVCOMMANDCODEINVEN 16
#define V_SLVCOMMANDCODEINVEN(x) ((x) << S_SLVCOMMANDCODEINVEN)
#define F_SLVCOMMANDCODEINVEN V_SLVCOMMANDCODEINVEN(1U)
#define S_SLVBYTECNTERREN 15
#define V_SLVBYTECNTERREN(x) ((x) << S_SLVBYTECNTERREN)
#define F_SLVBYTECNTERREN V_SLVBYTECNTERREN(1U)
#define S_SLVUNEXPACKMSTEN 14
#define V_SLVUNEXPACKMSTEN(x) ((x) << S_SLVUNEXPACKMSTEN)
#define F_SLVUNEXPACKMSTEN V_SLVUNEXPACKMSTEN(1U)
#define S_SLVUNEXPNACKMSTEN 13
#define V_SLVUNEXPNACKMSTEN(x) ((x) << S_SLVUNEXPNACKMSTEN)
#define F_SLVUNEXPNACKMSTEN V_SLVUNEXPNACKMSTEN(1U)
#define S_SLVNOBUSSTOPEN 12
#define V_SLVNOBUSSTOPEN(x) ((x) << S_SLVNOBUSSTOPEN)
#define F_SLVNOBUSSTOPEN V_SLVNOBUSSTOPEN(1U)
#define S_SLVNOREPSTARTEN 11
#define V_SLVNOREPSTARTEN(x) ((x) << S_SLVNOREPSTARTEN)
#define F_SLVNOREPSTARTEN V_SLVNOREPSTARTEN(1U)
#define S_SLVRXADDRINTEN 10
#define V_SLVRXADDRINTEN(x) ((x) << S_SLVRXADDRINTEN)
#define F_SLVRXADDRINTEN V_SLVRXADDRINTEN(1U)
#define S_SLVRXPECERRINTEN 9
#define V_SLVRXPECERRINTEN(x) ((x) << S_SLVRXPECERRINTEN)
#define F_SLVRXPECERRINTEN V_SLVRXPECERRINTEN(1U)
#define S_SLVPREPTOARPINTEN 8
#define V_SLVPREPTOARPINTEN(x) ((x) << S_SLVPREPTOARPINTEN)
#define F_SLVPREPTOARPINTEN V_SLVPREPTOARPINTEN(1U)
#define S_SLVTIMEOUTINTEN 7
#define V_SLVTIMEOUTINTEN(x) ((x) << S_SLVTIMEOUTINTEN)
#define F_SLVTIMEOUTINTEN V_SLVTIMEOUTINTEN(1U)
#define S_SLVERRINTEN 6
#define V_SLVERRINTEN(x) ((x) << S_SLVERRINTEN)
#define F_SLVERRINTEN V_SLVERRINTEN(1U)
#define S_SLVDONEINTEN 5
#define V_SLVDONEINTEN(x) ((x) << S_SLVDONEINTEN)
#define F_SLVDONEINTEN V_SLVDONEINTEN(1U)
#define S_SLVRXRDYINTEN 4
#define V_SLVRXRDYINTEN(x) ((x) << S_SLVRXRDYINTEN)
#define F_SLVRXRDYINTEN V_SLVRXRDYINTEN(1U)
#define S_MSTTIMEOUTINTEN 3
#define V_MSTTIMEOUTINTEN(x) ((x) << S_MSTTIMEOUTINTEN)
#define F_MSTTIMEOUTINTEN V_MSTTIMEOUTINTEN(1U)
#define S_MSTNACKINTEN 2
#define V_MSTNACKINTEN(x) ((x) << S_MSTNACKINTEN)
#define F_MSTNACKINTEN V_MSTNACKINTEN(1U)
#define S_MSTLOSTARBINTEN 1
#define V_MSTLOSTARBINTEN(x) ((x) << S_MSTLOSTARBINTEN)
#define F_MSTLOSTARBINTEN V_MSTLOSTARBINTEN(1U)
#define S_MSTDONEINTEN 0
#define V_MSTDONEINTEN(x) ((x) << S_MSTDONEINTEN)
#define F_MSTDONEINTEN V_MSTDONEINTEN(1U)
#define A_SMB_INT_CAUSE 0x19090
#define S_MSTTXFIFOPARINT 21
#define V_MSTTXFIFOPARINT(x) ((x) << S_MSTTXFIFOPARINT)
#define F_MSTTXFIFOPARINT V_MSTTXFIFOPARINT(1U)
#define S_MSTRXFIFOPARINT 20
#define V_MSTRXFIFOPARINT(x) ((x) << S_MSTRXFIFOPARINT)
#define F_MSTRXFIFOPARINT V_MSTRXFIFOPARINT(1U)
#define S_SLVFIFOPARINT 19
#define V_SLVFIFOPARINT(x) ((x) << S_SLVFIFOPARINT)
#define F_SLVFIFOPARINT V_SLVFIFOPARINT(1U)
#define S_SLVUNEXPBUSSTOPINT 18
#define V_SLVUNEXPBUSSTOPINT(x) ((x) << S_SLVUNEXPBUSSTOPINT)
#define F_SLVUNEXPBUSSTOPINT V_SLVUNEXPBUSSTOPINT(1U)
#define S_SLVUNEXPBUSSTARTINT 17
#define V_SLVUNEXPBUSSTARTINT(x) ((x) << S_SLVUNEXPBUSSTARTINT)
#define F_SLVUNEXPBUSSTARTINT V_SLVUNEXPBUSSTARTINT(1U)
#define S_SLVCOMMANDCODEINVINT 16
#define V_SLVCOMMANDCODEINVINT(x) ((x) << S_SLVCOMMANDCODEINVINT)
#define F_SLVCOMMANDCODEINVINT V_SLVCOMMANDCODEINVINT(1U)
#define S_SLVBYTECNTERRINT 15
#define V_SLVBYTECNTERRINT(x) ((x) << S_SLVBYTECNTERRINT)
#define F_SLVBYTECNTERRINT V_SLVBYTECNTERRINT(1U)
#define S_SLVUNEXPACKMSTINT 14
#define V_SLVUNEXPACKMSTINT(x) ((x) << S_SLVUNEXPACKMSTINT)
#define F_SLVUNEXPACKMSTINT V_SLVUNEXPACKMSTINT(1U)
#define S_SLVUNEXPNACKMSTINT 13
#define V_SLVUNEXPNACKMSTINT(x) ((x) << S_SLVUNEXPNACKMSTINT)
#define F_SLVUNEXPNACKMSTINT V_SLVUNEXPNACKMSTINT(1U)
#define S_SLVNOBUSSTOPINT 12
#define V_SLVNOBUSSTOPINT(x) ((x) << S_SLVNOBUSSTOPINT)
#define F_SLVNOBUSSTOPINT V_SLVNOBUSSTOPINT(1U)
#define S_SLVNOREPSTARTINT 11
#define V_SLVNOREPSTARTINT(x) ((x) << S_SLVNOREPSTARTINT)
#define F_SLVNOREPSTARTINT V_SLVNOREPSTARTINT(1U)
#define S_SLVRXADDRINT 10
#define V_SLVRXADDRINT(x) ((x) << S_SLVRXADDRINT)
#define F_SLVRXADDRINT V_SLVRXADDRINT(1U)
#define S_SLVRXPECERRINT 9
#define V_SLVRXPECERRINT(x) ((x) << S_SLVRXPECERRINT)
#define F_SLVRXPECERRINT V_SLVRXPECERRINT(1U)
#define S_SLVPREPTOARPINT 8
#define V_SLVPREPTOARPINT(x) ((x) << S_SLVPREPTOARPINT)
#define F_SLVPREPTOARPINT V_SLVPREPTOARPINT(1U)
#define S_SLVTIMEOUTINT 7
#define V_SLVTIMEOUTINT(x) ((x) << S_SLVTIMEOUTINT)
#define F_SLVTIMEOUTINT V_SLVTIMEOUTINT(1U)
#define S_SLVERRINT 6
#define V_SLVERRINT(x) ((x) << S_SLVERRINT)
#define F_SLVERRINT V_SLVERRINT(1U)
#define S_SLVDONEINT 5
#define V_SLVDONEINT(x) ((x) << S_SLVDONEINT)
#define F_SLVDONEINT V_SLVDONEINT(1U)
#define S_SLVRXRDYINT 4
#define V_SLVRXRDYINT(x) ((x) << S_SLVRXRDYINT)
#define F_SLVRXRDYINT V_SLVRXRDYINT(1U)
#define S_MSTTIMEOUTINT 3
#define V_MSTTIMEOUTINT(x) ((x) << S_MSTTIMEOUTINT)
#define F_MSTTIMEOUTINT V_MSTTIMEOUTINT(1U)
#define S_MSTNACKINT 2
#define V_MSTNACKINT(x) ((x) << S_MSTNACKINT)
#define F_MSTNACKINT V_MSTNACKINT(1U)
#define S_MSTLOSTARBINT 1
#define V_MSTLOSTARBINT(x) ((x) << S_MSTLOSTARBINT)
#define F_MSTLOSTARBINT V_MSTLOSTARBINT(1U)
#define S_MSTDONEINT 0
#define V_MSTDONEINT(x) ((x) << S_MSTDONEINT)
#define F_MSTDONEINT V_MSTDONEINT(1U)
#define A_SMB_DEBUG_DATA 0x19094
#define S_DEBUGDATAH 16
#define M_DEBUGDATAH 0xffffU
#define V_DEBUGDATAH(x) ((x) << S_DEBUGDATAH)
#define G_DEBUGDATAH(x) (((x) >> S_DEBUGDATAH) & M_DEBUGDATAH)
#define S_DEBUGDATAL 0
#define M_DEBUGDATAL 0xffffU
#define V_DEBUGDATAL(x) ((x) << S_DEBUGDATAL)
#define G_DEBUGDATAL(x) (((x) >> S_DEBUGDATAL) & M_DEBUGDATAL)
#define A_SMB_PERR_EN 0x19098
#define S_MSTTXFIFOPERREN 2
#define V_MSTTXFIFOPERREN(x) ((x) << S_MSTTXFIFOPERREN)
#define F_MSTTXFIFOPERREN V_MSTTXFIFOPERREN(1U)
#define S_MSTRXFIFOPERREN 1
#define V_MSTRXFIFOPERREN(x) ((x) << S_MSTRXFIFOPERREN)
#define F_MSTRXFIFOPERREN V_MSTRXFIFOPERREN(1U)
#define S_SLVFIFOPERREN 0
#define V_SLVFIFOPERREN(x) ((x) << S_SLVFIFOPERREN)
#define F_SLVFIFOPERREN V_SLVFIFOPERREN(1U)
#define S_MSTTXFIFO 21
#define V_MSTTXFIFO(x) ((x) << S_MSTTXFIFO)
#define F_MSTTXFIFO V_MSTTXFIFO(1U)
#define S_MSTRXFIFO 19
#define V_MSTRXFIFO(x) ((x) << S_MSTRXFIFO)
#define F_MSTRXFIFO V_MSTRXFIFO(1U)
#define S_SLVFIFO 18
#define V_SLVFIFO(x) ((x) << S_SLVFIFO)
#define F_SLVFIFO V_SLVFIFO(1U)
#define A_SMB_PERR_INJ 0x1909c
#define S_MSTTXINJDATAERR 3
#define V_MSTTXINJDATAERR(x) ((x) << S_MSTTXINJDATAERR)
#define F_MSTTXINJDATAERR V_MSTTXINJDATAERR(1U)
#define S_MSTRXINJDATAERR 2
#define V_MSTRXINJDATAERR(x) ((x) << S_MSTRXINJDATAERR)
#define F_MSTRXINJDATAERR V_MSTRXINJDATAERR(1U)
#define S_SLVINJDATAERR 1
#define V_SLVINJDATAERR(x) ((x) << S_SLVINJDATAERR)
#define F_SLVINJDATAERR V_SLVINJDATAERR(1U)
#define S_FIFOINJDATAERREN 0
#define V_FIFOINJDATAERREN(x) ((x) << S_FIFOINJDATAERREN)
#define F_FIFOINJDATAERREN V_FIFOINJDATAERREN(1U)
#define A_SMB_SLV_ARP_CTL 0x190a0
#define S_ARPCOMMANDCODE 2
#define M_ARPCOMMANDCODE 0xffU
#define V_ARPCOMMANDCODE(x) ((x) << S_ARPCOMMANDCODE)
#define G_ARPCOMMANDCODE(x) (((x) >> S_ARPCOMMANDCODE) & M_ARPCOMMANDCODE)
#define S_ARPADDRRES 1
#define V_ARPADDRRES(x) ((x) << S_ARPADDRRES)
#define F_ARPADDRRES V_ARPADDRRES(1U)
#define S_ARPADDRVAL 0
#define V_ARPADDRVAL(x) ((x) << S_ARPADDRVAL)
#define F_ARPADDRVAL V_ARPADDRVAL(1U)
#define A_SMB_ARP_UDID0 0x190a4
#define A_SMB_ARP_UDID1 0x190a8
#define S_SUBSYSTEMVENDORID 16
#define M_SUBSYSTEMVENDORID 0xffffU
#define V_SUBSYSTEMVENDORID(x) ((x) << S_SUBSYSTEMVENDORID)
#define G_SUBSYSTEMVENDORID(x) (((x) >> S_SUBSYSTEMVENDORID) & M_SUBSYSTEMVENDORID)
#define S_SUBSYSTEMDEVICEID 0
#define M_SUBSYSTEMDEVICEID 0xffffU
#define V_SUBSYSTEMDEVICEID(x) ((x) << S_SUBSYSTEMDEVICEID)
#define G_SUBSYSTEMDEVICEID(x) (((x) >> S_SUBSYSTEMDEVICEID) & M_SUBSYSTEMDEVICEID)
#define A_SMB_ARP_UDID2 0x190ac
#define S_DEVICEID 16
#define M_DEVICEID 0xffffU
#define V_DEVICEID(x) ((x) << S_DEVICEID)
#define G_DEVICEID(x) (((x) >> S_DEVICEID) & M_DEVICEID)
#define S_INTERFACE 0
#define M_INTERFACE 0xffffU
#define V_INTERFACE(x) ((x) << S_INTERFACE)
#define G_INTERFACE(x) (((x) >> S_INTERFACE) & M_INTERFACE)
#define A_SMB_ARP_UDID3 0x190b0
#define S_DEVICECAP 24
#define M_DEVICECAP 0xffU
#define V_DEVICECAP(x) ((x) << S_DEVICECAP)
#define G_DEVICECAP(x) (((x) >> S_DEVICECAP) & M_DEVICECAP)
#define S_VERSIONID 16
#define M_VERSIONID 0xffU
#define V_VERSIONID(x) ((x) << S_VERSIONID)
#define G_VERSIONID(x) (((x) >> S_VERSIONID) & M_VERSIONID)
#define S_VENDORID 0
#define M_VENDORID 0xffffU
#define V_VENDORID(x) ((x) << S_VENDORID)
#define G_VENDORID(x) (((x) >> S_VENDORID) & M_VENDORID)
#define A_SMB_SLV_AUX_ADDR0 0x190b4
#define S_AUXADDR0VAL 6
#define V_AUXADDR0VAL(x) ((x) << S_AUXADDR0VAL)
#define F_AUXADDR0VAL V_AUXADDR0VAL(1U)
#define S_AUXADDR0 0
#define M_AUXADDR0 0x3fU
#define V_AUXADDR0(x) ((x) << S_AUXADDR0)
#define G_AUXADDR0(x) (((x) >> S_AUXADDR0) & M_AUXADDR0)
#define A_SMB_SLV_AUX_ADDR1 0x190b8
#define S_AUXADDR1VAL 6
#define V_AUXADDR1VAL(x) ((x) << S_AUXADDR1VAL)
#define F_AUXADDR1VAL V_AUXADDR1VAL(1U)
#define S_AUXADDR1 0
#define M_AUXADDR1 0x3fU
#define V_AUXADDR1(x) ((x) << S_AUXADDR1)
#define G_AUXADDR1(x) (((x) >> S_AUXADDR1) & M_AUXADDR1)
#define A_SMB_SLV_AUX_ADDR2 0x190bc
#define S_AUXADDR2VAL 6
#define V_AUXADDR2VAL(x) ((x) << S_AUXADDR2VAL)
#define F_AUXADDR2VAL V_AUXADDR2VAL(1U)
#define S_AUXADDR2 0
#define M_AUXADDR2 0x3fU
#define V_AUXADDR2(x) ((x) << S_AUXADDR2)
#define G_AUXADDR2(x) (((x) >> S_AUXADDR2) & M_AUXADDR2)
#define A_SMB_SLV_AUX_ADDR3 0x190c0
#define S_AUXADDR3VAL 6
#define V_AUXADDR3VAL(x) ((x) << S_AUXADDR3VAL)
#define F_AUXADDR3VAL V_AUXADDR3VAL(1U)
#define S_AUXADDR3 0
#define M_AUXADDR3 0x3fU
#define V_AUXADDR3(x) ((x) << S_AUXADDR3)
#define G_AUXADDR3(x) (((x) >> S_AUXADDR3) & M_AUXADDR3)
#define A_SMB_COMMAND_CODE0 0x190c4
#define S_SMBUSCOMMANDCODE0 0
#define M_SMBUSCOMMANDCODE0 0xffU
#define V_SMBUSCOMMANDCODE0(x) ((x) << S_SMBUSCOMMANDCODE0)
#define G_SMBUSCOMMANDCODE0(x) (((x) >> S_SMBUSCOMMANDCODE0) & M_SMBUSCOMMANDCODE0)
#define A_SMB_COMMAND_CODE1 0x190c8
#define S_SMBUSCOMMANDCODE1 0
#define M_SMBUSCOMMANDCODE1 0xffU
#define V_SMBUSCOMMANDCODE1(x) ((x) << S_SMBUSCOMMANDCODE1)
#define G_SMBUSCOMMANDCODE1(x) (((x) >> S_SMBUSCOMMANDCODE1) & M_SMBUSCOMMANDCODE1)
#define A_SMB_COMMAND_CODE2 0x190cc
#define S_SMBUSCOMMANDCODE2 0
#define M_SMBUSCOMMANDCODE2 0xffU
#define V_SMBUSCOMMANDCODE2(x) ((x) << S_SMBUSCOMMANDCODE2)
#define G_SMBUSCOMMANDCODE2(x) (((x) >> S_SMBUSCOMMANDCODE2) & M_SMBUSCOMMANDCODE2)
#define A_SMB_COMMAND_CODE3 0x190d0
#define S_SMBUSCOMMANDCODE3 0
#define M_SMBUSCOMMANDCODE3 0xffU
#define V_SMBUSCOMMANDCODE3(x) ((x) << S_SMBUSCOMMANDCODE3)
#define G_SMBUSCOMMANDCODE3(x) (((x) >> S_SMBUSCOMMANDCODE3) & M_SMBUSCOMMANDCODE3)
#define A_SMB_COMMAND_CODE4 0x190d4
#define S_SMBUSCOMMANDCODE4 0
#define M_SMBUSCOMMANDCODE4 0xffU
#define V_SMBUSCOMMANDCODE4(x) ((x) << S_SMBUSCOMMANDCODE4)
#define G_SMBUSCOMMANDCODE4(x) (((x) >> S_SMBUSCOMMANDCODE4) & M_SMBUSCOMMANDCODE4)
#define A_SMB_COMMAND_CODE5 0x190d8
#define S_SMBUSCOMMANDCODE5 0
#define M_SMBUSCOMMANDCODE5 0xffU
#define V_SMBUSCOMMANDCODE5(x) ((x) << S_SMBUSCOMMANDCODE5)
#define G_SMBUSCOMMANDCODE5(x) (((x) >> S_SMBUSCOMMANDCODE5) & M_SMBUSCOMMANDCODE5)
#define A_SMB_COMMAND_CODE6 0x190dc
#define S_SMBUSCOMMANDCODE6 0
#define M_SMBUSCOMMANDCODE6 0xffU
#define V_SMBUSCOMMANDCODE6(x) ((x) << S_SMBUSCOMMANDCODE6)
#define G_SMBUSCOMMANDCODE6(x) (((x) >> S_SMBUSCOMMANDCODE6) & M_SMBUSCOMMANDCODE6)
#define A_SMB_COMMAND_CODE7 0x190e0
#define S_SMBUSCOMMANDCODE7 0
#define M_SMBUSCOMMANDCODE7 0xffU
#define V_SMBUSCOMMANDCODE7(x) ((x) << S_SMBUSCOMMANDCODE7)
#define G_SMBUSCOMMANDCODE7(x) (((x) >> S_SMBUSCOMMANDCODE7) & M_SMBUSCOMMANDCODE7)
#define A_SMB_MICRO_CNT_CLK_CFG 0x190e4
#define S_MACROCNTCLKCFG 8
#define M_MACROCNTCLKCFG 0x1fU
#define V_MACROCNTCLKCFG(x) ((x) << S_MACROCNTCLKCFG)
#define G_MACROCNTCLKCFG(x) (((x) >> S_MACROCNTCLKCFG) & M_MACROCNTCLKCFG)
#define S_MICROCNTCLKCFG 0
#define M_MICROCNTCLKCFG 0xffU
#define V_MICROCNTCLKCFG(x) ((x) << S_MICROCNTCLKCFG)
#define G_MICROCNTCLKCFG(x) (((x) >> S_MICROCNTCLKCFG) & M_MICROCNTCLKCFG)
#define A_SMB_CTL_STATUS 0x190e8
#define S_MSTBUSBUSY 2
#define V_MSTBUSBUSY(x) ((x) << S_MSTBUSBUSY)
#define F_MSTBUSBUSY V_MSTBUSBUSY(1U)
#define S_SLVBUSBUSY 1
#define V_SLVBUSBUSY(x) ((x) << S_SLVBUSBUSY)
#define F_SLVBUSBUSY V_SLVBUSBUSY(1U)
#define S_BUSBUSY 0
#define V_BUSBUSY(x) ((x) << S_BUSBUSY)
#define F_BUSBUSY V_BUSBUSY(1U)
/* registers for module I2CM */
#define I2CM_BASE_ADDR 0x190f0
#define A_I2CM_CFG 0x190f0
#define S_I2C_CLKDIV 0
#define M_I2C_CLKDIV 0xfffU
#define V_I2C_CLKDIV(x) ((x) << S_I2C_CLKDIV)
#define G_I2C_CLKDIV(x) (((x) >> S_I2C_CLKDIV) & M_I2C_CLKDIV)
#define S_I2C_CLKDIV16B 0
#define M_I2C_CLKDIV16B 0xffffU
#define V_I2C_CLKDIV16B(x) ((x) << S_I2C_CLKDIV16B)
#define G_I2C_CLKDIV16B(x) (((x) >> S_I2C_CLKDIV16B) & M_I2C_CLKDIV16B)
#define A_I2CM_DATA 0x190f4
#define S_I2C_DATA 0
#define M_I2C_DATA 0xffU
#define V_I2C_DATA(x) ((x) << S_I2C_DATA)
#define G_I2C_DATA(x) (((x) >> S_I2C_DATA) & M_I2C_DATA)
#define A_I2CM_OP 0x190f8
#define S_I2C_ACK 30
#define V_I2C_ACK(x) ((x) << S_I2C_ACK)
#define F_I2C_ACK V_I2C_ACK(1U)
#define S_I2C_CONT 1
#define V_I2C_CONT(x) ((x) << S_I2C_CONT)
#define F_I2C_CONT V_I2C_CONT(1U)
#define S_OP 0
#define V_OP(x) ((x) << S_OP)
#define F_OP V_OP(1U)
/* registers for module MI */
#define MI_BASE_ADDR 0x19100
#define A_MI_CFG 0x19100
#define S_T4_ST 14
#define V_T4_ST(x) ((x) << S_T4_ST)
#define F_T4_ST V_T4_ST(1U)
#define S_CLKDIV 5
#define M_CLKDIV 0xffU
#define V_CLKDIV(x) ((x) << S_CLKDIV)
#define G_CLKDIV(x) (((x) >> S_CLKDIV) & M_CLKDIV)
#define S_ST 3
#define M_ST 0x3U
#define V_ST(x) ((x) << S_ST)
#define G_ST(x) (((x) >> S_ST) & M_ST)
#define S_PREEN 2
#define V_PREEN(x) ((x) << S_PREEN)
#define F_PREEN V_PREEN(1U)
#define S_MDIINV 1
#define V_MDIINV(x) ((x) << S_MDIINV)
#define F_MDIINV V_MDIINV(1U)
#define S_MDIO_1P2V_SEL 0
#define V_MDIO_1P2V_SEL(x) ((x) << S_MDIO_1P2V_SEL)
#define F_MDIO_1P2V_SEL V_MDIO_1P2V_SEL(1U)
#define A_MI_ADDR 0x19104
#define S_PHYADDR 5
#define M_PHYADDR 0x1fU
#define V_PHYADDR(x) ((x) << S_PHYADDR)
#define G_PHYADDR(x) (((x) >> S_PHYADDR) & M_PHYADDR)
#define S_REGADDR 0
#define M_REGADDR 0x1fU
#define V_REGADDR(x) ((x) << S_REGADDR)
#define G_REGADDR(x) (((x) >> S_REGADDR) & M_REGADDR)
#define A_MI_DATA 0x19108
#define S_MDIDATA 0
#define M_MDIDATA 0xffffU
#define V_MDIDATA(x) ((x) << S_MDIDATA)
#define G_MDIDATA(x) (((x) >> S_MDIDATA) & M_MDIDATA)
#define A_MI_OP 0x1910c
#define S_INC 2
#define V_INC(x) ((x) << S_INC)
#define F_INC V_INC(1U)
#define S_MDIOP 0
#define M_MDIOP 0x3U
#define V_MDIOP(x) ((x) << S_MDIOP)
#define G_MDIOP(x) (((x) >> S_MDIOP) & M_MDIOP)
/* registers for module UART */
#define UART_BASE_ADDR 0x19110
#define A_UART_CONFIG 0x19110
#define S_STOPBITS 22
#define M_STOPBITS 0x3U
#define V_STOPBITS(x) ((x) << S_STOPBITS)
#define G_STOPBITS(x) (((x) >> S_STOPBITS) & M_STOPBITS)
#define S_PARITY 20
#define M_PARITY 0x3U
#define V_PARITY(x) ((x) << S_PARITY)
#define G_PARITY(x) (((x) >> S_PARITY) & M_PARITY)
#define S_DATABITS 16
#define M_DATABITS 0xfU
#define V_DATABITS(x) ((x) << S_DATABITS)
#define G_DATABITS(x) (((x) >> S_DATABITS) & M_DATABITS)
#define S_UART_CLKDIV 0
#define M_UART_CLKDIV 0xfffU
#define V_UART_CLKDIV(x) ((x) << S_UART_CLKDIV)
#define G_UART_CLKDIV(x) (((x) >> S_UART_CLKDIV) & M_UART_CLKDIV)
/* registers for module PMU */
#define PMU_BASE_ADDR 0x19120
#define A_PMU_PART_CG_PWRMODE 0x19120
#define S_TPPARTCGEN 14
#define V_TPPARTCGEN(x) ((x) << S_TPPARTCGEN)
#define F_TPPARTCGEN V_TPPARTCGEN(1U)
#define S_PDPPARTCGEN 13
#define V_PDPPARTCGEN(x) ((x) << S_PDPPARTCGEN)
#define F_PDPPARTCGEN V_PDPPARTCGEN(1U)
#define S_PCIEPARTCGEN 12
#define V_PCIEPARTCGEN(x) ((x) << S_PCIEPARTCGEN)
#define F_PCIEPARTCGEN V_PCIEPARTCGEN(1U)
#define S_EDC1PARTCGEN 11
#define V_EDC1PARTCGEN(x) ((x) << S_EDC1PARTCGEN)
#define F_EDC1PARTCGEN V_EDC1PARTCGEN(1U)
#define S_MCPARTCGEN 10
#define V_MCPARTCGEN(x) ((x) << S_MCPARTCGEN)
#define F_MCPARTCGEN V_MCPARTCGEN(1U)
#define S_EDC0PARTCGEN 9
#define V_EDC0PARTCGEN(x) ((x) << S_EDC0PARTCGEN)
#define F_EDC0PARTCGEN V_EDC0PARTCGEN(1U)
#define S_LEPARTCGEN 8
#define V_LEPARTCGEN(x) ((x) << S_LEPARTCGEN)
#define F_LEPARTCGEN V_LEPARTCGEN(1U)
#define S_INITPOWERMODE 0
#define M_INITPOWERMODE 0x3U
#define V_INITPOWERMODE(x) ((x) << S_INITPOWERMODE)
#define G_INITPOWERMODE(x) (((x) >> S_INITPOWERMODE) & M_INITPOWERMODE)
#define S_SGE_PART_CGEN 19
#define V_SGE_PART_CGEN(x) ((x) << S_SGE_PART_CGEN)
#define F_SGE_PART_CGEN V_SGE_PART_CGEN(1U)
#define S_PDP_PART_CGEN 18
#define V_PDP_PART_CGEN(x) ((x) << S_PDP_PART_CGEN)
#define F_PDP_PART_CGEN V_PDP_PART_CGEN(1U)
#define S_TP_PART_CGEN 17
#define V_TP_PART_CGEN(x) ((x) << S_TP_PART_CGEN)
#define F_TP_PART_CGEN V_TP_PART_CGEN(1U)
#define S_EDC0_PART_CGEN 16
#define V_EDC0_PART_CGEN(x) ((x) << S_EDC0_PART_CGEN)
#define F_EDC0_PART_CGEN V_EDC0_PART_CGEN(1U)
#define S_EDC1_PART_CGEN 15
#define V_EDC1_PART_CGEN(x) ((x) << S_EDC1_PART_CGEN)
#define F_EDC1_PART_CGEN V_EDC1_PART_CGEN(1U)
#define S_LE_PART_CGEN 14
#define V_LE_PART_CGEN(x) ((x) << S_LE_PART_CGEN)
#define F_LE_PART_CGEN V_LE_PART_CGEN(1U)
#define S_MA_PART_CGEN 13
#define V_MA_PART_CGEN(x) ((x) << S_MA_PART_CGEN)
#define F_MA_PART_CGEN V_MA_PART_CGEN(1U)
#define S_MC0_PART_CGEN 12
#define V_MC0_PART_CGEN(x) ((x) << S_MC0_PART_CGEN)
#define F_MC0_PART_CGEN V_MC0_PART_CGEN(1U)
#define S_MC1_PART_CGEN 11
#define V_MC1_PART_CGEN(x) ((x) << S_MC1_PART_CGEN)
#define F_MC1_PART_CGEN V_MC1_PART_CGEN(1U)
#define S_PCIE_PART_CGEN 10
#define V_PCIE_PART_CGEN(x) ((x) << S_PCIE_PART_CGEN)
#define F_PCIE_PART_CGEN V_PCIE_PART_CGEN(1U)
#define S_PL_DIS_PRTY_CHK 20
#define V_PL_DIS_PRTY_CHK(x) ((x) << S_PL_DIS_PRTY_CHK)
#define F_PL_DIS_PRTY_CHK V_PL_DIS_PRTY_CHK(1U)
#define A_PMU_SLEEPMODE_WAKEUP 0x19124
#define S_HWWAKEUPEN 5
#define V_HWWAKEUPEN(x) ((x) << S_HWWAKEUPEN)
#define F_HWWAKEUPEN V_HWWAKEUPEN(1U)
#define S_PORT3SLEEPMODE 4
#define V_PORT3SLEEPMODE(x) ((x) << S_PORT3SLEEPMODE)
#define F_PORT3SLEEPMODE V_PORT3SLEEPMODE(1U)
#define S_PORT2SLEEPMODE 3
#define V_PORT2SLEEPMODE(x) ((x) << S_PORT2SLEEPMODE)
#define F_PORT2SLEEPMODE V_PORT2SLEEPMODE(1U)
#define S_PORT1SLEEPMODE 2
#define V_PORT1SLEEPMODE(x) ((x) << S_PORT1SLEEPMODE)
#define F_PORT1SLEEPMODE V_PORT1SLEEPMODE(1U)
#define S_PORT0SLEEPMODE 1
#define V_PORT0SLEEPMODE(x) ((x) << S_PORT0SLEEPMODE)
#define F_PORT0SLEEPMODE V_PORT0SLEEPMODE(1U)
#define S_WAKEUP 0
#define V_WAKEUP(x) ((x) << S_WAKEUP)
#define F_WAKEUP V_WAKEUP(1U)
#define S_GLOBALDEEPSLEEPEN 6
#define V_GLOBALDEEPSLEEPEN(x) ((x) << S_GLOBALDEEPSLEEPEN)
#define F_GLOBALDEEPSLEEPEN V_GLOBALDEEPSLEEPEN(1U)
/* registers for module ULP_RX */
#define ULP_RX_BASE_ADDR 0x19150
#define A_ULP_RX_CTL 0x19150
#define S_PCMD1THRESHOLD 24
#define M_PCMD1THRESHOLD 0xffU
#define V_PCMD1THRESHOLD(x) ((x) << S_PCMD1THRESHOLD)
#define G_PCMD1THRESHOLD(x) (((x) >> S_PCMD1THRESHOLD) & M_PCMD1THRESHOLD)
#define S_PCMD0THRESHOLD 16
#define M_PCMD0THRESHOLD 0xffU
#define V_PCMD0THRESHOLD(x) ((x) << S_PCMD0THRESHOLD)
#define G_PCMD0THRESHOLD(x) (((x) >> S_PCMD0THRESHOLD) & M_PCMD0THRESHOLD)
#define S_DISABLE_0B_STAG_ERR 14
#define V_DISABLE_0B_STAG_ERR(x) ((x) << S_DISABLE_0B_STAG_ERR)
#define F_DISABLE_0B_STAG_ERR V_DISABLE_0B_STAG_ERR(1U)
#define S_RDMA_0B_WR_OPCODE 10
#define M_RDMA_0B_WR_OPCODE 0xfU
#define V_RDMA_0B_WR_OPCODE(x) ((x) << S_RDMA_0B_WR_OPCODE)
#define G_RDMA_0B_WR_OPCODE(x) (((x) >> S_RDMA_0B_WR_OPCODE) & M_RDMA_0B_WR_OPCODE)
#define S_RDMA_0B_WR_PASS 9
#define V_RDMA_0B_WR_PASS(x) ((x) << S_RDMA_0B_WR_PASS)
#define F_RDMA_0B_WR_PASS V_RDMA_0B_WR_PASS(1U)
#define S_STAG_RQE 8
#define V_STAG_RQE(x) ((x) << S_STAG_RQE)
#define F_STAG_RQE V_STAG_RQE(1U)
#define S_RDMA_STATE_EN 7
#define V_RDMA_STATE_EN(x) ((x) << S_RDMA_STATE_EN)
#define F_RDMA_STATE_EN V_RDMA_STATE_EN(1U)
#define S_CRC1_EN 6
#define V_CRC1_EN(x) ((x) << S_CRC1_EN)
#define F_CRC1_EN V_CRC1_EN(1U)
#define S_RDMA_0B_WR_CQE 5
#define V_RDMA_0B_WR_CQE(x) ((x) << S_RDMA_0B_WR_CQE)
#define F_RDMA_0B_WR_CQE V_RDMA_0B_WR_CQE(1U)
#define S_PCIE_ATRB_EN 4
#define V_PCIE_ATRB_EN(x) ((x) << S_PCIE_ATRB_EN)
#define F_PCIE_ATRB_EN V_PCIE_ATRB_EN(1U)
#define S_RDMA_PERMISSIVE_MODE 3
#define V_RDMA_PERMISSIVE_MODE(x) ((x) << S_RDMA_PERMISSIVE_MODE)
#define F_RDMA_PERMISSIVE_MODE V_RDMA_PERMISSIVE_MODE(1U)
#define S_PAGEPODME 2
#define V_PAGEPODME(x) ((x) << S_PAGEPODME)
#define F_PAGEPODME V_PAGEPODME(1U)
#define S_ISCSITAGTCB 1
#define V_ISCSITAGTCB(x) ((x) << S_ISCSITAGTCB)
#define F_ISCSITAGTCB V_ISCSITAGTCB(1U)
#define S_TDDPTAGTCB 0
#define V_TDDPTAGTCB(x) ((x) << S_TDDPTAGTCB)
#define F_TDDPTAGTCB V_TDDPTAGTCB(1U)
#define A_ULP_RX_INT_ENABLE 0x19154
#define S_ENABLE_CTX_1 24
#define V_ENABLE_CTX_1(x) ((x) << S_ENABLE_CTX_1)
#define F_ENABLE_CTX_1 V_ENABLE_CTX_1(1U)
#define S_ENABLE_CTX_0 23
#define V_ENABLE_CTX_0(x) ((x) << S_ENABLE_CTX_0)
#define F_ENABLE_CTX_0 V_ENABLE_CTX_0(1U)
#define S_ENABLE_FF 22
#define V_ENABLE_FF(x) ((x) << S_ENABLE_FF)
#define F_ENABLE_FF V_ENABLE_FF(1U)
#define S_ENABLE_APF_1 21
#define V_ENABLE_APF_1(x) ((x) << S_ENABLE_APF_1)
#define F_ENABLE_APF_1 V_ENABLE_APF_1(1U)
#define S_ENABLE_APF_0 20
#define V_ENABLE_APF_0(x) ((x) << S_ENABLE_APF_0)
#define F_ENABLE_APF_0 V_ENABLE_APF_0(1U)
#define S_ENABLE_AF_1 19
#define V_ENABLE_AF_1(x) ((x) << S_ENABLE_AF_1)
#define F_ENABLE_AF_1 V_ENABLE_AF_1(1U)
#define S_ENABLE_AF_0 18
#define V_ENABLE_AF_0(x) ((x) << S_ENABLE_AF_0)
#define F_ENABLE_AF_0 V_ENABLE_AF_0(1U)
#define S_ENABLE_DDPDF_1 17
#define V_ENABLE_DDPDF_1(x) ((x) << S_ENABLE_DDPDF_1)
#define F_ENABLE_DDPDF_1 V_ENABLE_DDPDF_1(1U)
#define S_ENABLE_DDPMF_1 16
#define V_ENABLE_DDPMF_1(x) ((x) << S_ENABLE_DDPMF_1)
#define F_ENABLE_DDPMF_1 V_ENABLE_DDPMF_1(1U)
#define S_ENABLE_MEMRF_1 15
#define V_ENABLE_MEMRF_1(x) ((x) << S_ENABLE_MEMRF_1)
#define F_ENABLE_MEMRF_1 V_ENABLE_MEMRF_1(1U)
#define S_ENABLE_PRSDF_1 14
#define V_ENABLE_PRSDF_1(x) ((x) << S_ENABLE_PRSDF_1)
#define F_ENABLE_PRSDF_1 V_ENABLE_PRSDF_1(1U)
#define S_ENABLE_DDPDF_0 13
#define V_ENABLE_DDPDF_0(x) ((x) << S_ENABLE_DDPDF_0)
#define F_ENABLE_DDPDF_0 V_ENABLE_DDPDF_0(1U)
#define S_ENABLE_DDPMF_0 12
#define V_ENABLE_DDPMF_0(x) ((x) << S_ENABLE_DDPMF_0)
#define F_ENABLE_DDPMF_0 V_ENABLE_DDPMF_0(1U)
#define S_ENABLE_MEMRF_0 11
#define V_ENABLE_MEMRF_0(x) ((x) << S_ENABLE_MEMRF_0)
#define F_ENABLE_MEMRF_0 V_ENABLE_MEMRF_0(1U)
#define S_ENABLE_PRSDF_0 10
#define V_ENABLE_PRSDF_0(x) ((x) << S_ENABLE_PRSDF_0)
#define F_ENABLE_PRSDF_0 V_ENABLE_PRSDF_0(1U)
#define S_ENABLE_PCMDF_1 9
#define V_ENABLE_PCMDF_1(x) ((x) << S_ENABLE_PCMDF_1)
#define F_ENABLE_PCMDF_1 V_ENABLE_PCMDF_1(1U)
#define S_ENABLE_TPTCF_1 8
#define V_ENABLE_TPTCF_1(x) ((x) << S_ENABLE_TPTCF_1)
#define F_ENABLE_TPTCF_1 V_ENABLE_TPTCF_1(1U)
#define S_ENABLE_DDPCF_1 7
#define V_ENABLE_DDPCF_1(x) ((x) << S_ENABLE_DDPCF_1)
#define F_ENABLE_DDPCF_1 V_ENABLE_DDPCF_1(1U)
#define S_ENABLE_MPARF_1 6
#define V_ENABLE_MPARF_1(x) ((x) << S_ENABLE_MPARF_1)
#define F_ENABLE_MPARF_1 V_ENABLE_MPARF_1(1U)
#define S_ENABLE_MPARC_1 5
#define V_ENABLE_MPARC_1(x) ((x) << S_ENABLE_MPARC_1)
#define F_ENABLE_MPARC_1 V_ENABLE_MPARC_1(1U)
#define S_ENABLE_PCMDF_0 4
#define V_ENABLE_PCMDF_0(x) ((x) << S_ENABLE_PCMDF_0)
#define F_ENABLE_PCMDF_0 V_ENABLE_PCMDF_0(1U)
#define S_ENABLE_TPTCF_0 3
#define V_ENABLE_TPTCF_0(x) ((x) << S_ENABLE_TPTCF_0)
#define F_ENABLE_TPTCF_0 V_ENABLE_TPTCF_0(1U)
#define S_ENABLE_DDPCF_0 2
#define V_ENABLE_DDPCF_0(x) ((x) << S_ENABLE_DDPCF_0)
#define F_ENABLE_DDPCF_0 V_ENABLE_DDPCF_0(1U)
#define S_ENABLE_MPARF_0 1
#define V_ENABLE_MPARF_0(x) ((x) << S_ENABLE_MPARF_0)
#define F_ENABLE_MPARF_0 V_ENABLE_MPARF_0(1U)
#define S_ENABLE_MPARC_0 0
#define V_ENABLE_MPARC_0(x) ((x) << S_ENABLE_MPARC_0)
#define F_ENABLE_MPARC_0 V_ENABLE_MPARC_0(1U)
#define S_SE_CNT_MISMATCH_1 26
#define V_SE_CNT_MISMATCH_1(x) ((x) << S_SE_CNT_MISMATCH_1)
#define F_SE_CNT_MISMATCH_1 V_SE_CNT_MISMATCH_1(1U)
#define S_SE_CNT_MISMATCH_0 25
#define V_SE_CNT_MISMATCH_0(x) ((x) << S_SE_CNT_MISMATCH_0)
#define F_SE_CNT_MISMATCH_0 V_SE_CNT_MISMATCH_0(1U)
#define A_ULP_RX_INT_CAUSE 0x19158
#define S_CAUSE_CTX_1 24
#define V_CAUSE_CTX_1(x) ((x) << S_CAUSE_CTX_1)
#define F_CAUSE_CTX_1 V_CAUSE_CTX_1(1U)
#define S_CAUSE_CTX_0 23
#define V_CAUSE_CTX_0(x) ((x) << S_CAUSE_CTX_0)
#define F_CAUSE_CTX_0 V_CAUSE_CTX_0(1U)
#define S_CAUSE_FF 22
#define V_CAUSE_FF(x) ((x) << S_CAUSE_FF)
#define F_CAUSE_FF V_CAUSE_FF(1U)
#define S_CAUSE_APF_1 21
#define V_CAUSE_APF_1(x) ((x) << S_CAUSE_APF_1)
#define F_CAUSE_APF_1 V_CAUSE_APF_1(1U)
#define S_CAUSE_APF_0 20
#define V_CAUSE_APF_0(x) ((x) << S_CAUSE_APF_0)
#define F_CAUSE_APF_0 V_CAUSE_APF_0(1U)
#define S_CAUSE_AF_1 19
#define V_CAUSE_AF_1(x) ((x) << S_CAUSE_AF_1)
#define F_CAUSE_AF_1 V_CAUSE_AF_1(1U)
#define S_CAUSE_AF_0 18
#define V_CAUSE_AF_0(x) ((x) << S_CAUSE_AF_0)
#define F_CAUSE_AF_0 V_CAUSE_AF_0(1U)
#define S_CAUSE_DDPDF_1 17
#define V_CAUSE_DDPDF_1(x) ((x) << S_CAUSE_DDPDF_1)
#define F_CAUSE_DDPDF_1 V_CAUSE_DDPDF_1(1U)
#define S_CAUSE_DDPMF_1 16
#define V_CAUSE_DDPMF_1(x) ((x) << S_CAUSE_DDPMF_1)
#define F_CAUSE_DDPMF_1 V_CAUSE_DDPMF_1(1U)
#define S_CAUSE_MEMRF_1 15
#define V_CAUSE_MEMRF_1(x) ((x) << S_CAUSE_MEMRF_1)
#define F_CAUSE_MEMRF_1 V_CAUSE_MEMRF_1(1U)
#define S_CAUSE_PRSDF_1 14
#define V_CAUSE_PRSDF_1(x) ((x) << S_CAUSE_PRSDF_1)
#define F_CAUSE_PRSDF_1 V_CAUSE_PRSDF_1(1U)
#define S_CAUSE_DDPDF_0 13
#define V_CAUSE_DDPDF_0(x) ((x) << S_CAUSE_DDPDF_0)
#define F_CAUSE_DDPDF_0 V_CAUSE_DDPDF_0(1U)
#define S_CAUSE_DDPMF_0 12
#define V_CAUSE_DDPMF_0(x) ((x) << S_CAUSE_DDPMF_0)
#define F_CAUSE_DDPMF_0 V_CAUSE_DDPMF_0(1U)
#define S_CAUSE_MEMRF_0 11
#define V_CAUSE_MEMRF_0(x) ((x) << S_CAUSE_MEMRF_0)
#define F_CAUSE_MEMRF_0 V_CAUSE_MEMRF_0(1U)
#define S_CAUSE_PRSDF_0 10
#define V_CAUSE_PRSDF_0(x) ((x) << S_CAUSE_PRSDF_0)
#define F_CAUSE_PRSDF_0 V_CAUSE_PRSDF_0(1U)
#define S_CAUSE_PCMDF_1 9
#define V_CAUSE_PCMDF_1(x) ((x) << S_CAUSE_PCMDF_1)
#define F_CAUSE_PCMDF_1 V_CAUSE_PCMDF_1(1U)
#define S_CAUSE_TPTCF_1 8
#define V_CAUSE_TPTCF_1(x) ((x) << S_CAUSE_TPTCF_1)
#define F_CAUSE_TPTCF_1 V_CAUSE_TPTCF_1(1U)
#define S_CAUSE_DDPCF_1 7
#define V_CAUSE_DDPCF_1(x) ((x) << S_CAUSE_DDPCF_1)
#define F_CAUSE_DDPCF_1 V_CAUSE_DDPCF_1(1U)
#define S_CAUSE_MPARF_1 6
#define V_CAUSE_MPARF_1(x) ((x) << S_CAUSE_MPARF_1)
#define F_CAUSE_MPARF_1 V_CAUSE_MPARF_1(1U)
#define S_CAUSE_MPARC_1 5
#define V_CAUSE_MPARC_1(x) ((x) << S_CAUSE_MPARC_1)
#define F_CAUSE_MPARC_1 V_CAUSE_MPARC_1(1U)
#define S_CAUSE_PCMDF_0 4
#define V_CAUSE_PCMDF_0(x) ((x) << S_CAUSE_PCMDF_0)
#define F_CAUSE_PCMDF_0 V_CAUSE_PCMDF_0(1U)
#define S_CAUSE_TPTCF_0 3
#define V_CAUSE_TPTCF_0(x) ((x) << S_CAUSE_TPTCF_0)
#define F_CAUSE_TPTCF_0 V_CAUSE_TPTCF_0(1U)
#define S_CAUSE_DDPCF_0 2
#define V_CAUSE_DDPCF_0(x) ((x) << S_CAUSE_DDPCF_0)
#define F_CAUSE_DDPCF_0 V_CAUSE_DDPCF_0(1U)
#define S_CAUSE_MPARF_0 1
#define V_CAUSE_MPARF_0(x) ((x) << S_CAUSE_MPARF_0)
#define F_CAUSE_MPARF_0 V_CAUSE_MPARF_0(1U)
#define S_CAUSE_MPARC_0 0
#define V_CAUSE_MPARC_0(x) ((x) << S_CAUSE_MPARC_0)
#define F_CAUSE_MPARC_0 V_CAUSE_MPARC_0(1U)
#define A_ULP_RX_ISCSI_LLIMIT 0x1915c
#define S_ISCSILLIMIT 6
#define M_ISCSILLIMIT 0x3ffffffU
#define V_ISCSILLIMIT(x) ((x) << S_ISCSILLIMIT)
#define G_ISCSILLIMIT(x) (((x) >> S_ISCSILLIMIT) & M_ISCSILLIMIT)
#define A_ULP_RX_ISCSI_ULIMIT 0x19160
#define S_ISCSIULIMIT 6
#define M_ISCSIULIMIT 0x3ffffffU
#define V_ISCSIULIMIT(x) ((x) << S_ISCSIULIMIT)
#define G_ISCSIULIMIT(x) (((x) >> S_ISCSIULIMIT) & M_ISCSIULIMIT)
#define A_ULP_RX_ISCSI_TAGMASK 0x19164
#define S_ISCSITAGMASK 6
#define M_ISCSITAGMASK 0x3ffffffU
#define V_ISCSITAGMASK(x) ((x) << S_ISCSITAGMASK)
#define G_ISCSITAGMASK(x) (((x) >> S_ISCSITAGMASK) & M_ISCSITAGMASK)
#define A_ULP_RX_ISCSI_PSZ 0x19168
#define S_HPZ3 24
#define M_HPZ3 0xfU
#define V_HPZ3(x) ((x) << S_HPZ3)
#define G_HPZ3(x) (((x) >> S_HPZ3) & M_HPZ3)
#define S_HPZ2 16
#define M_HPZ2 0xfU
#define V_HPZ2(x) ((x) << S_HPZ2)
#define G_HPZ2(x) (((x) >> S_HPZ2) & M_HPZ2)
#define S_HPZ1 8
#define M_HPZ1 0xfU
#define V_HPZ1(x) ((x) << S_HPZ1)
#define G_HPZ1(x) (((x) >> S_HPZ1) & M_HPZ1)
#define S_HPZ0 0
#define M_HPZ0 0xfU
#define V_HPZ0(x) ((x) << S_HPZ0)
#define G_HPZ0(x) (((x) >> S_HPZ0) & M_HPZ0)
#define A_ULP_RX_TDDP_LLIMIT 0x1916c
#define S_TDDPLLIMIT 6
#define M_TDDPLLIMIT 0x3ffffffU
#define V_TDDPLLIMIT(x) ((x) << S_TDDPLLIMIT)
#define G_TDDPLLIMIT(x) (((x) >> S_TDDPLLIMIT) & M_TDDPLLIMIT)
#define A_ULP_RX_TDDP_ULIMIT 0x19170
#define S_TDDPULIMIT 6
#define M_TDDPULIMIT 0x3ffffffU
#define V_TDDPULIMIT(x) ((x) << S_TDDPULIMIT)
#define G_TDDPULIMIT(x) (((x) >> S_TDDPULIMIT) & M_TDDPULIMIT)
#define A_ULP_RX_TDDP_TAGMASK 0x19174
#define S_TDDPTAGMASK 6
#define M_TDDPTAGMASK 0x3ffffffU
#define V_TDDPTAGMASK(x) ((x) << S_TDDPTAGMASK)
#define G_TDDPTAGMASK(x) (((x) >> S_TDDPTAGMASK) & M_TDDPTAGMASK)
#define A_ULP_RX_TDDP_PSZ 0x19178
#define A_ULP_RX_STAG_LLIMIT 0x1917c
#define A_ULP_RX_STAG_ULIMIT 0x19180
#define A_ULP_RX_RQ_LLIMIT 0x19184
#define A_ULP_RX_RQ_ULIMIT 0x19188
#define A_ULP_RX_PBL_LLIMIT 0x1918c
#define A_ULP_RX_PBL_ULIMIT 0x19190
#define A_ULP_RX_CTX_BASE 0x19194
#define A_ULP_RX_PERR_ENABLE 0x1919c
#define S_PERR_ENABLE_FF 22
#define V_PERR_ENABLE_FF(x) ((x) << S_PERR_ENABLE_FF)
#define F_PERR_ENABLE_FF V_PERR_ENABLE_FF(1U)
#define S_PERR_ENABLE_APF_1 21
#define V_PERR_ENABLE_APF_1(x) ((x) << S_PERR_ENABLE_APF_1)
#define F_PERR_ENABLE_APF_1 V_PERR_ENABLE_APF_1(1U)
#define S_PERR_ENABLE_APF_0 20
#define V_PERR_ENABLE_APF_0(x) ((x) << S_PERR_ENABLE_APF_0)
#define F_PERR_ENABLE_APF_0 V_PERR_ENABLE_APF_0(1U)
#define S_PERR_ENABLE_AF_1 19
#define V_PERR_ENABLE_AF_1(x) ((x) << S_PERR_ENABLE_AF_1)
#define F_PERR_ENABLE_AF_1 V_PERR_ENABLE_AF_1(1U)
#define S_PERR_ENABLE_AF_0 18
#define V_PERR_ENABLE_AF_0(x) ((x) << S_PERR_ENABLE_AF_0)
#define F_PERR_ENABLE_AF_0 V_PERR_ENABLE_AF_0(1U)
#define S_PERR_ENABLE_DDPDF_1 17
#define V_PERR_ENABLE_DDPDF_1(x) ((x) << S_PERR_ENABLE_DDPDF_1)
#define F_PERR_ENABLE_DDPDF_1 V_PERR_ENABLE_DDPDF_1(1U)
#define S_PERR_ENABLE_DDPMF_1 16
#define V_PERR_ENABLE_DDPMF_1(x) ((x) << S_PERR_ENABLE_DDPMF_1)
#define F_PERR_ENABLE_DDPMF_1 V_PERR_ENABLE_DDPMF_1(1U)
#define S_PERR_ENABLE_MEMRF_1 15
#define V_PERR_ENABLE_MEMRF_1(x) ((x) << S_PERR_ENABLE_MEMRF_1)
#define F_PERR_ENABLE_MEMRF_1 V_PERR_ENABLE_MEMRF_1(1U)
#define S_PERR_ENABLE_PRSDF_1 14
#define V_PERR_ENABLE_PRSDF_1(x) ((x) << S_PERR_ENABLE_PRSDF_1)
#define F_PERR_ENABLE_PRSDF_1 V_PERR_ENABLE_PRSDF_1(1U)
#define S_PERR_ENABLE_DDPDF_0 13
#define V_PERR_ENABLE_DDPDF_0(x) ((x) << S_PERR_ENABLE_DDPDF_0)
#define F_PERR_ENABLE_DDPDF_0 V_PERR_ENABLE_DDPDF_0(1U)
#define S_PERR_ENABLE_DDPMF_0 12
#define V_PERR_ENABLE_DDPMF_0(x) ((x) << S_PERR_ENABLE_DDPMF_0)
#define F_PERR_ENABLE_DDPMF_0 V_PERR_ENABLE_DDPMF_0(1U)
#define S_PERR_ENABLE_MEMRF_0 11
#define V_PERR_ENABLE_MEMRF_0(x) ((x) << S_PERR_ENABLE_MEMRF_0)
#define F_PERR_ENABLE_MEMRF_0 V_PERR_ENABLE_MEMRF_0(1U)
#define S_PERR_ENABLE_PRSDF_0 10
#define V_PERR_ENABLE_PRSDF_0(x) ((x) << S_PERR_ENABLE_PRSDF_0)
#define F_PERR_ENABLE_PRSDF_0 V_PERR_ENABLE_PRSDF_0(1U)
#define S_PERR_ENABLE_PCMDF_1 9
#define V_PERR_ENABLE_PCMDF_1(x) ((x) << S_PERR_ENABLE_PCMDF_1)
#define F_PERR_ENABLE_PCMDF_1 V_PERR_ENABLE_PCMDF_1(1U)
#define S_PERR_ENABLE_TPTCF_1 8
#define V_PERR_ENABLE_TPTCF_1(x) ((x) << S_PERR_ENABLE_TPTCF_1)
#define F_PERR_ENABLE_TPTCF_1 V_PERR_ENABLE_TPTCF_1(1U)
#define S_PERR_ENABLE_DDPCF_1 7
#define V_PERR_ENABLE_DDPCF_1(x) ((x) << S_PERR_ENABLE_DDPCF_1)
#define F_PERR_ENABLE_DDPCF_1 V_PERR_ENABLE_DDPCF_1(1U)
#define S_PERR_ENABLE_MPARF_1 6
#define V_PERR_ENABLE_MPARF_1(x) ((x) << S_PERR_ENABLE_MPARF_1)
#define F_PERR_ENABLE_MPARF_1 V_PERR_ENABLE_MPARF_1(1U)
#define S_PERR_ENABLE_MPARC_1 5
#define V_PERR_ENABLE_MPARC_1(x) ((x) << S_PERR_ENABLE_MPARC_1)
#define F_PERR_ENABLE_MPARC_1 V_PERR_ENABLE_MPARC_1(1U)
#define S_PERR_ENABLE_PCMDF_0 4
#define V_PERR_ENABLE_PCMDF_0(x) ((x) << S_PERR_ENABLE_PCMDF_0)
#define F_PERR_ENABLE_PCMDF_0 V_PERR_ENABLE_PCMDF_0(1U)
#define S_PERR_ENABLE_TPTCF_0 3
#define V_PERR_ENABLE_TPTCF_0(x) ((x) << S_PERR_ENABLE_TPTCF_0)
#define F_PERR_ENABLE_TPTCF_0 V_PERR_ENABLE_TPTCF_0(1U)
#define S_PERR_ENABLE_DDPCF_0 2
#define V_PERR_ENABLE_DDPCF_0(x) ((x) << S_PERR_ENABLE_DDPCF_0)
#define F_PERR_ENABLE_DDPCF_0 V_PERR_ENABLE_DDPCF_0(1U)
#define S_PERR_ENABLE_MPARF_0 1
#define V_PERR_ENABLE_MPARF_0(x) ((x) << S_PERR_ENABLE_MPARF_0)
#define F_PERR_ENABLE_MPARF_0 V_PERR_ENABLE_MPARF_0(1U)
#define S_PERR_ENABLE_MPARC_0 0
#define V_PERR_ENABLE_MPARC_0(x) ((x) << S_PERR_ENABLE_MPARC_0)
#define F_PERR_ENABLE_MPARC_0 V_PERR_ENABLE_MPARC_0(1U)
#define S_PERR_SE_CNT_MISMATCH_1 26
#define V_PERR_SE_CNT_MISMATCH_1(x) ((x) << S_PERR_SE_CNT_MISMATCH_1)
#define F_PERR_SE_CNT_MISMATCH_1 V_PERR_SE_CNT_MISMATCH_1(1U)
#define S_PERR_SE_CNT_MISMATCH_0 25
#define V_PERR_SE_CNT_MISMATCH_0(x) ((x) << S_PERR_SE_CNT_MISMATCH_0)
#define F_PERR_SE_CNT_MISMATCH_0 V_PERR_SE_CNT_MISMATCH_0(1U)
#define S_PERR_RSVD0 24
#define V_PERR_RSVD0(x) ((x) << S_PERR_RSVD0)
#define F_PERR_RSVD0 V_PERR_RSVD0(1U)
#define S_PERR_RSVD1 23
#define V_PERR_RSVD1(x) ((x) << S_PERR_RSVD1)
#define F_PERR_RSVD1 V_PERR_RSVD1(1U)
#define S_PERR_ENABLE_CTX_1 24
#define V_PERR_ENABLE_CTX_1(x) ((x) << S_PERR_ENABLE_CTX_1)
#define F_PERR_ENABLE_CTX_1 V_PERR_ENABLE_CTX_1(1U)
#define S_PERR_ENABLE_CTX_0 23
#define V_PERR_ENABLE_CTX_0(x) ((x) << S_PERR_ENABLE_CTX_0)
#define F_PERR_ENABLE_CTX_0 V_PERR_ENABLE_CTX_0(1U)
#define A_ULP_RX_PERR_INJECT 0x191a0
#define A_ULP_RX_RQUDP_LLIMIT 0x191a4
#define A_ULP_RX_RQUDP_ULIMIT 0x191a8
#define A_ULP_RX_CTX_ACC_CH0 0x191ac
#define S_REQ 21
#define V_REQ(x) ((x) << S_REQ)
#define F_REQ V_REQ(1U)
#define S_WB 20
#define V_WB(x) ((x) << S_WB)
#define F_WB V_WB(1U)
#define S_ULPRX_TID 0
#define M_ULPRX_TID 0xfffffU
#define V_ULPRX_TID(x) ((x) << S_ULPRX_TID)
#define G_ULPRX_TID(x) (((x) >> S_ULPRX_TID) & M_ULPRX_TID)
#define A_ULP_RX_CTX_ACC_CH1 0x191b0
#define A_ULP_RX_SE_CNT_ERR 0x191d0
#define A_ULP_RX_SE_CNT_CLR 0x191d4
#define S_CLRCHAN0 4
#define M_CLRCHAN0 0xfU
#define V_CLRCHAN0(x) ((x) << S_CLRCHAN0)
#define G_CLRCHAN0(x) (((x) >> S_CLRCHAN0) & M_CLRCHAN0)
#define S_CLRCHAN1 0
#define M_CLRCHAN1 0xfU
#define V_CLRCHAN1(x) ((x) << S_CLRCHAN1)
#define G_CLRCHAN1(x) (((x) >> S_CLRCHAN1) & M_CLRCHAN1)
#define A_ULP_RX_SE_CNT_CH0 0x191d8
#define S_SOP_CNT_OUT0 28
#define M_SOP_CNT_OUT0 0xfU
#define V_SOP_CNT_OUT0(x) ((x) << S_SOP_CNT_OUT0)
#define G_SOP_CNT_OUT0(x) (((x) >> S_SOP_CNT_OUT0) & M_SOP_CNT_OUT0)
#define S_EOP_CNT_OUT0 24
#define M_EOP_CNT_OUT0 0xfU
#define V_EOP_CNT_OUT0(x) ((x) << S_EOP_CNT_OUT0)
#define G_EOP_CNT_OUT0(x) (((x) >> S_EOP_CNT_OUT0) & M_EOP_CNT_OUT0)
#define S_SOP_CNT_AL0 20
#define M_SOP_CNT_AL0 0xfU
#define V_SOP_CNT_AL0(x) ((x) << S_SOP_CNT_AL0)
#define G_SOP_CNT_AL0(x) (((x) >> S_SOP_CNT_AL0) & M_SOP_CNT_AL0)
#define S_EOP_CNT_AL0 16
#define M_EOP_CNT_AL0 0xfU
#define V_EOP_CNT_AL0(x) ((x) << S_EOP_CNT_AL0)
#define G_EOP_CNT_AL0(x) (((x) >> S_EOP_CNT_AL0) & M_EOP_CNT_AL0)
#define S_SOP_CNT_MR0 12
#define M_SOP_CNT_MR0 0xfU
#define V_SOP_CNT_MR0(x) ((x) << S_SOP_CNT_MR0)
#define G_SOP_CNT_MR0(x) (((x) >> S_SOP_CNT_MR0) & M_SOP_CNT_MR0)
#define S_EOP_CNT_MR0 8
#define M_EOP_CNT_MR0 0xfU
#define V_EOP_CNT_MR0(x) ((x) << S_EOP_CNT_MR0)
#define G_EOP_CNT_MR0(x) (((x) >> S_EOP_CNT_MR0) & M_EOP_CNT_MR0)
#define S_SOP_CNT_IN0 4
#define M_SOP_CNT_IN0 0xfU
#define V_SOP_CNT_IN0(x) ((x) << S_SOP_CNT_IN0)
#define G_SOP_CNT_IN0(x) (((x) >> S_SOP_CNT_IN0) & M_SOP_CNT_IN0)
#define S_EOP_CNT_IN0 0
#define M_EOP_CNT_IN0 0xfU
#define V_EOP_CNT_IN0(x) ((x) << S_EOP_CNT_IN0)
#define G_EOP_CNT_IN0(x) (((x) >> S_EOP_CNT_IN0) & M_EOP_CNT_IN0)
#define A_ULP_RX_SE_CNT_CH1 0x191dc
#define S_SOP_CNT_OUT1 28
#define M_SOP_CNT_OUT1 0xfU
#define V_SOP_CNT_OUT1(x) ((x) << S_SOP_CNT_OUT1)
#define G_SOP_CNT_OUT1(x) (((x) >> S_SOP_CNT_OUT1) & M_SOP_CNT_OUT1)
#define S_EOP_CNT_OUT1 24
#define M_EOP_CNT_OUT1 0xfU
#define V_EOP_CNT_OUT1(x) ((x) << S_EOP_CNT_OUT1)
#define G_EOP_CNT_OUT1(x) (((x) >> S_EOP_CNT_OUT1) & M_EOP_CNT_OUT1)
#define S_SOP_CNT_AL1 20
#define M_SOP_CNT_AL1 0xfU
#define V_SOP_CNT_AL1(x) ((x) << S_SOP_CNT_AL1)
#define G_SOP_CNT_AL1(x) (((x) >> S_SOP_CNT_AL1) & M_SOP_CNT_AL1)
#define S_EOP_CNT_AL1 16
#define M_EOP_CNT_AL1 0xfU
#define V_EOP_CNT_AL1(x) ((x) << S_EOP_CNT_AL1)
#define G_EOP_CNT_AL1(x) (((x) >> S_EOP_CNT_AL1) & M_EOP_CNT_AL1)
#define S_SOP_CNT_MR1 12
#define M_SOP_CNT_MR1 0xfU
#define V_SOP_CNT_MR1(x) ((x) << S_SOP_CNT_MR1)
#define G_SOP_CNT_MR1(x) (((x) >> S_SOP_CNT_MR1) & M_SOP_CNT_MR1)
#define S_EOP_CNT_MR1 8
#define M_EOP_CNT_MR1 0xfU
#define V_EOP_CNT_MR1(x) ((x) << S_EOP_CNT_MR1)
#define G_EOP_CNT_MR1(x) (((x) >> S_EOP_CNT_MR1) & M_EOP_CNT_MR1)
#define S_SOP_CNT_IN1 4
#define M_SOP_CNT_IN1 0xfU
#define V_SOP_CNT_IN1(x) ((x) << S_SOP_CNT_IN1)
#define G_SOP_CNT_IN1(x) (((x) >> S_SOP_CNT_IN1) & M_SOP_CNT_IN1)
#define S_EOP_CNT_IN1 0
#define M_EOP_CNT_IN1 0xfU
#define V_EOP_CNT_IN1(x) ((x) << S_EOP_CNT_IN1)
#define G_EOP_CNT_IN1(x) (((x) >> S_EOP_CNT_IN1) & M_EOP_CNT_IN1)
#define A_ULP_RX_DBG_CTL 0x191e0
#define S_EN_DBG_H 17
#define V_EN_DBG_H(x) ((x) << S_EN_DBG_H)
#define F_EN_DBG_H V_EN_DBG_H(1U)
#define S_EN_DBG_L 16
#define V_EN_DBG_L(x) ((x) << S_EN_DBG_L)
#define F_EN_DBG_L V_EN_DBG_L(1U)
#define S_SEL_H 8
#define M_SEL_H 0xffU
#define V_SEL_H(x) ((x) << S_SEL_H)
#define G_SEL_H(x) (((x) >> S_SEL_H) & M_SEL_H)
#define S_SEL_L 0
#define M_SEL_L 0xffU
#define V_SEL_L(x) ((x) << S_SEL_L)
#define G_SEL_L(x) (((x) >> S_SEL_L) & M_SEL_L)
#define A_ULP_RX_DBG_DATAH 0x191e4
#define A_ULP_RX_DBG_DATAL 0x191e8
#define A_ULP_RX_LA_CHNL 0x19238
#define S_CHNL_SEL 0
#define V_CHNL_SEL(x) ((x) << S_CHNL_SEL)
#define F_CHNL_SEL V_CHNL_SEL(1U)
#define A_ULP_RX_LA_CTL 0x1923c
#define S_TRC_SEL 0
#define V_TRC_SEL(x) ((x) << S_TRC_SEL)
#define F_TRC_SEL V_TRC_SEL(1U)
#define A_ULP_RX_LA_RDPTR 0x19240
#define S_RD_PTR 0
#define M_RD_PTR 0x1ffU
#define V_RD_PTR(x) ((x) << S_RD_PTR)
#define G_RD_PTR(x) (((x) >> S_RD_PTR) & M_RD_PTR)
#define A_ULP_RX_LA_RDDATA 0x19244
#define A_ULP_RX_LA_WRPTR 0x19248
#define S_WR_PTR 0
#define M_WR_PTR 0x1ffU
#define V_WR_PTR(x) ((x) << S_WR_PTR)
#define G_WR_PTR(x) (((x) >> S_WR_PTR) & M_WR_PTR)
#define A_ULP_RX_LA_RESERVED 0x1924c
#define A_ULP_RX_CQE_GEN_EN 0x19250
#define S_TERMIMATE_MSG 1
#define V_TERMIMATE_MSG(x) ((x) << S_TERMIMATE_MSG)
#define F_TERMIMATE_MSG V_TERMIMATE_MSG(1U)
#define S_TERMINATE_WITH_ERR 0
#define V_TERMINATE_WITH_ERR(x) ((x) << S_TERMINATE_WITH_ERR)
#define F_TERMINATE_WITH_ERR V_TERMINATE_WITH_ERR(1U)
#define A_ULP_RX_ATOMIC_OPCODES 0x19254
#define S_ATOMIC_REQ_QNO 22
#define M_ATOMIC_REQ_QNO 0x3U
#define V_ATOMIC_REQ_QNO(x) ((x) << S_ATOMIC_REQ_QNO)
#define G_ATOMIC_REQ_QNO(x) (((x) >> S_ATOMIC_REQ_QNO) & M_ATOMIC_REQ_QNO)
#define S_ATOMIC_RSP_QNO 20
#define M_ATOMIC_RSP_QNO 0x3U
#define V_ATOMIC_RSP_QNO(x) ((x) << S_ATOMIC_RSP_QNO)
#define G_ATOMIC_RSP_QNO(x) (((x) >> S_ATOMIC_RSP_QNO) & M_ATOMIC_RSP_QNO)
#define S_IMMEDIATE_QNO 18
#define M_IMMEDIATE_QNO 0x3U
#define V_IMMEDIATE_QNO(x) ((x) << S_IMMEDIATE_QNO)
#define G_IMMEDIATE_QNO(x) (((x) >> S_IMMEDIATE_QNO) & M_IMMEDIATE_QNO)
#define S_IMMEDIATE_WITH_SE_QNO 16
#define M_IMMEDIATE_WITH_SE_QNO 0x3U
#define V_IMMEDIATE_WITH_SE_QNO(x) ((x) << S_IMMEDIATE_WITH_SE_QNO)
#define G_IMMEDIATE_WITH_SE_QNO(x) (((x) >> S_IMMEDIATE_WITH_SE_QNO) & M_IMMEDIATE_WITH_SE_QNO)
#define S_ATOMIC_WR_OPCODE 12
#define M_ATOMIC_WR_OPCODE 0xfU
#define V_ATOMIC_WR_OPCODE(x) ((x) << S_ATOMIC_WR_OPCODE)
#define G_ATOMIC_WR_OPCODE(x) (((x) >> S_ATOMIC_WR_OPCODE) & M_ATOMIC_WR_OPCODE)
#define S_ATOMIC_RD_OPCODE 8
#define M_ATOMIC_RD_OPCODE 0xfU
#define V_ATOMIC_RD_OPCODE(x) ((x) << S_ATOMIC_RD_OPCODE)
#define G_ATOMIC_RD_OPCODE(x) (((x) >> S_ATOMIC_RD_OPCODE) & M_ATOMIC_RD_OPCODE)
#define S_IMMEDIATE_OPCODE 4
#define M_IMMEDIATE_OPCODE 0xfU
#define V_IMMEDIATE_OPCODE(x) ((x) << S_IMMEDIATE_OPCODE)
#define G_IMMEDIATE_OPCODE(x) (((x) >> S_IMMEDIATE_OPCODE) & M_IMMEDIATE_OPCODE)
#define S_IMMEDIATE_WITH_SE_OPCODE 0
#define M_IMMEDIATE_WITH_SE_OPCODE 0xfU
#define V_IMMEDIATE_WITH_SE_OPCODE(x) ((x) << S_IMMEDIATE_WITH_SE_OPCODE)
#define G_IMMEDIATE_WITH_SE_OPCODE(x) (((x) >> S_IMMEDIATE_WITH_SE_OPCODE) & M_IMMEDIATE_WITH_SE_OPCODE)
#define A_ULP_RX_T10_CRC_ENDIAN_SWITCHING 0x19258
#define S_EN_ORIG_DATA 0
#define V_EN_ORIG_DATA(x) ((x) << S_EN_ORIG_DATA)
#define F_EN_ORIG_DATA V_EN_ORIG_DATA(1U)
#define A_ULP_RX_MISC_FEATURE_ENABLE 0x1925c
#define S_TERMINATE_STATUS_EN 4
#define V_TERMINATE_STATUS_EN(x) ((x) << S_TERMINATE_STATUS_EN)
#define F_TERMINATE_STATUS_EN V_TERMINATE_STATUS_EN(1U)
#define S_MULTIPLE_PREF_ENABLE 3
#define V_MULTIPLE_PREF_ENABLE(x) ((x) << S_MULTIPLE_PREF_ENABLE)
#define F_MULTIPLE_PREF_ENABLE V_MULTIPLE_PREF_ENABLE(1U)
#define S_UMUDP_PBL_PREF_ENABLE 2
#define V_UMUDP_PBL_PREF_ENABLE(x) ((x) << S_UMUDP_PBL_PREF_ENABLE)
#define F_UMUDP_PBL_PREF_ENABLE V_UMUDP_PBL_PREF_ENABLE(1U)
#define S_RDMA_PBL_PREF_EN 1
#define V_RDMA_PBL_PREF_EN(x) ((x) << S_RDMA_PBL_PREF_EN)
#define F_RDMA_PBL_PREF_EN V_RDMA_PBL_PREF_EN(1U)
#define S_SDC_CRC_PROT_EN 0
#define V_SDC_CRC_PROT_EN(x) ((x) << S_SDC_CRC_PROT_EN)
#define F_SDC_CRC_PROT_EN V_SDC_CRC_PROT_EN(1U)
#define S_ISCSI_DCRC_ERROR_CMP_EN 25
#define V_ISCSI_DCRC_ERROR_CMP_EN(x) ((x) << S_ISCSI_DCRC_ERROR_CMP_EN)
#define F_ISCSI_DCRC_ERROR_CMP_EN V_ISCSI_DCRC_ERROR_CMP_EN(1U)
#define S_ISCSITAGPI 24
#define V_ISCSITAGPI(x) ((x) << S_ISCSITAGPI)
#define F_ISCSITAGPI V_ISCSITAGPI(1U)
#define S_DDP_VERSION_1 22
#define M_DDP_VERSION_1 0x3U
#define V_DDP_VERSION_1(x) ((x) << S_DDP_VERSION_1)
#define G_DDP_VERSION_1(x) (((x) >> S_DDP_VERSION_1) & M_DDP_VERSION_1)
#define S_DDP_VERSION_0 20
#define M_DDP_VERSION_0 0x3U
#define V_DDP_VERSION_0(x) ((x) << S_DDP_VERSION_0)
#define G_DDP_VERSION_0(x) (((x) >> S_DDP_VERSION_0) & M_DDP_VERSION_0)
#define S_RDMA_VERSION_1 18
#define M_RDMA_VERSION_1 0x3U
#define V_RDMA_VERSION_1(x) ((x) << S_RDMA_VERSION_1)
#define G_RDMA_VERSION_1(x) (((x) >> S_RDMA_VERSION_1) & M_RDMA_VERSION_1)
#define S_RDMA_VERSION_0 16
#define M_RDMA_VERSION_0 0x3U
#define V_RDMA_VERSION_0(x) ((x) << S_RDMA_VERSION_0)
#define G_RDMA_VERSION_0(x) (((x) >> S_RDMA_VERSION_0) & M_RDMA_VERSION_0)
#define S_PBL_BOUND_CHECK_W_PGLEN 15
#define V_PBL_BOUND_CHECK_W_PGLEN(x) ((x) << S_PBL_BOUND_CHECK_W_PGLEN)
#define F_PBL_BOUND_CHECK_W_PGLEN V_PBL_BOUND_CHECK_W_PGLEN(1U)
#define S_ZBYTE_FIX_DISABLE 14
#define V_ZBYTE_FIX_DISABLE(x) ((x) << S_ZBYTE_FIX_DISABLE)
#define F_ZBYTE_FIX_DISABLE V_ZBYTE_FIX_DISABLE(1U)
#define S_T10_OFFSET_UPDATE_EN 13
#define V_T10_OFFSET_UPDATE_EN(x) ((x) << S_T10_OFFSET_UPDATE_EN)
#define F_T10_OFFSET_UPDATE_EN V_T10_OFFSET_UPDATE_EN(1U)
#define S_ULP_INSERT_PI 12
#define V_ULP_INSERT_PI(x) ((x) << S_ULP_INSERT_PI)
#define F_ULP_INSERT_PI V_ULP_INSERT_PI(1U)
#define S_PDU_DPI 11
#define V_PDU_DPI(x) ((x) << S_PDU_DPI)
#define F_PDU_DPI V_PDU_DPI(1U)
#define S_ISCSI_EFF_OFFSET_EN 10
#define V_ISCSI_EFF_OFFSET_EN(x) ((x) << S_ISCSI_EFF_OFFSET_EN)
#define F_ISCSI_EFF_OFFSET_EN V_ISCSI_EFF_OFFSET_EN(1U)
#define S_ISCSI_ALL_CMP_MODE 9
#define V_ISCSI_ALL_CMP_MODE(x) ((x) << S_ISCSI_ALL_CMP_MODE)
#define F_ISCSI_ALL_CMP_MODE V_ISCSI_ALL_CMP_MODE(1U)
#define S_ISCSI_ENABLE_HDR_CMD 8
#define V_ISCSI_ENABLE_HDR_CMD(x) ((x) << S_ISCSI_ENABLE_HDR_CMD)
#define F_ISCSI_ENABLE_HDR_CMD V_ISCSI_ENABLE_HDR_CMD(1U)
#define S_ISCSI_FORCE_CMP_MODE 7
#define V_ISCSI_FORCE_CMP_MODE(x) ((x) << S_ISCSI_FORCE_CMP_MODE)
#define F_ISCSI_FORCE_CMP_MODE V_ISCSI_FORCE_CMP_MODE(1U)
#define S_ISCSI_ENABLE_CMP_MODE 6
#define V_ISCSI_ENABLE_CMP_MODE(x) ((x) << S_ISCSI_ENABLE_CMP_MODE)
#define F_ISCSI_ENABLE_CMP_MODE V_ISCSI_ENABLE_CMP_MODE(1U)
#define S_PIO_RDMA_SEND_RQE 5
#define V_PIO_RDMA_SEND_RQE(x) ((x) << S_PIO_RDMA_SEND_RQE)
#define F_PIO_RDMA_SEND_RQE V_PIO_RDMA_SEND_RQE(1U)
#define A_ULP_RX_CH0_CGEN 0x19260
#define S_BYPASS_CGEN 7
#define V_BYPASS_CGEN(x) ((x) << S_BYPASS_CGEN)
#define F_BYPASS_CGEN V_BYPASS_CGEN(1U)
#define S_TDDP_CGEN 6
#define V_TDDP_CGEN(x) ((x) << S_TDDP_CGEN)
#define F_TDDP_CGEN V_TDDP_CGEN(1U)
#define S_ISCSI_CGEN 5
#define V_ISCSI_CGEN(x) ((x) << S_ISCSI_CGEN)
#define F_ISCSI_CGEN V_ISCSI_CGEN(1U)
#define S_RDMA_CGEN 4
#define V_RDMA_CGEN(x) ((x) << S_RDMA_CGEN)
#define F_RDMA_CGEN V_RDMA_CGEN(1U)
#define S_CHANNEL_CGEN 3
#define V_CHANNEL_CGEN(x) ((x) << S_CHANNEL_CGEN)
#define F_CHANNEL_CGEN V_CHANNEL_CGEN(1U)
#define S_ALL_DATAPATH_CGEN 2
#define V_ALL_DATAPATH_CGEN(x) ((x) << S_ALL_DATAPATH_CGEN)
#define F_ALL_DATAPATH_CGEN V_ALL_DATAPATH_CGEN(1U)
#define S_T10DIFF_DATAPATH_CGEN 1
#define V_T10DIFF_DATAPATH_CGEN(x) ((x) << S_T10DIFF_DATAPATH_CGEN)
#define F_T10DIFF_DATAPATH_CGEN V_T10DIFF_DATAPATH_CGEN(1U)
#define S_RDMA_DATAPATH_CGEN 0
#define V_RDMA_DATAPATH_CGEN(x) ((x) << S_RDMA_DATAPATH_CGEN)
#define F_RDMA_DATAPATH_CGEN V_RDMA_DATAPATH_CGEN(1U)
#define A_ULP_RX_CH1_CGEN 0x19264
#define A_ULP_RX_RFE_DISABLE 0x19268
#define S_RQE_LIM_CHECK_RFE_DISABLE 0
#define V_RQE_LIM_CHECK_RFE_DISABLE(x) ((x) << S_RQE_LIM_CHECK_RFE_DISABLE)
#define F_RQE_LIM_CHECK_RFE_DISABLE V_RQE_LIM_CHECK_RFE_DISABLE(1U)
#define A_ULP_RX_INT_ENABLE_2 0x1926c
#define S_ULPRX2MA_INTFPERR 8
#define V_ULPRX2MA_INTFPERR(x) ((x) << S_ULPRX2MA_INTFPERR)
#define F_ULPRX2MA_INTFPERR V_ULPRX2MA_INTFPERR(1U)
#define S_ALN_SDC_ERR_1 7
#define V_ALN_SDC_ERR_1(x) ((x) << S_ALN_SDC_ERR_1)
#define F_ALN_SDC_ERR_1 V_ALN_SDC_ERR_1(1U)
#define S_ALN_SDC_ERR_0 6
#define V_ALN_SDC_ERR_0(x) ((x) << S_ALN_SDC_ERR_0)
#define F_ALN_SDC_ERR_0 V_ALN_SDC_ERR_0(1U)
#define S_PF_UNTAGGED_TPT_1 5
#define V_PF_UNTAGGED_TPT_1(x) ((x) << S_PF_UNTAGGED_TPT_1)
#define F_PF_UNTAGGED_TPT_1 V_PF_UNTAGGED_TPT_1(1U)
#define S_PF_UNTAGGED_TPT_0 4
#define V_PF_UNTAGGED_TPT_0(x) ((x) << S_PF_UNTAGGED_TPT_0)
#define F_PF_UNTAGGED_TPT_0 V_PF_UNTAGGED_TPT_0(1U)
#define S_PF_PBL_1 3
#define V_PF_PBL_1(x) ((x) << S_PF_PBL_1)
#define F_PF_PBL_1 V_PF_PBL_1(1U)
#define S_PF_PBL_0 2
#define V_PF_PBL_0(x) ((x) << S_PF_PBL_0)
#define F_PF_PBL_0 V_PF_PBL_0(1U)
#define S_DDP_HINT_1 1
#define V_DDP_HINT_1(x) ((x) << S_DDP_HINT_1)
#define F_DDP_HINT_1 V_DDP_HINT_1(1U)
#define S_DDP_HINT_0 0
#define V_DDP_HINT_0(x) ((x) << S_DDP_HINT_0)
#define F_DDP_HINT_0 V_DDP_HINT_0(1U)
#define A_ULP_RX_INT_CAUSE_2 0x19270
#define A_ULP_RX_PERR_ENABLE_2 0x19274
#define S_ENABLE_ULPRX2MA_INTFPERR 8
#define V_ENABLE_ULPRX2MA_INTFPERR(x) ((x) << S_ENABLE_ULPRX2MA_INTFPERR)
#define F_ENABLE_ULPRX2MA_INTFPERR V_ENABLE_ULPRX2MA_INTFPERR(1U)
#define S_ENABLE_ALN_SDC_ERR_1 7
#define V_ENABLE_ALN_SDC_ERR_1(x) ((x) << S_ENABLE_ALN_SDC_ERR_1)
#define F_ENABLE_ALN_SDC_ERR_1 V_ENABLE_ALN_SDC_ERR_1(1U)
#define S_ENABLE_ALN_SDC_ERR_0 6
#define V_ENABLE_ALN_SDC_ERR_0(x) ((x) << S_ENABLE_ALN_SDC_ERR_0)
#define F_ENABLE_ALN_SDC_ERR_0 V_ENABLE_ALN_SDC_ERR_0(1U)
#define S_ENABLE_PF_UNTAGGED_TPT_1 5
#define V_ENABLE_PF_UNTAGGED_TPT_1(x) ((x) << S_ENABLE_PF_UNTAGGED_TPT_1)
#define F_ENABLE_PF_UNTAGGED_TPT_1 V_ENABLE_PF_UNTAGGED_TPT_1(1U)
#define S_ENABLE_PF_UNTAGGED_TPT_0 4
#define V_ENABLE_PF_UNTAGGED_TPT_0(x) ((x) << S_ENABLE_PF_UNTAGGED_TPT_0)
#define F_ENABLE_PF_UNTAGGED_TPT_0 V_ENABLE_PF_UNTAGGED_TPT_0(1U)
#define S_ENABLE_PF_PBL_1 3
#define V_ENABLE_PF_PBL_1(x) ((x) << S_ENABLE_PF_PBL_1)
#define F_ENABLE_PF_PBL_1 V_ENABLE_PF_PBL_1(1U)
#define S_ENABLE_PF_PBL_0 2
#define V_ENABLE_PF_PBL_0(x) ((x) << S_ENABLE_PF_PBL_0)
#define F_ENABLE_PF_PBL_0 V_ENABLE_PF_PBL_0(1U)
#define S_ENABLE_DDP_HINT_1 1
#define V_ENABLE_DDP_HINT_1(x) ((x) << S_ENABLE_DDP_HINT_1)
#define F_ENABLE_DDP_HINT_1 V_ENABLE_DDP_HINT_1(1U)
#define S_ENABLE_DDP_HINT_0 0
#define V_ENABLE_DDP_HINT_0(x) ((x) << S_ENABLE_DDP_HINT_0)
#define F_ENABLE_DDP_HINT_0 V_ENABLE_DDP_HINT_0(1U)
#define A_ULP_RX_RQE_PBL_MULTIPLE_OUTSTANDING_CNT 0x19278
#define S_PIO_RQE_PBL_MULTIPLE_CNT 0
#define M_PIO_RQE_PBL_MULTIPLE_CNT 0xfU
#define V_PIO_RQE_PBL_MULTIPLE_CNT(x) ((x) << S_PIO_RQE_PBL_MULTIPLE_CNT)
#define G_PIO_RQE_PBL_MULTIPLE_CNT(x) (((x) >> S_PIO_RQE_PBL_MULTIPLE_CNT) & M_PIO_RQE_PBL_MULTIPLE_CNT)
#define A_ULP_RX_ATOMIC_LEN 0x1927c
#define S_ATOMIC_RPL_LEN 16
#define M_ATOMIC_RPL_LEN 0xffU
#define V_ATOMIC_RPL_LEN(x) ((x) << S_ATOMIC_RPL_LEN)
#define G_ATOMIC_RPL_LEN(x) (((x) >> S_ATOMIC_RPL_LEN) & M_ATOMIC_RPL_LEN)
#define S_ATOMIC_REQ_LEN 8
#define M_ATOMIC_REQ_LEN 0xffU
#define V_ATOMIC_REQ_LEN(x) ((x) << S_ATOMIC_REQ_LEN)
#define G_ATOMIC_REQ_LEN(x) (((x) >> S_ATOMIC_REQ_LEN) & M_ATOMIC_REQ_LEN)
#define S_ATOMIC_IMMEDIATE_LEN 0
#define M_ATOMIC_IMMEDIATE_LEN 0xffU
#define V_ATOMIC_IMMEDIATE_LEN(x) ((x) << S_ATOMIC_IMMEDIATE_LEN)
#define G_ATOMIC_IMMEDIATE_LEN(x) (((x) >> S_ATOMIC_IMMEDIATE_LEN) & M_ATOMIC_IMMEDIATE_LEN)
#define A_ULP_RX_CGEN_GLOBAL 0x19280
#define A_ULP_RX_CTX_SKIP_MA_REQ 0x19284
#define S_CLEAR_CTX_ERR_CNT1 3
#define V_CLEAR_CTX_ERR_CNT1(x) ((x) << S_CLEAR_CTX_ERR_CNT1)
#define F_CLEAR_CTX_ERR_CNT1 V_CLEAR_CTX_ERR_CNT1(1U)
#define S_CLEAR_CTX_ERR_CNT0 2
#define V_CLEAR_CTX_ERR_CNT0(x) ((x) << S_CLEAR_CTX_ERR_CNT0)
#define F_CLEAR_CTX_ERR_CNT0 V_CLEAR_CTX_ERR_CNT0(1U)
#define S_SKIP_MA_REQ_EN1 1
#define V_SKIP_MA_REQ_EN1(x) ((x) << S_SKIP_MA_REQ_EN1)
#define F_SKIP_MA_REQ_EN1 V_SKIP_MA_REQ_EN1(1U)
#define S_SKIP_MA_REQ_EN0 0
#define V_SKIP_MA_REQ_EN0(x) ((x) << S_SKIP_MA_REQ_EN0)
#define F_SKIP_MA_REQ_EN0 V_SKIP_MA_REQ_EN0(1U)
#define A_ULP_RX_CHNL0_CTX_ERROR_COUNT_PER_TID 0x19288
#define A_ULP_RX_CHNL1_CTX_ERROR_COUNT_PER_TID 0x1928c
#define A_ULP_RX_MSN_CHECK_ENABLE 0x19290
#define S_RD_OR_TERM_MSN_CHECK_ENABLE 2
#define V_RD_OR_TERM_MSN_CHECK_ENABLE(x) ((x) << S_RD_OR_TERM_MSN_CHECK_ENABLE)
#define F_RD_OR_TERM_MSN_CHECK_ENABLE V_RD_OR_TERM_MSN_CHECK_ENABLE(1U)
#define S_ATOMIC_OP_MSN_CHECK_ENABLE 1
#define V_ATOMIC_OP_MSN_CHECK_ENABLE(x) ((x) << S_ATOMIC_OP_MSN_CHECK_ENABLE)
#define F_ATOMIC_OP_MSN_CHECK_ENABLE V_ATOMIC_OP_MSN_CHECK_ENABLE(1U)
#define S_SEND_MSN_CHECK_ENABLE 0
#define V_SEND_MSN_CHECK_ENABLE(x) ((x) << S_SEND_MSN_CHECK_ENABLE)
#define F_SEND_MSN_CHECK_ENABLE V_SEND_MSN_CHECK_ENABLE(1U)
#define A_ULP_RX_TLS_PP_LLIMIT 0x192a4
#define S_TLSPPLLIMIT 6
#define M_TLSPPLLIMIT 0x3ffffffU
#define V_TLSPPLLIMIT(x) ((x) << S_TLSPPLLIMIT)
#define G_TLSPPLLIMIT(x) (((x) >> S_TLSPPLLIMIT) & M_TLSPPLLIMIT)
#define A_ULP_RX_TLS_PP_ULIMIT 0x192a8
#define S_TLSPPULIMIT 6
#define M_TLSPPULIMIT 0x3ffffffU
#define V_TLSPPULIMIT(x) ((x) << S_TLSPPULIMIT)
#define G_TLSPPULIMIT(x) (((x) >> S_TLSPPULIMIT) & M_TLSPPULIMIT)
#define A_ULP_RX_TLS_KEY_LLIMIT 0x192ac
#define S_TLSKEYLLIMIT 8
#define M_TLSKEYLLIMIT 0xffffffU
#define V_TLSKEYLLIMIT(x) ((x) << S_TLSKEYLLIMIT)
#define G_TLSKEYLLIMIT(x) (((x) >> S_TLSKEYLLIMIT) & M_TLSKEYLLIMIT)
#define A_ULP_RX_TLS_KEY_ULIMIT 0x192b0
#define S_TLSKEYULIMIT 8
#define M_TLSKEYULIMIT 0xffffffU
#define V_TLSKEYULIMIT(x) ((x) << S_TLSKEYULIMIT)
#define G_TLSKEYULIMIT(x) (((x) >> S_TLSKEYULIMIT) & M_TLSKEYULIMIT)
#define A_ULP_RX_TLS_CTL 0x192bc
#define A_ULP_RX_TLS_IND_CMD 0x19348
#define S_TLS_RX_REG_OFF_ADDR 0
#define M_TLS_RX_REG_OFF_ADDR 0x3ffU
#define V_TLS_RX_REG_OFF_ADDR(x) ((x) << S_TLS_RX_REG_OFF_ADDR)
#define G_TLS_RX_REG_OFF_ADDR(x) (((x) >> S_TLS_RX_REG_OFF_ADDR) & M_TLS_RX_REG_OFF_ADDR)
#define A_ULP_RX_TLS_IND_DATA 0x1934c
/* registers for module SF */
#define SF_BASE_ADDR 0x193f8
#define A_SF_DATA 0x193f8
#define A_SF_OP 0x193fc
#define S_SF_LOCK 4
#define V_SF_LOCK(x) ((x) << S_SF_LOCK)
#define F_SF_LOCK V_SF_LOCK(1U)
#define S_CONT 3
#define V_CONT(x) ((x) << S_CONT)
#define F_CONT V_CONT(1U)
#define S_BYTECNT 1
#define M_BYTECNT 0x3U
#define V_BYTECNT(x) ((x) << S_BYTECNT)
#define G_BYTECNT(x) (((x) >> S_BYTECNT) & M_BYTECNT)
/* registers for module PL */
#define PL_BASE_ADDR 0x19400
#define A_PL_VF_WHOAMI 0x0
#define S_PORTXMAP 24
#define M_PORTXMAP 0x7U
#define V_PORTXMAP(x) ((x) << S_PORTXMAP)
#define G_PORTXMAP(x) (((x) >> S_PORTXMAP) & M_PORTXMAP)
#define S_SOURCEBUS 16
#define M_SOURCEBUS 0x3U
#define V_SOURCEBUS(x) ((x) << S_SOURCEBUS)
#define G_SOURCEBUS(x) (((x) >> S_SOURCEBUS) & M_SOURCEBUS)
#define S_SOURCEPF 8
#define M_SOURCEPF 0x7U
#define V_SOURCEPF(x) ((x) << S_SOURCEPF)
#define G_SOURCEPF(x) (((x) >> S_SOURCEPF) & M_SOURCEPF)
#define S_ISVF 7
#define V_ISVF(x) ((x) << S_ISVF)
#define F_ISVF V_ISVF(1U)
#define S_VFID 0
#define M_VFID 0x7fU
#define V_VFID(x) ((x) << S_VFID)
#define G_VFID(x) (((x) >> S_VFID) & M_VFID)
#define S_T6_SOURCEPF 9
#define M_T6_SOURCEPF 0x7U
#define V_T6_SOURCEPF(x) ((x) << S_T6_SOURCEPF)
#define G_T6_SOURCEPF(x) (((x) >> S_T6_SOURCEPF) & M_T6_SOURCEPF)
#define S_T6_ISVF 8
#define V_T6_ISVF(x) ((x) << S_T6_ISVF)
#define F_T6_ISVF V_T6_ISVF(1U)
#define S_T6_VFID 0
#define M_T6_VFID 0xffU
#define V_T6_VFID(x) ((x) << S_T6_VFID)
#define G_T6_VFID(x) (((x) >> S_T6_VFID) & M_T6_VFID)
#define A_PL_VF_REV 0x4
#define S_CHIPID 4
#define M_CHIPID 0xfU
#define V_CHIPID(x) ((x) << S_CHIPID)
#define G_CHIPID(x) (((x) >> S_CHIPID) & M_CHIPID)
#define A_PL_VF_REVISION 0x8
#define A_PL_PF_INT_CAUSE 0x3c0
#define S_PFSW 3
#define V_PFSW(x) ((x) << S_PFSW)
#define F_PFSW V_PFSW(1U)
#define S_PFSGE 2
#define V_PFSGE(x) ((x) << S_PFSGE)
#define F_PFSGE V_PFSGE(1U)
#define S_PFCIM 1
#define V_PFCIM(x) ((x) << S_PFCIM)
#define F_PFCIM V_PFCIM(1U)
#define S_PFMPS 0
#define V_PFMPS(x) ((x) << S_PFMPS)
#define F_PFMPS V_PFMPS(1U)
#define A_PL_PF_INT_ENABLE 0x3c4
#define A_PL_PF_CTL 0x3c8
#define S_SWINT 0
#define V_SWINT(x) ((x) << S_SWINT)
#define F_SWINT V_SWINT(1U)
#define A_PL_WHOAMI 0x19400
#define S_T6_SOURCEPF 9
#define M_T6_SOURCEPF 0x7U
#define V_T6_SOURCEPF(x) ((x) << S_T6_SOURCEPF)
#define G_T6_SOURCEPF(x) (((x) >> S_T6_SOURCEPF) & M_T6_SOURCEPF)
#define S_T6_ISVF 8
#define V_T6_ISVF(x) ((x) << S_T6_ISVF)
#define F_T6_ISVF V_T6_ISVF(1U)
#define S_T6_VFID 0
#define M_T6_VFID 0xffU
#define V_T6_VFID(x) ((x) << S_T6_VFID)
#define G_T6_VFID(x) (((x) >> S_T6_VFID) & M_T6_VFID)
#define A_PL_PERR_CAUSE 0x19404
#define S_UART 28
#define V_UART(x) ((x) << S_UART)
#define F_UART V_UART(1U)
#define S_ULP_TX 27
#define V_ULP_TX(x) ((x) << S_ULP_TX)
#define F_ULP_TX V_ULP_TX(1U)
#define S_SGE 26
#define V_SGE(x) ((x) << S_SGE)
#define F_SGE V_SGE(1U)
#define S_HMA 25
#define V_HMA(x) ((x) << S_HMA)
#define F_HMA V_HMA(1U)
#define S_CPL_SWITCH 24
#define V_CPL_SWITCH(x) ((x) << S_CPL_SWITCH)
#define F_CPL_SWITCH V_CPL_SWITCH(1U)
#define S_ULP_RX 23
#define V_ULP_RX(x) ((x) << S_ULP_RX)
#define F_ULP_RX V_ULP_RX(1U)
#define S_PM_RX 22
#define V_PM_RX(x) ((x) << S_PM_RX)
#define F_PM_RX V_PM_RX(1U)
#define S_PM_TX 21
#define V_PM_TX(x) ((x) << S_PM_TX)
#define F_PM_TX V_PM_TX(1U)
#define S_MA 20
#define V_MA(x) ((x) << S_MA)
#define F_MA V_MA(1U)
#define S_TP 19
#define V_TP(x) ((x) << S_TP)
#define F_TP V_TP(1U)
#define S_LE 18
#define V_LE(x) ((x) << S_LE)
#define F_LE V_LE(1U)
#define S_EDC1 17
#define V_EDC1(x) ((x) << S_EDC1)
#define F_EDC1 V_EDC1(1U)
#define S_EDC0 16
#define V_EDC0(x) ((x) << S_EDC0)
#define F_EDC0 V_EDC0(1U)
#define S_MC 15
#define V_MC(x) ((x) << S_MC)
#define F_MC V_MC(1U)
#define S_PCIE 14
#define V_PCIE(x) ((x) << S_PCIE)
#define F_PCIE V_PCIE(1U)
#define S_PMU 13
#define V_PMU(x) ((x) << S_PMU)
#define F_PMU V_PMU(1U)
#define S_XGMAC_KR1 12
#define V_XGMAC_KR1(x) ((x) << S_XGMAC_KR1)
#define F_XGMAC_KR1 V_XGMAC_KR1(1U)
#define S_XGMAC_KR0 11
#define V_XGMAC_KR0(x) ((x) << S_XGMAC_KR0)
#define F_XGMAC_KR0 V_XGMAC_KR0(1U)
#define S_XGMAC1 10
#define V_XGMAC1(x) ((x) << S_XGMAC1)
#define F_XGMAC1 V_XGMAC1(1U)
#define S_XGMAC0 9
#define V_XGMAC0(x) ((x) << S_XGMAC0)
#define F_XGMAC0 V_XGMAC0(1U)
#define S_SMB 8
#define V_SMB(x) ((x) << S_SMB)
#define F_SMB V_SMB(1U)
#define S_SF 7
#define V_SF(x) ((x) << S_SF)
#define F_SF V_SF(1U)
#define S_PL 6
#define V_PL(x) ((x) << S_PL)
#define F_PL V_PL(1U)
#define S_NCSI 5
#define V_NCSI(x) ((x) << S_NCSI)
#define F_NCSI V_NCSI(1U)
#define S_MPS 4
#define V_MPS(x) ((x) << S_MPS)
#define F_MPS V_MPS(1U)
#define S_MI 3
#define V_MI(x) ((x) << S_MI)
#define F_MI V_MI(1U)
#define S_DBG 2
#define V_DBG(x) ((x) << S_DBG)
#define F_DBG V_DBG(1U)
#define S_I2CM 1
#define V_I2CM(x) ((x) << S_I2CM)
#define F_I2CM V_I2CM(1U)
#define S_CIM 0
#define V_CIM(x) ((x) << S_CIM)
#define F_CIM V_CIM(1U)
#define S_MC1 31
#define V_MC1(x) ((x) << S_MC1)
#define F_MC1 V_MC1(1U)
#define S_MC0 15
#define V_MC0(x) ((x) << S_MC0)
#define F_MC0 V_MC0(1U)
#define S_ANYMAC 9
#define V_ANYMAC(x) ((x) << S_ANYMAC)
#define F_ANYMAC V_ANYMAC(1U)
#define A_PL_PERR_ENABLE 0x19408
#define A_PL_INT_CAUSE 0x1940c
#define S_FLR 30
#define V_FLR(x) ((x) << S_FLR)
#define F_FLR V_FLR(1U)
#define S_SW_CIM 29
#define V_SW_CIM(x) ((x) << S_SW_CIM)
#define F_SW_CIM V_SW_CIM(1U)
#define S_MAC3 12
#define V_MAC3(x) ((x) << S_MAC3)
#define F_MAC3 V_MAC3(1U)
#define S_MAC2 11
#define V_MAC2(x) ((x) << S_MAC2)
#define F_MAC2 V_MAC2(1U)
#define S_MAC1 10
#define V_MAC1(x) ((x) << S_MAC1)
#define F_MAC1 V_MAC1(1U)
#define S_MAC0 9
#define V_MAC0(x) ((x) << S_MAC0)
#define F_MAC0 V_MAC0(1U)
#define A_PL_INT_ENABLE 0x19410
#define A_PL_INT_MAP0 0x19414
#define S_MAPNCSI 16
#define M_MAPNCSI 0x1ffU
#define V_MAPNCSI(x) ((x) << S_MAPNCSI)
#define G_MAPNCSI(x) (((x) >> S_MAPNCSI) & M_MAPNCSI)
#define S_MAPDEFAULT 0
#define M_MAPDEFAULT 0x1ffU
#define V_MAPDEFAULT(x) ((x) << S_MAPDEFAULT)
#define G_MAPDEFAULT(x) (((x) >> S_MAPDEFAULT) & M_MAPDEFAULT)
#define A_PL_INT_MAP1 0x19418
#define S_MAPXGMAC1 16
#define M_MAPXGMAC1 0x1ffU
#define V_MAPXGMAC1(x) ((x) << S_MAPXGMAC1)
#define G_MAPXGMAC1(x) (((x) >> S_MAPXGMAC1) & M_MAPXGMAC1)
#define S_MAPXGMAC0 0
#define M_MAPXGMAC0 0x1ffU
#define V_MAPXGMAC0(x) ((x) << S_MAPXGMAC0)
#define G_MAPXGMAC0(x) (((x) >> S_MAPXGMAC0) & M_MAPXGMAC0)
#define S_MAPMAC1 16
#define M_MAPMAC1 0x1ffU
#define V_MAPMAC1(x) ((x) << S_MAPMAC1)
#define G_MAPMAC1(x) (((x) >> S_MAPMAC1) & M_MAPMAC1)
#define S_MAPMAC0 0
#define M_MAPMAC0 0x1ffU
#define V_MAPMAC0(x) ((x) << S_MAPMAC0)
#define G_MAPMAC0(x) (((x) >> S_MAPMAC0) & M_MAPMAC0)
#define A_PL_INT_MAP2 0x1941c
#define S_MAPXGMAC_KR1 16
#define M_MAPXGMAC_KR1 0x1ffU
#define V_MAPXGMAC_KR1(x) ((x) << S_MAPXGMAC_KR1)
#define G_MAPXGMAC_KR1(x) (((x) >> S_MAPXGMAC_KR1) & M_MAPXGMAC_KR1)
#define S_MAPXGMAC_KR0 0
#define M_MAPXGMAC_KR0 0x1ffU
#define V_MAPXGMAC_KR0(x) ((x) << S_MAPXGMAC_KR0)
#define G_MAPXGMAC_KR0(x) (((x) >> S_MAPXGMAC_KR0) & M_MAPXGMAC_KR0)
#define S_MAPMAC3 16
#define M_MAPMAC3 0x1ffU
#define V_MAPMAC3(x) ((x) << S_MAPMAC3)
#define G_MAPMAC3(x) (((x) >> S_MAPMAC3) & M_MAPMAC3)
#define S_MAPMAC2 0
#define M_MAPMAC2 0x1ffU
#define V_MAPMAC2(x) ((x) << S_MAPMAC2)
#define G_MAPMAC2(x) (((x) >> S_MAPMAC2) & M_MAPMAC2)
#define A_PL_INT_MAP3 0x19420
#define S_MAPMI 16
#define M_MAPMI 0x1ffU
#define V_MAPMI(x) ((x) << S_MAPMI)
#define G_MAPMI(x) (((x) >> S_MAPMI) & M_MAPMI)
#define S_MAPSMB 0
#define M_MAPSMB 0x1ffU
#define V_MAPSMB(x) ((x) << S_MAPSMB)
#define G_MAPSMB(x) (((x) >> S_MAPSMB) & M_MAPSMB)
#define A_PL_INT_MAP4 0x19424
#define S_MAPDBG 16
#define M_MAPDBG 0x1ffU
#define V_MAPDBG(x) ((x) << S_MAPDBG)
#define G_MAPDBG(x) (((x) >> S_MAPDBG) & M_MAPDBG)
#define S_MAPI2CM 0
#define M_MAPI2CM 0x1ffU
#define V_MAPI2CM(x) ((x) << S_MAPI2CM)
#define G_MAPI2CM(x) (((x) >> S_MAPI2CM) & M_MAPI2CM)
#define A_PL_RST 0x19428
#define S_FATALPERREN 3
#define V_FATALPERREN(x) ((x) << S_FATALPERREN)
#define F_FATALPERREN V_FATALPERREN(1U)
#define S_SWINTCIM 2
#define V_SWINTCIM(x) ((x) << S_SWINTCIM)
#define F_SWINTCIM V_SWINTCIM(1U)
#define S_PIORST 1
#define V_PIORST(x) ((x) << S_PIORST)
#define F_PIORST V_PIORST(1U)
#define S_PIORSTMODE 0
#define V_PIORSTMODE(x) ((x) << S_PIORSTMODE)
#define F_PIORSTMODE V_PIORSTMODE(1U)
#define S_AUTOPCIEPAUSE 4
#define V_AUTOPCIEPAUSE(x) ((x) << S_AUTOPCIEPAUSE)
#define F_AUTOPCIEPAUSE V_AUTOPCIEPAUSE(1U)
#define A_PL_PL_PERR_INJECT 0x1942c
#define S_PL_MEMSEL 1
#define V_PL_MEMSEL(x) ((x) << S_PL_MEMSEL)
#define F_PL_MEMSEL V_PL_MEMSEL(1U)
#define A_PL_PL_INT_CAUSE 0x19430
#define S_PF_ENABLEERR 5
#define V_PF_ENABLEERR(x) ((x) << S_PF_ENABLEERR)
#define F_PF_ENABLEERR V_PF_ENABLEERR(1U)
#define S_FATALPERR 4
#define V_FATALPERR(x) ((x) << S_FATALPERR)
#define F_FATALPERR V_FATALPERR(1U)
#define S_INVALIDACCESS 3
#define V_INVALIDACCESS(x) ((x) << S_INVALIDACCESS)
#define F_INVALIDACCESS V_INVALIDACCESS(1U)
#define S_TIMEOUT 2
#define V_TIMEOUT(x) ((x) << S_TIMEOUT)
#define F_TIMEOUT V_TIMEOUT(1U)
#define S_PLERR 1
#define V_PLERR(x) ((x) << S_PLERR)
#define F_PLERR V_PLERR(1U)
#define S_PERRVFID 0
#define V_PERRVFID(x) ((x) << S_PERRVFID)
#define F_PERRVFID V_PERRVFID(1U)
#define S_PL_BUSPERR 6
#define V_PL_BUSPERR(x) ((x) << S_PL_BUSPERR)
#define F_PL_BUSPERR V_PL_BUSPERR(1U)
#define A_PL_PL_INT_ENABLE 0x19434
#define A_PL_PL_PERR_ENABLE 0x19438
#define A_PL_REV 0x1943c
#define S_REV 0
#define M_REV 0xfU
#define V_REV(x) ((x) << S_REV)
#define G_REV(x) (((x) >> S_REV) & M_REV)
#define A_PL_PCIE_LINK 0x19440
#define S_LN0_AESTAT 26
#define M_LN0_AESTAT 0x7U
#define V_LN0_AESTAT(x) ((x) << S_LN0_AESTAT)
#define G_LN0_AESTAT(x) (((x) >> S_LN0_AESTAT) & M_LN0_AESTAT)
#define S_LN0_AECMD 23
#define M_LN0_AECMD 0x7U
#define V_LN0_AECMD(x) ((x) << S_LN0_AECMD)
#define G_LN0_AECMD(x) (((x) >> S_LN0_AECMD) & M_LN0_AECMD)
#define S_T5_STATECFGINITF 16
#define M_T5_STATECFGINITF 0x7fU
#define V_T5_STATECFGINITF(x) ((x) << S_T5_STATECFGINITF)
#define G_T5_STATECFGINITF(x) (((x) >> S_T5_STATECFGINITF) & M_T5_STATECFGINITF)
#define S_T5_STATECFGINIT 12
#define M_T5_STATECFGINIT 0xfU
#define V_T5_STATECFGINIT(x) ((x) << S_T5_STATECFGINIT)
#define G_T5_STATECFGINIT(x) (((x) >> S_T5_STATECFGINIT) & M_T5_STATECFGINIT)
#define S_PCIE_SPEED 8
#define M_PCIE_SPEED 0x3U
#define V_PCIE_SPEED(x) ((x) << S_PCIE_SPEED)
#define G_PCIE_SPEED(x) (((x) >> S_PCIE_SPEED) & M_PCIE_SPEED)
#define S_T5_PERSTTIMEOUT 7
#define V_T5_PERSTTIMEOUT(x) ((x) << S_T5_PERSTTIMEOUT)
#define F_T5_PERSTTIMEOUT V_T5_PERSTTIMEOUT(1U)
#define S_T5_LTSSMENABLE 6
#define V_T5_LTSSMENABLE(x) ((x) << S_T5_LTSSMENABLE)
#define F_T5_LTSSMENABLE V_T5_LTSSMENABLE(1U)
#define S_LTSSM 0
#define M_LTSSM 0x3fU
#define V_LTSSM(x) ((x) << S_LTSSM)
#define G_LTSSM(x) (((x) >> S_LTSSM) & M_LTSSM)
#define S_T6_LN0_AESTAT 27
#define M_T6_LN0_AESTAT 0x7U
#define V_T6_LN0_AESTAT(x) ((x) << S_T6_LN0_AESTAT)
#define G_T6_LN0_AESTAT(x) (((x) >> S_T6_LN0_AESTAT) & M_T6_LN0_AESTAT)
#define S_T6_LN0_AECMD 24
#define M_T6_LN0_AECMD 0x7U
#define V_T6_LN0_AECMD(x) ((x) << S_T6_LN0_AECMD)
#define G_T6_LN0_AECMD(x) (((x) >> S_T6_LN0_AECMD) & M_T6_LN0_AECMD)
#define S_T6_STATECFGINITF 16
#define M_T6_STATECFGINITF 0xffU
#define V_T6_STATECFGINITF(x) ((x) << S_T6_STATECFGINITF)
#define G_T6_STATECFGINITF(x) (((x) >> S_T6_STATECFGINITF) & M_T6_STATECFGINITF)
#define S_T6_STATECFGINIT 12
#define M_T6_STATECFGINIT 0xfU
#define V_T6_STATECFGINIT(x) ((x) << S_T6_STATECFGINIT)
#define G_T6_STATECFGINIT(x) (((x) >> S_T6_STATECFGINIT) & M_T6_STATECFGINIT)
#define S_PHY_STATUS 10
#define V_PHY_STATUS(x) ((x) << S_PHY_STATUS)
#define F_PHY_STATUS V_PHY_STATUS(1U)
#define S_SPEED_PL 8
#define M_SPEED_PL 0x3U
#define V_SPEED_PL(x) ((x) << S_SPEED_PL)
#define G_SPEED_PL(x) (((x) >> S_SPEED_PL) & M_SPEED_PL)
#define S_PERSTTIMEOUT_PL 7
#define V_PERSTTIMEOUT_PL(x) ((x) << S_PERSTTIMEOUT_PL)
#define F_PERSTTIMEOUT_PL V_PERSTTIMEOUT_PL(1U)
#define S_T6_LTSSMENABLE 6
#define V_T6_LTSSMENABLE(x) ((x) << S_T6_LTSSMENABLE)
#define F_T6_LTSSMENABLE V_T6_LTSSMENABLE(1U)
#define A_PL_PCIE_CTL_STAT 0x19444
#define S_PCIE_STATUS 16
#define M_PCIE_STATUS 0xffffU
#define V_PCIE_STATUS(x) ((x) << S_PCIE_STATUS)
#define G_PCIE_STATUS(x) (((x) >> S_PCIE_STATUS) & M_PCIE_STATUS)
#define S_PCIE_CONTROL 0
#define M_PCIE_CONTROL 0xffffU
#define V_PCIE_CONTROL(x) ((x) << S_PCIE_CONTROL)
#define G_PCIE_CONTROL(x) (((x) >> S_PCIE_CONTROL) & M_PCIE_CONTROL)
#define A_PL_SEMAPHORE_CTL 0x1944c
#define S_LOCKSTATUS 16
#define M_LOCKSTATUS 0xffU
#define V_LOCKSTATUS(x) ((x) << S_LOCKSTATUS)
#define G_LOCKSTATUS(x) (((x) >> S_LOCKSTATUS) & M_LOCKSTATUS)
#define S_OWNEROVERRIDE 8
#define V_OWNEROVERRIDE(x) ((x) << S_OWNEROVERRIDE)
#define F_OWNEROVERRIDE V_OWNEROVERRIDE(1U)
#define S_ENABLEPF 0
#define M_ENABLEPF 0xffU
#define V_ENABLEPF(x) ((x) << S_ENABLEPF)
#define G_ENABLEPF(x) (((x) >> S_ENABLEPF) & M_ENABLEPF)
#define A_PL_SEMAPHORE_LOCK 0x19450
#define S_SEMLOCK 31
#define V_SEMLOCK(x) ((x) << S_SEMLOCK)
#define F_SEMLOCK V_SEMLOCK(1U)
#define S_SEMSRCBUS 3
#define M_SEMSRCBUS 0x3U
#define V_SEMSRCBUS(x) ((x) << S_SEMSRCBUS)
#define G_SEMSRCBUS(x) (((x) >> S_SEMSRCBUS) & M_SEMSRCBUS)
#define S_SEMSRCPF 0
#define M_SEMSRCPF 0x7U
#define V_SEMSRCPF(x) ((x) << S_SEMSRCPF)
#define G_SEMSRCPF(x) (((x) >> S_SEMSRCPF) & M_SEMSRCPF)
#define A_PL_PF_ENABLE 0x19470
#define S_PF_ENABLE 0
#define M_PF_ENABLE 0xffU
#define V_PF_ENABLE(x) ((x) << S_PF_ENABLE)
#define G_PF_ENABLE(x) (((x) >> S_PF_ENABLE) & M_PF_ENABLE)
#define A_PL_PORTX_MAP 0x19474
#define S_MAP7 28
#define M_MAP7 0x7U
#define V_MAP7(x) ((x) << S_MAP7)
#define G_MAP7(x) (((x) >> S_MAP7) & M_MAP7)
#define S_MAP6 24
#define M_MAP6 0x7U
#define V_MAP6(x) ((x) << S_MAP6)
#define G_MAP6(x) (((x) >> S_MAP6) & M_MAP6)
#define S_MAP5 20
#define M_MAP5 0x7U
#define V_MAP5(x) ((x) << S_MAP5)
#define G_MAP5(x) (((x) >> S_MAP5) & M_MAP5)
#define S_MAP4 16
#define M_MAP4 0x7U
#define V_MAP4(x) ((x) << S_MAP4)
#define G_MAP4(x) (((x) >> S_MAP4) & M_MAP4)
#define S_MAP3 12
#define M_MAP3 0x7U
#define V_MAP3(x) ((x) << S_MAP3)
#define G_MAP3(x) (((x) >> S_MAP3) & M_MAP3)
#define S_MAP2 8
#define M_MAP2 0x7U
#define V_MAP2(x) ((x) << S_MAP2)
#define G_MAP2(x) (((x) >> S_MAP2) & M_MAP2)
#define S_MAP1 4
#define M_MAP1 0x7U
#define V_MAP1(x) ((x) << S_MAP1)
#define G_MAP1(x) (((x) >> S_MAP1) & M_MAP1)
#define S_MAP0 0
#define M_MAP0 0x7U
#define V_MAP0(x) ((x) << S_MAP0)
#define G_MAP0(x) (((x) >> S_MAP0) & M_MAP0)
#define A_PL_VF_SLICE_L 0x19490
#define S_LIMITADDR 16
#define M_LIMITADDR 0x3ffU
#define V_LIMITADDR(x) ((x) << S_LIMITADDR)
#define G_LIMITADDR(x) (((x) >> S_LIMITADDR) & M_LIMITADDR)
#define S_SLICEBASEADDR 0
#define M_SLICEBASEADDR 0x3ffU
#define V_SLICEBASEADDR(x) ((x) << S_SLICEBASEADDR)
#define G_SLICEBASEADDR(x) (((x) >> S_SLICEBASEADDR) & M_SLICEBASEADDR)
#define A_PL_VF_SLICE_H 0x19494
#define S_MODINDX 16
#define M_MODINDX 0x7U
#define V_MODINDX(x) ((x) << S_MODINDX)
#define G_MODINDX(x) (((x) >> S_MODINDX) & M_MODINDX)
#define S_MODOFFSET 0
#define M_MODOFFSET 0x3ffU
#define V_MODOFFSET(x) ((x) << S_MODOFFSET)
#define G_MODOFFSET(x) (((x) >> S_MODOFFSET) & M_MODOFFSET)
#define A_PL_FLR_VF_STATUS 0x194d0
#define A_PL_FLR_PF_STATUS 0x194e0
#define S_FLR_PF 0
#define M_FLR_PF 0xffU
#define V_FLR_PF(x) ((x) << S_FLR_PF)
#define G_FLR_PF(x) (((x) >> S_FLR_PF) & M_FLR_PF)
#define A_PL_TIMEOUT_CTL 0x194f0
#define S_PL_TIMEOUT 0
#define M_PL_TIMEOUT 0xffffU
#define V_PL_TIMEOUT(x) ((x) << S_PL_TIMEOUT)
#define G_PL_TIMEOUT(x) (((x) >> S_PL_TIMEOUT) & M_PL_TIMEOUT)
#define S_PERRCAPTURE 16
#define V_PERRCAPTURE(x) ((x) << S_PERRCAPTURE)
#define F_PERRCAPTURE V_PERRCAPTURE(1U)
#define A_PL_TIMEOUT_STATUS0 0x194f4
#define S_PL_TOADDR 2
#define M_PL_TOADDR 0xfffffffU
#define V_PL_TOADDR(x) ((x) << S_PL_TOADDR)
#define G_PL_TOADDR(x) (((x) >> S_PL_TOADDR) & M_PL_TOADDR)
#define A_PL_TIMEOUT_STATUS1 0x194f8
#define S_PL_TOVALID 31
#define V_PL_TOVALID(x) ((x) << S_PL_TOVALID)
#define F_PL_TOVALID V_PL_TOVALID(1U)
#define S_WRITE 22
#define V_WRITE(x) ((x) << S_WRITE)
#define F_WRITE V_WRITE(1U)
#define S_PL_TOBUS 20
#define M_PL_TOBUS 0x3U
#define V_PL_TOBUS(x) ((x) << S_PL_TOBUS)
#define G_PL_TOBUS(x) (((x) >> S_PL_TOBUS) & M_PL_TOBUS)
#define S_RGN 19
#define V_RGN(x) ((x) << S_RGN)
#define F_RGN V_RGN(1U)
#define S_PL_TOPF 16
#define M_PL_TOPF 0x7U
#define V_PL_TOPF(x) ((x) << S_PL_TOPF)
#define G_PL_TOPF(x) (((x) >> S_PL_TOPF) & M_PL_TOPF)
#define S_PL_TORID 0
#define M_PL_TORID 0xffffU
#define V_PL_TORID(x) ((x) << S_PL_TORID)
#define G_PL_TORID(x) (((x) >> S_PL_TORID) & M_PL_TORID)
#define S_VALIDPERR 30
#define V_VALIDPERR(x) ((x) << S_VALIDPERR)
#define F_VALIDPERR V_VALIDPERR(1U)
#define S_PL_TOVFID 0
#define M_PL_TOVFID 0xffU
#define V_PL_TOVFID(x) ((x) << S_PL_TOVFID)
#define G_PL_TOVFID(x) (((x) >> S_PL_TOVFID) & M_PL_TOVFID)
#define S_T6_PL_TOVFID 0
#define M_T6_PL_TOVFID 0x1ffU
#define V_T6_PL_TOVFID(x) ((x) << S_T6_PL_TOVFID)
#define G_T6_PL_TOVFID(x) (((x) >> S_T6_PL_TOVFID) & M_T6_PL_TOVFID)
#define A_PL_VFID_MAP 0x19800
#define S_VFID_VLD 7
#define V_VFID_VLD(x) ((x) << S_VFID_VLD)
#define F_VFID_VLD V_VFID_VLD(1U)
/* registers for module LE */
#define LE_BASE_ADDR 0x19c00
#define A_LE_BUF_CONFIG 0x19c00
#define A_LE_DB_ID 0x19c00
#define A_LE_DB_CONFIG 0x19c04
#define S_TCAMCMDOVLAPEN 21
#define V_TCAMCMDOVLAPEN(x) ((x) << S_TCAMCMDOVLAPEN)
#define F_TCAMCMDOVLAPEN V_TCAMCMDOVLAPEN(1U)
#define S_HASHEN 20
#define V_HASHEN(x) ((x) << S_HASHEN)
#define F_HASHEN V_HASHEN(1U)
#define S_ASBOTHSRCHEN 18
#define V_ASBOTHSRCHEN(x) ((x) << S_ASBOTHSRCHEN)
#define F_ASBOTHSRCHEN V_ASBOTHSRCHEN(1U)
#define S_ASLIPCOMPEN 17
#define V_ASLIPCOMPEN(x) ((x) << S_ASLIPCOMPEN)
#define F_ASLIPCOMPEN V_ASLIPCOMPEN(1U)
#define S_BUILD 16
#define V_BUILD(x) ((x) << S_BUILD)
#define F_BUILD V_BUILD(1U)
#define S_FILTEREN 11
#define V_FILTEREN(x) ((x) << S_FILTEREN)
#define F_FILTEREN V_FILTEREN(1U)
#define S_SYNMODE 7
#define M_SYNMODE 0x3U
#define V_SYNMODE(x) ((x) << S_SYNMODE)
#define G_SYNMODE(x) (((x) >> S_SYNMODE) & M_SYNMODE)
#define S_LEBUSEN 5
#define V_LEBUSEN(x) ((x) << S_LEBUSEN)
#define F_LEBUSEN V_LEBUSEN(1U)
#define S_ELOOKDUMEN 4
#define V_ELOOKDUMEN(x) ((x) << S_ELOOKDUMEN)
#define F_ELOOKDUMEN V_ELOOKDUMEN(1U)
#define S_IPV4ONLYEN 3
#define V_IPV4ONLYEN(x) ((x) << S_IPV4ONLYEN)
#define F_IPV4ONLYEN V_IPV4ONLYEN(1U)
#define S_MOSTCMDOEN 2
#define V_MOSTCMDOEN(x) ((x) << S_MOSTCMDOEN)
#define F_MOSTCMDOEN V_MOSTCMDOEN(1U)
#define S_DELACTSYNOEN 1
#define V_DELACTSYNOEN(x) ((x) << S_DELACTSYNOEN)
#define F_DELACTSYNOEN V_DELACTSYNOEN(1U)
#define S_CMDOVERLAPDIS 0
#define V_CMDOVERLAPDIS(x) ((x) << S_CMDOVERLAPDIS)
#define F_CMDOVERLAPDIS V_CMDOVERLAPDIS(1U)
#define S_MASKCMDOLAPDIS 26
#define V_MASKCMDOLAPDIS(x) ((x) << S_MASKCMDOLAPDIS)
#define F_MASKCMDOLAPDIS V_MASKCMDOLAPDIS(1U)
#define S_IPV4HASHSIZEEN 25
#define V_IPV4HASHSIZEEN(x) ((x) << S_IPV4HASHSIZEEN)
#define F_IPV4HASHSIZEEN V_IPV4HASHSIZEEN(1U)
#define S_PROTOCOLMASKEN 24
#define V_PROTOCOLMASKEN(x) ((x) << S_PROTOCOLMASKEN)
#define F_PROTOCOLMASKEN V_PROTOCOLMASKEN(1U)
#define S_TUPLESIZEEN 23
#define V_TUPLESIZEEN(x) ((x) << S_TUPLESIZEEN)
#define F_TUPLESIZEEN V_TUPLESIZEEN(1U)
#define S_SRVRSRAMEN 22
#define V_SRVRSRAMEN(x) ((x) << S_SRVRSRAMEN)
#define F_SRVRSRAMEN V_SRVRSRAMEN(1U)
#define S_ASBOTHSRCHENPR 19
#define V_ASBOTHSRCHENPR(x) ((x) << S_ASBOTHSRCHENPR)
#define F_ASBOTHSRCHENPR V_ASBOTHSRCHENPR(1U)
#define S_POCLIPTID0 15
#define V_POCLIPTID0(x) ((x) << S_POCLIPTID0)
#define F_POCLIPTID0 V_POCLIPTID0(1U)
#define S_TCAMARBOFF 14
#define V_TCAMARBOFF(x) ((x) << S_TCAMARBOFF)
#define F_TCAMARBOFF V_TCAMARBOFF(1U)
#define S_ACCNTFULLEN 13
#define V_ACCNTFULLEN(x) ((x) << S_ACCNTFULLEN)
#define F_ACCNTFULLEN V_ACCNTFULLEN(1U)
#define S_FILTERRWNOCLIP 12
#define V_FILTERRWNOCLIP(x) ((x) << S_FILTERRWNOCLIP)
#define F_FILTERRWNOCLIP V_FILTERRWNOCLIP(1U)
#define S_CRCHASH 10
#define V_CRCHASH(x) ((x) << S_CRCHASH)
#define F_CRCHASH V_CRCHASH(1U)
#define S_COMPTID 9
#define V_COMPTID(x) ((x) << S_COMPTID)
#define F_COMPTID V_COMPTID(1U)
#define S_SINGLETHREAD 6
#define V_SINGLETHREAD(x) ((x) << S_SINGLETHREAD)
#define F_SINGLETHREAD V_SINGLETHREAD(1U)
#define S_CHK_FUL_TUP_ZERO 27
#define V_CHK_FUL_TUP_ZERO(x) ((x) << S_CHK_FUL_TUP_ZERO)
#define F_CHK_FUL_TUP_ZERO V_CHK_FUL_TUP_ZERO(1U)
#define S_PRI_HASH 26
#define V_PRI_HASH(x) ((x) << S_PRI_HASH)
#define F_PRI_HASH V_PRI_HASH(1U)
#define S_EXTN_HASH_IPV4 25
#define V_EXTN_HASH_IPV4(x) ((x) << S_EXTN_HASH_IPV4)
#define F_EXTN_HASH_IPV4 V_EXTN_HASH_IPV4(1U)
#define S_ASLIPCOMPEN_IPV4 18
#define V_ASLIPCOMPEN_IPV4(x) ((x) << S_ASLIPCOMPEN_IPV4)
#define F_ASLIPCOMPEN_IPV4 V_ASLIPCOMPEN_IPV4(1U)
#define S_IGNR_TUP_ZERO 9
#define V_IGNR_TUP_ZERO(x) ((x) << S_IGNR_TUP_ZERO)
#define F_IGNR_TUP_ZERO V_IGNR_TUP_ZERO(1U)
#define S_IGNR_LIP_ZERO 8
#define V_IGNR_LIP_ZERO(x) ((x) << S_IGNR_LIP_ZERO)
#define F_IGNR_LIP_ZERO V_IGNR_LIP_ZERO(1U)
#define S_CLCAM_INIT_BUSY 7
#define V_CLCAM_INIT_BUSY(x) ((x) << S_CLCAM_INIT_BUSY)
#define F_CLCAM_INIT_BUSY V_CLCAM_INIT_BUSY(1U)
#define S_CLCAM_INIT 6
#define V_CLCAM_INIT(x) ((x) << S_CLCAM_INIT)
#define F_CLCAM_INIT V_CLCAM_INIT(1U)
#define S_MTCAM_INIT_BUSY 5
#define V_MTCAM_INIT_BUSY(x) ((x) << S_MTCAM_INIT_BUSY)
#define F_MTCAM_INIT_BUSY V_MTCAM_INIT_BUSY(1U)
#define S_MTCAM_INIT 4
#define V_MTCAM_INIT(x) ((x) << S_MTCAM_INIT)
#define F_MTCAM_INIT V_MTCAM_INIT(1U)
#define S_REGION_EN 0
#define M_REGION_EN 0xfU
#define V_REGION_EN(x) ((x) << S_REGION_EN)
#define G_REGION_EN(x) (((x) >> S_REGION_EN) & M_REGION_EN)
#define A_LE_MISC 0x19c08
#define S_CMPUNVAIL 0
#define M_CMPUNVAIL 0xfU
#define V_CMPUNVAIL(x) ((x) << S_CMPUNVAIL)
#define G_CMPUNVAIL(x) (((x) >> S_CMPUNVAIL) & M_CMPUNVAIL)
#define S_SRAMDEEPSLEEP_STAT 11
#define V_SRAMDEEPSLEEP_STAT(x) ((x) << S_SRAMDEEPSLEEP_STAT)
#define F_SRAMDEEPSLEEP_STAT V_SRAMDEEPSLEEP_STAT(1U)
#define S_TCAMDEEPSLEEP1_STAT 10
#define V_TCAMDEEPSLEEP1_STAT(x) ((x) << S_TCAMDEEPSLEEP1_STAT)
#define F_TCAMDEEPSLEEP1_STAT V_TCAMDEEPSLEEP1_STAT(1U)
#define S_TCAMDEEPSLEEP0_STAT 9
#define V_TCAMDEEPSLEEP0_STAT(x) ((x) << S_TCAMDEEPSLEEP0_STAT)
#define F_TCAMDEEPSLEEP0_STAT V_TCAMDEEPSLEEP0_STAT(1U)
#define S_SRAMDEEPSLEEP 8
#define V_SRAMDEEPSLEEP(x) ((x) << S_SRAMDEEPSLEEP)
#define F_SRAMDEEPSLEEP V_SRAMDEEPSLEEP(1U)
#define S_TCAMDEEPSLEEP1 7
#define V_TCAMDEEPSLEEP1(x) ((x) << S_TCAMDEEPSLEEP1)
#define F_TCAMDEEPSLEEP1 V_TCAMDEEPSLEEP1(1U)
#define S_TCAMDEEPSLEEP0 6
#define V_TCAMDEEPSLEEP0(x) ((x) << S_TCAMDEEPSLEEP0)
#define F_TCAMDEEPSLEEP0 V_TCAMDEEPSLEEP0(1U)
#define S_SRVRAMCLKOFF 5
#define V_SRVRAMCLKOFF(x) ((x) << S_SRVRAMCLKOFF)
#define F_SRVRAMCLKOFF V_SRVRAMCLKOFF(1U)
#define S_HASHCLKOFF 4
#define V_HASHCLKOFF(x) ((x) << S_HASHCLKOFF)
#define F_HASHCLKOFF V_HASHCLKOFF(1U)
#define A_LE_DB_EXEC_CTRL 0x19c08
#define S_TPDB_IF_PAUSE_ACK 10
#define V_TPDB_IF_PAUSE_ACK(x) ((x) << S_TPDB_IF_PAUSE_ACK)
#define F_TPDB_IF_PAUSE_ACK V_TPDB_IF_PAUSE_ACK(1U)
#define S_TPDB_IF_PAUSE_REQ 9
#define V_TPDB_IF_PAUSE_REQ(x) ((x) << S_TPDB_IF_PAUSE_REQ)
#define F_TPDB_IF_PAUSE_REQ V_TPDB_IF_PAUSE_REQ(1U)
#define S_ERRSTOP_EN 8
#define V_ERRSTOP_EN(x) ((x) << S_ERRSTOP_EN)
#define F_ERRSTOP_EN V_ERRSTOP_EN(1U)
#define S_CMDLIMIT 0
#define M_CMDLIMIT 0xffU
#define V_CMDLIMIT(x) ((x) << S_CMDLIMIT)
#define G_CMDLIMIT(x) (((x) >> S_CMDLIMIT) & M_CMDLIMIT)
#define A_LE_DB_PS_CTRL 0x19c0c
#define S_CLTCAMDEEPSLEEP_STAT 10
#define V_CLTCAMDEEPSLEEP_STAT(x) ((x) << S_CLTCAMDEEPSLEEP_STAT)
#define F_CLTCAMDEEPSLEEP_STAT V_CLTCAMDEEPSLEEP_STAT(1U)
#define S_TCAMDEEPSLEEP_STAT 9
#define V_TCAMDEEPSLEEP_STAT(x) ((x) << S_TCAMDEEPSLEEP_STAT)
#define F_TCAMDEEPSLEEP_STAT V_TCAMDEEPSLEEP_STAT(1U)
#define S_CLTCAMDEEPSLEEP 7
#define V_CLTCAMDEEPSLEEP(x) ((x) << S_CLTCAMDEEPSLEEP)
#define F_CLTCAMDEEPSLEEP V_CLTCAMDEEPSLEEP(1U)
#define S_TCAMDEEPSLEEP 6
#define V_TCAMDEEPSLEEP(x) ((x) << S_TCAMDEEPSLEEP)
#define F_TCAMDEEPSLEEP V_TCAMDEEPSLEEP(1U)
#define A_LE_DB_ROUTING_TABLE_INDEX 0x19c10
#define S_RTINDX 7
#define M_RTINDX 0x3fU
#define V_RTINDX(x) ((x) << S_RTINDX)
#define G_RTINDX(x) (((x) >> S_RTINDX) & M_RTINDX)
#define A_LE_DB_ACTIVE_TABLE_START_INDEX 0x19c10
#define S_ATINDX 0
#define M_ATINDX 0xfffffU
#define V_ATINDX(x) ((x) << S_ATINDX)
#define G_ATINDX(x) (((x) >> S_ATINDX) & M_ATINDX)
#define A_LE_DB_FILTER_TABLE_INDEX 0x19c14
#define S_FTINDX 7
#define M_FTINDX 0x3fU
#define V_FTINDX(x) ((x) << S_FTINDX)
#define G_FTINDX(x) (((x) >> S_FTINDX) & M_FTINDX)
#define A_LE_DB_NORM_FILT_TABLE_START_INDEX 0x19c14
#define S_NFTINDX 0
#define M_NFTINDX 0xfffffU
#define V_NFTINDX(x) ((x) << S_NFTINDX)
#define G_NFTINDX(x) (((x) >> S_NFTINDX) & M_NFTINDX)
#define A_LE_DB_SERVER_INDEX 0x19c18
#define S_SRINDX 7
#define M_SRINDX 0x3fU
#define V_SRINDX(x) ((x) << S_SRINDX)
#define G_SRINDX(x) (((x) >> S_SRINDX) & M_SRINDX)
#define A_LE_DB_SRVR_START_INDEX 0x19c18
#define S_T6_SRINDX 0
#define M_T6_SRINDX 0xfffffU
#define V_T6_SRINDX(x) ((x) << S_T6_SRINDX)
#define G_T6_SRINDX(x) (((x) >> S_T6_SRINDX) & M_T6_SRINDX)
#define A_LE_DB_CLIP_TABLE_INDEX 0x19c1c
#define S_CLIPTINDX 7
#define M_CLIPTINDX 0x3fU
#define V_CLIPTINDX(x) ((x) << S_CLIPTINDX)
#define G_CLIPTINDX(x) (((x) >> S_CLIPTINDX) & M_CLIPTINDX)
#define A_LE_DB_HPRI_FILT_TABLE_START_INDEX 0x19c1c
#define S_HFTINDX 0
#define M_HFTINDX 0xfffffU
#define V_HFTINDX(x) ((x) << S_HFTINDX)
#define G_HFTINDX(x) (((x) >> S_HFTINDX) & M_HFTINDX)
#define A_LE_DB_ACT_CNT_IPV4 0x19c20
#define S_ACTCNTIPV4 0
#define M_ACTCNTIPV4 0xfffffU
#define V_ACTCNTIPV4(x) ((x) << S_ACTCNTIPV4)
#define G_ACTCNTIPV4(x) (((x) >> S_ACTCNTIPV4) & M_ACTCNTIPV4)
#define A_LE_DB_ACT_CNT_IPV6 0x19c24
#define S_ACTCNTIPV6 0
#define M_ACTCNTIPV6 0xfffffU
#define V_ACTCNTIPV6(x) ((x) << S_ACTCNTIPV6)
#define G_ACTCNTIPV6(x) (((x) >> S_ACTCNTIPV6) & M_ACTCNTIPV6)
#define A_LE_DB_HASH_CONFIG 0x19c28
#define S_HASHTIDSIZE 16
#define M_HASHTIDSIZE 0x3fU
#define V_HASHTIDSIZE(x) ((x) << S_HASHTIDSIZE)
#define G_HASHTIDSIZE(x) (((x) >> S_HASHTIDSIZE) & M_HASHTIDSIZE)
#define S_HASHSIZE 0
#define M_HASHSIZE 0x3fU
#define V_HASHSIZE(x) ((x) << S_HASHSIZE)
#define G_HASHSIZE(x) (((x) >> S_HASHSIZE) & M_HASHSIZE)
#define S_NUMHASHBKT 20
#define M_NUMHASHBKT 0x1fU
#define V_NUMHASHBKT(x) ((x) << S_NUMHASHBKT)
#define G_NUMHASHBKT(x) (((x) >> S_NUMHASHBKT) & M_NUMHASHBKT)
#define S_HASHTBLSIZE 3
#define M_HASHTBLSIZE 0x1ffffU
#define V_HASHTBLSIZE(x) ((x) << S_HASHTBLSIZE)
#define G_HASHTBLSIZE(x) (((x) >> S_HASHTBLSIZE) & M_HASHTBLSIZE)
#define A_LE_DB_HASH_TABLE_BASE 0x19c2c
#define A_LE_DB_MIN_NUM_ACTV_TCAM_ENTRIES 0x19c2c
#define S_MIN_ATCAM_ENTS 0
#define M_MIN_ATCAM_ENTS 0xfffffU
#define V_MIN_ATCAM_ENTS(x) ((x) << S_MIN_ATCAM_ENTS)
#define G_MIN_ATCAM_ENTS(x) (((x) >> S_MIN_ATCAM_ENTS) & M_MIN_ATCAM_ENTS)
#define A_LE_DB_HASH_TID_BASE 0x19c30
#define A_LE_DB_HASH_TBL_BASE_ADDR 0x19c30
#define S_HASHTBLADDR 4
#define M_HASHTBLADDR 0xfffffffU
#define V_HASHTBLADDR(x) ((x) << S_HASHTBLADDR)
#define G_HASHTBLADDR(x) (((x) >> S_HASHTBLADDR) & M_HASHTBLADDR)
#define A_LE_DB_SIZE 0x19c34
#define A_LE_TCAM_SIZE 0x19c34
#define S_TCAM_SIZE 0
#define M_TCAM_SIZE 0x3U
#define V_TCAM_SIZE(x) ((x) << S_TCAM_SIZE)
#define G_TCAM_SIZE(x) (((x) >> S_TCAM_SIZE) & M_TCAM_SIZE)
#define A_LE_DB_INT_ENABLE 0x19c38
#define S_MSGSEL 27
#define M_MSGSEL 0x1fU
#define V_MSGSEL(x) ((x) << S_MSGSEL)
#define G_MSGSEL(x) (((x) >> S_MSGSEL) & M_MSGSEL)
#define S_REQQPARERR 16
#define V_REQQPARERR(x) ((x) << S_REQQPARERR)
#define F_REQQPARERR V_REQQPARERR(1U)
#define S_UNKNOWNCMD 15
#define V_UNKNOWNCMD(x) ((x) << S_UNKNOWNCMD)
#define F_UNKNOWNCMD V_UNKNOWNCMD(1U)
#define S_DROPFILTERHIT 13
#define V_DROPFILTERHIT(x) ((x) << S_DROPFILTERHIT)
#define F_DROPFILTERHIT V_DROPFILTERHIT(1U)
#define S_FILTERHIT 12
#define V_FILTERHIT(x) ((x) << S_FILTERHIT)
#define F_FILTERHIT V_FILTERHIT(1U)
#define S_SYNCOOKIEOFF 11
#define V_SYNCOOKIEOFF(x) ((x) << S_SYNCOOKIEOFF)
#define F_SYNCOOKIEOFF V_SYNCOOKIEOFF(1U)
#define S_SYNCOOKIEBAD 10
#define V_SYNCOOKIEBAD(x) ((x) << S_SYNCOOKIEBAD)
#define F_SYNCOOKIEBAD V_SYNCOOKIEBAD(1U)
#define S_SYNCOOKIE 9
#define V_SYNCOOKIE(x) ((x) << S_SYNCOOKIE)
#define F_SYNCOOKIE V_SYNCOOKIE(1U)
#define S_NFASRCHFAIL 8
#define V_NFASRCHFAIL(x) ((x) << S_NFASRCHFAIL)
#define F_NFASRCHFAIL V_NFASRCHFAIL(1U)
#define S_ACTRGNFULL 7
#define V_ACTRGNFULL(x) ((x) << S_ACTRGNFULL)
#define F_ACTRGNFULL V_ACTRGNFULL(1U)
#define S_PARITYERR 6
#define V_PARITYERR(x) ((x) << S_PARITYERR)
#define F_PARITYERR V_PARITYERR(1U)
#define S_LIPMISS 5
#define V_LIPMISS(x) ((x) << S_LIPMISS)
#define F_LIPMISS V_LIPMISS(1U)
#define S_LIP0 4
#define V_LIP0(x) ((x) << S_LIP0)
#define F_LIP0 V_LIP0(1U)
#define S_MISS 3
#define V_MISS(x) ((x) << S_MISS)
#define F_MISS V_MISS(1U)
#define S_ROUTINGHIT 2
#define V_ROUTINGHIT(x) ((x) << S_ROUTINGHIT)
#define F_ROUTINGHIT V_ROUTINGHIT(1U)
#define S_ACTIVEHIT 1
#define V_ACTIVEHIT(x) ((x) << S_ACTIVEHIT)
#define F_ACTIVEHIT V_ACTIVEHIT(1U)
#define S_SERVERHIT 0
#define V_SERVERHIT(x) ((x) << S_SERVERHIT)
#define F_SERVERHIT V_SERVERHIT(1U)
#define S_ACTCNTIPV6TZERO 21
#define V_ACTCNTIPV6TZERO(x) ((x) << S_ACTCNTIPV6TZERO)
#define F_ACTCNTIPV6TZERO V_ACTCNTIPV6TZERO(1U)
#define S_ACTCNTIPV4TZERO 20
#define V_ACTCNTIPV4TZERO(x) ((x) << S_ACTCNTIPV4TZERO)
#define F_ACTCNTIPV4TZERO V_ACTCNTIPV4TZERO(1U)
#define S_ACTCNTIPV6ZERO 19
#define V_ACTCNTIPV6ZERO(x) ((x) << S_ACTCNTIPV6ZERO)
#define F_ACTCNTIPV6ZERO V_ACTCNTIPV6ZERO(1U)
#define S_ACTCNTIPV4ZERO 18
#define V_ACTCNTIPV4ZERO(x) ((x) << S_ACTCNTIPV4ZERO)
#define F_ACTCNTIPV4ZERO V_ACTCNTIPV4ZERO(1U)
#define S_MARSPPARERR 17
#define V_MARSPPARERR(x) ((x) << S_MARSPPARERR)
#define F_MARSPPARERR V_MARSPPARERR(1U)
#define S_VFPARERR 14
#define V_VFPARERR(x) ((x) << S_VFPARERR)
#define F_VFPARERR V_VFPARERR(1U)
#define S_CLIPSUBERR 29
#define V_CLIPSUBERR(x) ((x) << S_CLIPSUBERR)
#define F_CLIPSUBERR V_CLIPSUBERR(1U)
#define S_CLCAMFIFOERR 28
#define V_CLCAMFIFOERR(x) ((x) << S_CLCAMFIFOERR)
#define F_CLCAMFIFOERR V_CLCAMFIFOERR(1U)
#define S_HASHTBLMEMCRCERR 27
#define V_HASHTBLMEMCRCERR(x) ((x) << S_HASHTBLMEMCRCERR)
#define F_HASHTBLMEMCRCERR V_HASHTBLMEMCRCERR(1U)
#define S_CTCAMINVLDENT 26
#define V_CTCAMINVLDENT(x) ((x) << S_CTCAMINVLDENT)
#define F_CTCAMINVLDENT V_CTCAMINVLDENT(1U)
#define S_TCAMINVLDENT 25
#define V_TCAMINVLDENT(x) ((x) << S_TCAMINVLDENT)
#define F_TCAMINVLDENT V_TCAMINVLDENT(1U)
#define S_TOTCNTERR 24
#define V_TOTCNTERR(x) ((x) << S_TOTCNTERR)
#define F_TOTCNTERR V_TOTCNTERR(1U)
#define S_CMDPRSRINTERR 23
#define V_CMDPRSRINTERR(x) ((x) << S_CMDPRSRINTERR)
#define F_CMDPRSRINTERR V_CMDPRSRINTERR(1U)
#define S_CMDTIDERR 22
#define V_CMDTIDERR(x) ((x) << S_CMDTIDERR)
#define F_CMDTIDERR V_CMDTIDERR(1U)
#define S_T6_ACTRGNFULL 21
#define V_T6_ACTRGNFULL(x) ((x) << S_T6_ACTRGNFULL)
#define F_T6_ACTRGNFULL V_T6_ACTRGNFULL(1U)
#define S_T6_ACTCNTIPV6TZERO 20
#define V_T6_ACTCNTIPV6TZERO(x) ((x) << S_T6_ACTCNTIPV6TZERO)
#define F_T6_ACTCNTIPV6TZERO V_T6_ACTCNTIPV6TZERO(1U)
#define S_T6_ACTCNTIPV4TZERO 19
#define V_T6_ACTCNTIPV4TZERO(x) ((x) << S_T6_ACTCNTIPV4TZERO)
#define F_T6_ACTCNTIPV4TZERO V_T6_ACTCNTIPV4TZERO(1U)
#define S_T6_ACTCNTIPV6ZERO 18
#define V_T6_ACTCNTIPV6ZERO(x) ((x) << S_T6_ACTCNTIPV6ZERO)
#define F_T6_ACTCNTIPV6ZERO V_T6_ACTCNTIPV6ZERO(1U)
#define S_T6_ACTCNTIPV4ZERO 17
#define V_T6_ACTCNTIPV4ZERO(x) ((x) << S_T6_ACTCNTIPV4ZERO)
#define F_T6_ACTCNTIPV4ZERO V_T6_ACTCNTIPV4ZERO(1U)
#define S_MAIFWRINTPERR 16
#define V_MAIFWRINTPERR(x) ((x) << S_MAIFWRINTPERR)
#define F_MAIFWRINTPERR V_MAIFWRINTPERR(1U)
#define S_HASHTBLMEMACCERR 15
#define V_HASHTBLMEMACCERR(x) ((x) << S_HASHTBLMEMACCERR)
#define F_HASHTBLMEMACCERR V_HASHTBLMEMACCERR(1U)
#define S_TCAMCRCERR 14
#define V_TCAMCRCERR(x) ((x) << S_TCAMCRCERR)
#define F_TCAMCRCERR V_TCAMCRCERR(1U)
#define S_TCAMINTPERR 13
#define V_TCAMINTPERR(x) ((x) << S_TCAMINTPERR)
#define F_TCAMINTPERR V_TCAMINTPERR(1U)
#define S_VFSRAMPERR 12
#define V_VFSRAMPERR(x) ((x) << S_VFSRAMPERR)
#define F_VFSRAMPERR V_VFSRAMPERR(1U)
#define S_SRVSRAMPERR 11
#define V_SRVSRAMPERR(x) ((x) << S_SRVSRAMPERR)
#define F_SRVSRAMPERR V_SRVSRAMPERR(1U)
#define S_SSRAMINTPERR 10
#define V_SSRAMINTPERR(x) ((x) << S_SSRAMINTPERR)
#define F_SSRAMINTPERR V_SSRAMINTPERR(1U)
#define S_CLCAMINTPERR 9
#define V_CLCAMINTPERR(x) ((x) << S_CLCAMINTPERR)
#define F_CLCAMINTPERR V_CLCAMINTPERR(1U)
#define S_CLCAMCRCPARERR 8
#define V_CLCAMCRCPARERR(x) ((x) << S_CLCAMCRCPARERR)
#define F_CLCAMCRCPARERR V_CLCAMCRCPARERR(1U)
#define S_HASHTBLACCFAIL 7
#define V_HASHTBLACCFAIL(x) ((x) << S_HASHTBLACCFAIL)
#define F_HASHTBLACCFAIL V_HASHTBLACCFAIL(1U)
#define S_TCAMACCFAIL 6
#define V_TCAMACCFAIL(x) ((x) << S_TCAMACCFAIL)
#define F_TCAMACCFAIL V_TCAMACCFAIL(1U)
#define S_SRVSRAMACCFAIL 5
#define V_SRVSRAMACCFAIL(x) ((x) << S_SRVSRAMACCFAIL)
#define F_SRVSRAMACCFAIL V_SRVSRAMACCFAIL(1U)
#define S_CLIPTCAMACCFAIL 4
#define V_CLIPTCAMACCFAIL(x) ((x) << S_CLIPTCAMACCFAIL)
#define F_CLIPTCAMACCFAIL V_CLIPTCAMACCFAIL(1U)
#define S_T6_UNKNOWNCMD 3
#define V_T6_UNKNOWNCMD(x) ((x) << S_T6_UNKNOWNCMD)
#define F_T6_UNKNOWNCMD V_T6_UNKNOWNCMD(1U)
#define S_T6_LIP0 2
#define V_T6_LIP0(x) ((x) << S_T6_LIP0)
#define F_T6_LIP0 V_T6_LIP0(1U)
#define S_T6_LIPMISS 1
#define V_T6_LIPMISS(x) ((x) << S_T6_LIPMISS)
#define F_T6_LIPMISS V_T6_LIPMISS(1U)
#define S_PIPELINEERR 0
#define V_PIPELINEERR(x) ((x) << S_PIPELINEERR)
#define F_PIPELINEERR V_PIPELINEERR(1U)
#define A_LE_DB_INT_CAUSE 0x19c3c
#define S_T6_ACTRGNFULL 21
#define V_T6_ACTRGNFULL(x) ((x) << S_T6_ACTRGNFULL)
#define F_T6_ACTRGNFULL V_T6_ACTRGNFULL(1U)
#define S_T6_ACTCNTIPV6TZERO 20
#define V_T6_ACTCNTIPV6TZERO(x) ((x) << S_T6_ACTCNTIPV6TZERO)
#define F_T6_ACTCNTIPV6TZERO V_T6_ACTCNTIPV6TZERO(1U)
#define S_T6_ACTCNTIPV4TZERO 19
#define V_T6_ACTCNTIPV4TZERO(x) ((x) << S_T6_ACTCNTIPV4TZERO)
#define F_T6_ACTCNTIPV4TZERO V_T6_ACTCNTIPV4TZERO(1U)
#define S_T6_ACTCNTIPV6ZERO 18
#define V_T6_ACTCNTIPV6ZERO(x) ((x) << S_T6_ACTCNTIPV6ZERO)
#define F_T6_ACTCNTIPV6ZERO V_T6_ACTCNTIPV6ZERO(1U)
#define S_T6_ACTCNTIPV4ZERO 17
#define V_T6_ACTCNTIPV4ZERO(x) ((x) << S_T6_ACTCNTIPV4ZERO)
#define F_T6_ACTCNTIPV4ZERO V_T6_ACTCNTIPV4ZERO(1U)
#define S_T6_UNKNOWNCMD 3
#define V_T6_UNKNOWNCMD(x) ((x) << S_T6_UNKNOWNCMD)
#define F_T6_UNKNOWNCMD V_T6_UNKNOWNCMD(1U)
#define S_T6_LIP0 2
#define V_T6_LIP0(x) ((x) << S_T6_LIP0)
#define F_T6_LIP0 V_T6_LIP0(1U)
#define S_T6_LIPMISS 1
#define V_T6_LIPMISS(x) ((x) << S_T6_LIPMISS)
#define F_T6_LIPMISS V_T6_LIPMISS(1U)
#define A_LE_DB_INT_TID 0x19c40
#define S_INTTID 0
#define M_INTTID 0xfffffU
#define V_INTTID(x) ((x) << S_INTTID)
#define G_INTTID(x) (((x) >> S_INTTID) & M_INTTID)
#define A_LE_DB_DBG_MATCH_CMD_IDX_MASK 0x19c40
#define S_CMD_CMP_MASK 20
#define M_CMD_CMP_MASK 0x1fU
#define V_CMD_CMP_MASK(x) ((x) << S_CMD_CMP_MASK)
#define G_CMD_CMP_MASK(x) (((x) >> S_CMD_CMP_MASK) & M_CMD_CMP_MASK)
#define S_TID_CMP_MASK 0
#define M_TID_CMP_MASK 0xfffffU
#define V_TID_CMP_MASK(x) ((x) << S_TID_CMP_MASK)
#define G_TID_CMP_MASK(x) (((x) >> S_TID_CMP_MASK) & M_TID_CMP_MASK)
#define A_LE_DB_INT_PTID 0x19c44
#define S_INTPTID 0
#define M_INTPTID 0xfffffU
#define V_INTPTID(x) ((x) << S_INTPTID)
#define G_INTPTID(x) (((x) >> S_INTPTID) & M_INTPTID)
#define A_LE_DB_DBG_MATCH_CMD_IDX_DATA 0x19c44
#define S_CMD_CMP 20
#define M_CMD_CMP 0x1fU
#define V_CMD_CMP(x) ((x) << S_CMD_CMP)
#define G_CMD_CMP(x) (((x) >> S_CMD_CMP) & M_CMD_CMP)
#define S_TID_CMP 0
#define M_TID_CMP 0xfffffU
#define V_TID_CMP(x) ((x) << S_TID_CMP)
#define G_TID_CMP(x) (((x) >> S_TID_CMP) & M_TID_CMP)
#define A_LE_DB_INT_INDEX 0x19c48
#define S_INTINDEX 0
#define M_INTINDEX 0xfffffU
#define V_INTINDEX(x) ((x) << S_INTINDEX)
#define G_INTINDEX(x) (((x) >> S_INTINDEX) & M_INTINDEX)
#define A_LE_DB_ERR_CMD_TID 0x19c48
#define S_ERR_CID 22
#define M_ERR_CID 0xffU
#define V_ERR_CID(x) ((x) << S_ERR_CID)
#define G_ERR_CID(x) (((x) >> S_ERR_CID) & M_ERR_CID)
#define S_ERR_PROT 20
#define M_ERR_PROT 0x3U
#define V_ERR_PROT(x) ((x) << S_ERR_PROT)
#define G_ERR_PROT(x) (((x) >> S_ERR_PROT) & M_ERR_PROT)
#define S_ERR_TID 0
#define M_ERR_TID 0xfffffU
#define V_ERR_TID(x) ((x) << S_ERR_TID)
#define G_ERR_TID(x) (((x) >> S_ERR_TID) & M_ERR_TID)
#define A_LE_DB_INT_CMD 0x19c4c
#define S_INTCMD 0
#define M_INTCMD 0xfU
#define V_INTCMD(x) ((x) << S_INTCMD)
#define G_INTCMD(x) (((x) >> S_INTCMD) & M_INTCMD)
#define A_LE_DB_MASK_IPV4 0x19c50
#define A_LE_T5_DB_MASK_IPV4 0x19c50
#define A_LE_DB_DBG_MATCH_DATA_MASK 0x19c50
#define A_LE_DB_MAX_NUM_HASH_ENTRIES 0x19c70
#define S_MAX_HASH_ENTS 0
#define M_MAX_HASH_ENTS 0xfffffU
#define V_MAX_HASH_ENTS(x) ((x) << S_MAX_HASH_ENTS)
#define G_MAX_HASH_ENTS(x) (((x) >> S_MAX_HASH_ENTS) & M_MAX_HASH_ENTS)
#define A_LE_DB_RSP_CODE_0 0x19c74
#define S_SUCCESS 25
#define M_SUCCESS 0x1fU
#define V_SUCCESS(x) ((x) << S_SUCCESS)
#define G_SUCCESS(x) (((x) >> S_SUCCESS) & M_SUCCESS)
#define S_TCAM_ACTV_SUCC 20
#define M_TCAM_ACTV_SUCC 0x1fU
#define V_TCAM_ACTV_SUCC(x) ((x) << S_TCAM_ACTV_SUCC)
#define G_TCAM_ACTV_SUCC(x) (((x) >> S_TCAM_ACTV_SUCC) & M_TCAM_ACTV_SUCC)
#define S_HASH_ACTV_SUCC 15
#define M_HASH_ACTV_SUCC 0x1fU
#define V_HASH_ACTV_SUCC(x) ((x) << S_HASH_ACTV_SUCC)
#define G_HASH_ACTV_SUCC(x) (((x) >> S_HASH_ACTV_SUCC) & M_HASH_ACTV_SUCC)
#define S_TCAM_SRVR_HIT 10
#define M_TCAM_SRVR_HIT 0x1fU
#define V_TCAM_SRVR_HIT(x) ((x) << S_TCAM_SRVR_HIT)
#define G_TCAM_SRVR_HIT(x) (((x) >> S_TCAM_SRVR_HIT) & M_TCAM_SRVR_HIT)
#define S_SRAM_SRVR_HIT 5
#define M_SRAM_SRVR_HIT 0x1fU
#define V_SRAM_SRVR_HIT(x) ((x) << S_SRAM_SRVR_HIT)
#define G_SRAM_SRVR_HIT(x) (((x) >> S_SRAM_SRVR_HIT) & M_SRAM_SRVR_HIT)
#define S_TCAM_ACTV_HIT 0
#define M_TCAM_ACTV_HIT 0x1fU
#define V_TCAM_ACTV_HIT(x) ((x) << S_TCAM_ACTV_HIT)
#define G_TCAM_ACTV_HIT(x) (((x) >> S_TCAM_ACTV_HIT) & M_TCAM_ACTV_HIT)
#define A_LE_DB_RSP_CODE_1 0x19c78
#define S_HASH_ACTV_HIT 25
#define M_HASH_ACTV_HIT 0x1fU
#define V_HASH_ACTV_HIT(x) ((x) << S_HASH_ACTV_HIT)
#define G_HASH_ACTV_HIT(x) (((x) >> S_HASH_ACTV_HIT) & M_HASH_ACTV_HIT)
#define S_T6_MISS 20
#define M_T6_MISS 0x1fU
#define V_T6_MISS(x) ((x) << S_T6_MISS)
#define G_T6_MISS(x) (((x) >> S_T6_MISS) & M_T6_MISS)
#define S_NORM_FILT_HIT 15
#define M_NORM_FILT_HIT 0x1fU
#define V_NORM_FILT_HIT(x) ((x) << S_NORM_FILT_HIT)
#define G_NORM_FILT_HIT(x) (((x) >> S_NORM_FILT_HIT) & M_NORM_FILT_HIT)
#define S_HPRI_FILT_HIT 10
#define M_HPRI_FILT_HIT 0x1fU
#define V_HPRI_FILT_HIT(x) ((x) << S_HPRI_FILT_HIT)
#define G_HPRI_FILT_HIT(x) (((x) >> S_HPRI_FILT_HIT) & M_HPRI_FILT_HIT)
#define S_ACTV_OPEN_ERR 5
#define M_ACTV_OPEN_ERR 0x1fU
#define V_ACTV_OPEN_ERR(x) ((x) << S_ACTV_OPEN_ERR)
#define G_ACTV_OPEN_ERR(x) (((x) >> S_ACTV_OPEN_ERR) & M_ACTV_OPEN_ERR)
#define S_ACTV_FULL_ERR 0
#define M_ACTV_FULL_ERR 0x1fU
#define V_ACTV_FULL_ERR(x) ((x) << S_ACTV_FULL_ERR)
#define G_ACTV_FULL_ERR(x) (((x) >> S_ACTV_FULL_ERR) & M_ACTV_FULL_ERR)
#define A_LE_DB_RSP_CODE_2 0x19c7c
#define S_SRCH_RGN_HIT 25
#define M_SRCH_RGN_HIT 0x1fU
#define V_SRCH_RGN_HIT(x) ((x) << S_SRCH_RGN_HIT)
#define G_SRCH_RGN_HIT(x) (((x) >> S_SRCH_RGN_HIT) & M_SRCH_RGN_HIT)
#define S_CLIP_FAIL 20
#define M_CLIP_FAIL 0x1fU
#define V_CLIP_FAIL(x) ((x) << S_CLIP_FAIL)
#define G_CLIP_FAIL(x) (((x) >> S_CLIP_FAIL) & M_CLIP_FAIL)
#define S_LIP_ZERO_ERR 15
#define M_LIP_ZERO_ERR 0x1fU
#define V_LIP_ZERO_ERR(x) ((x) << S_LIP_ZERO_ERR)
#define G_LIP_ZERO_ERR(x) (((x) >> S_LIP_ZERO_ERR) & M_LIP_ZERO_ERR)
#define S_UNKNOWN_CMD 10
#define M_UNKNOWN_CMD 0x1fU
#define V_UNKNOWN_CMD(x) ((x) << S_UNKNOWN_CMD)
#define G_UNKNOWN_CMD(x) (((x) >> S_UNKNOWN_CMD) & M_UNKNOWN_CMD)
#define S_CMD_TID_ERR 5
#define M_CMD_TID_ERR 0x1fU
#define V_CMD_TID_ERR(x) ((x) << S_CMD_TID_ERR)
#define G_CMD_TID_ERR(x) (((x) >> S_CMD_TID_ERR) & M_CMD_TID_ERR)
#define S_INTERNAL_ERR 0
#define M_INTERNAL_ERR 0x1fU
#define V_INTERNAL_ERR(x) ((x) << S_INTERNAL_ERR)
#define G_INTERNAL_ERR(x) (((x) >> S_INTERNAL_ERR) & M_INTERNAL_ERR)
#define A_LE_DB_RSP_CODE_3 0x19c80
#define S_SRAM_SRVR_HIT_ACTF 25
#define M_SRAM_SRVR_HIT_ACTF 0x1fU
#define V_SRAM_SRVR_HIT_ACTF(x) ((x) << S_SRAM_SRVR_HIT_ACTF)
#define G_SRAM_SRVR_HIT_ACTF(x) (((x) >> S_SRAM_SRVR_HIT_ACTF) & M_SRAM_SRVR_HIT_ACTF)
#define S_TCAM_SRVR_HIT_ACTF 20
#define M_TCAM_SRVR_HIT_ACTF 0x1fU
#define V_TCAM_SRVR_HIT_ACTF(x) ((x) << S_TCAM_SRVR_HIT_ACTF)
#define G_TCAM_SRVR_HIT_ACTF(x) (((x) >> S_TCAM_SRVR_HIT_ACTF) & M_TCAM_SRVR_HIT_ACTF)
#define S_INVLDRD 15
#define M_INVLDRD 0x1fU
#define V_INVLDRD(x) ((x) << S_INVLDRD)
#define G_INVLDRD(x) (((x) >> S_INVLDRD) & M_INVLDRD)
#define S_TUPLZERO 10
#define M_TUPLZERO 0x1fU
#define V_TUPLZERO(x) ((x) << S_TUPLZERO)
#define G_TUPLZERO(x) (((x) >> S_TUPLZERO) & M_TUPLZERO)
#define A_LE_DB_ACT_CNT_IPV4_TCAM 0x19c94
#define A_LE_DB_ACT_CNT_IPV6_TCAM 0x19c98
#define A_LE_ACT_CNT_THRSH 0x19c9c
#define S_ACT_CNT_THRSH 0
#define M_ACT_CNT_THRSH 0x1fffffU
#define V_ACT_CNT_THRSH(x) ((x) << S_ACT_CNT_THRSH)
#define G_ACT_CNT_THRSH(x) (((x) >> S_ACT_CNT_THRSH) & M_ACT_CNT_THRSH)
#define A_LE_DB_MASK_IPV6 0x19ca0
#define A_LE_DB_DBG_MATCH_DATA 0x19ca0
#define A_LE_DB_REQ_RSP_CNT 0x19ce4
#define S_T4_RSPCNT 16
#define M_T4_RSPCNT 0xffffU
#define V_T4_RSPCNT(x) ((x) << S_T4_RSPCNT)
#define G_T4_RSPCNT(x) (((x) >> S_T4_RSPCNT) & M_T4_RSPCNT)
#define S_T4_REQCNT 0
#define M_T4_REQCNT 0xffffU
#define V_T4_REQCNT(x) ((x) << S_T4_REQCNT)
#define G_T4_REQCNT(x) (((x) >> S_T4_REQCNT) & M_T4_REQCNT)
#define S_RSPCNTLE 16
#define M_RSPCNTLE 0xffffU
#define V_RSPCNTLE(x) ((x) << S_RSPCNTLE)
#define G_RSPCNTLE(x) (((x) >> S_RSPCNTLE) & M_RSPCNTLE)
#define S_REQCNTLE 0
#define M_REQCNTLE 0xffffU
#define V_REQCNTLE(x) ((x) << S_REQCNTLE)
#define G_REQCNTLE(x) (((x) >> S_REQCNTLE) & M_REQCNTLE)
#define A_LE_DB_DBGI_CONFIG 0x19cf0
#define S_DBGICMDPERR 31
#define V_DBGICMDPERR(x) ((x) << S_DBGICMDPERR)
#define F_DBGICMDPERR V_DBGICMDPERR(1U)
#define S_DBGICMDRANGE 22
#define M_DBGICMDRANGE 0x7U
#define V_DBGICMDRANGE(x) ((x) << S_DBGICMDRANGE)
#define G_DBGICMDRANGE(x) (((x) >> S_DBGICMDRANGE) & M_DBGICMDRANGE)
#define S_DBGICMDMSKTYPE 21
#define V_DBGICMDMSKTYPE(x) ((x) << S_DBGICMDMSKTYPE)
#define F_DBGICMDMSKTYPE V_DBGICMDMSKTYPE(1U)
#define S_DBGICMDSEARCH 20
#define V_DBGICMDSEARCH(x) ((x) << S_DBGICMDSEARCH)
#define F_DBGICMDSEARCH V_DBGICMDSEARCH(1U)
#define S_DBGICMDREAD 19
#define V_DBGICMDREAD(x) ((x) << S_DBGICMDREAD)
#define F_DBGICMDREAD V_DBGICMDREAD(1U)
#define S_DBGICMDLEARN 18
#define V_DBGICMDLEARN(x) ((x) << S_DBGICMDLEARN)
#define F_DBGICMDLEARN V_DBGICMDLEARN(1U)
#define S_DBGICMDERASE 17
#define V_DBGICMDERASE(x) ((x) << S_DBGICMDERASE)
#define F_DBGICMDERASE V_DBGICMDERASE(1U)
#define S_DBGICMDIPV6 16
#define V_DBGICMDIPV6(x) ((x) << S_DBGICMDIPV6)
#define F_DBGICMDIPV6 V_DBGICMDIPV6(1U)
#define S_DBGICMDTYPE 13
#define M_DBGICMDTYPE 0x7U
#define V_DBGICMDTYPE(x) ((x) << S_DBGICMDTYPE)
#define G_DBGICMDTYPE(x) (((x) >> S_DBGICMDTYPE) & M_DBGICMDTYPE)
#define S_DBGICMDACKERR 12
#define V_DBGICMDACKERR(x) ((x) << S_DBGICMDACKERR)
#define F_DBGICMDACKERR V_DBGICMDACKERR(1U)
#define S_DBGICMDBUSY 3
#define V_DBGICMDBUSY(x) ((x) << S_DBGICMDBUSY)
#define F_DBGICMDBUSY V_DBGICMDBUSY(1U)
#define S_DBGICMDSTRT 2
#define V_DBGICMDSTRT(x) ((x) << S_DBGICMDSTRT)
#define F_DBGICMDSTRT V_DBGICMDSTRT(1U)
#define S_DBGICMDMODE 0
#define M_DBGICMDMODE 0x3U
#define V_DBGICMDMODE(x) ((x) << S_DBGICMDMODE)
#define G_DBGICMDMODE(x) (((x) >> S_DBGICMDMODE) & M_DBGICMDMODE)
#define S_DBGICMDMSKREAD 21
#define V_DBGICMDMSKREAD(x) ((x) << S_DBGICMDMSKREAD)
#define F_DBGICMDMSKREAD V_DBGICMDMSKREAD(1U)
#define S_DBGICMDWRITE 17
#define V_DBGICMDWRITE(x) ((x) << S_DBGICMDWRITE)
#define F_DBGICMDWRITE V_DBGICMDWRITE(1U)
#define A_LE_DB_DBGI_REQ_TCAM_CMD 0x19cf4
#define S_DBGICMD 20
#define M_DBGICMD 0xfU
#define V_DBGICMD(x) ((x) << S_DBGICMD)
#define G_DBGICMD(x) (((x) >> S_DBGICMD) & M_DBGICMD)
#define S_DBGITINDEX 0
#define M_DBGITINDEX 0xfffffU
#define V_DBGITINDEX(x) ((x) << S_DBGITINDEX)
#define G_DBGITINDEX(x) (((x) >> S_DBGITINDEX) & M_DBGITINDEX)
#define A_LE_DB_DBGI_REQ_CMD 0x19cf4
#define S_DBGITID 0
#define M_DBGITID 0xfffffU
#define V_DBGITID(x) ((x) << S_DBGITID)
#define G_DBGITID(x) (((x) >> S_DBGITID) & M_DBGITID)
#define A_LE_PERR_ENABLE 0x19cf8
#define S_REQQUEUE 1
#define V_REQQUEUE(x) ((x) << S_REQQUEUE)
#define F_REQQUEUE V_REQQUEUE(1U)
#define S_TCAM 0
#define V_TCAM(x) ((x) << S_TCAM)
#define F_TCAM V_TCAM(1U)
#define S_MARSPPARERRLE 17
#define V_MARSPPARERRLE(x) ((x) << S_MARSPPARERRLE)
#define F_MARSPPARERRLE V_MARSPPARERRLE(1U)
#define S_REQQUEUELE 16
#define V_REQQUEUELE(x) ((x) << S_REQQUEUELE)
#define F_REQQUEUELE V_REQQUEUELE(1U)
#define S_VFPARERRLE 14
#define V_VFPARERRLE(x) ((x) << S_VFPARERRLE)
#define F_VFPARERRLE V_VFPARERRLE(1U)
#define S_TCAMLE 6
#define V_TCAMLE(x) ((x) << S_TCAMLE)
#define F_TCAMLE V_TCAMLE(1U)
#define S_BKCHKPERIOD 22
#define M_BKCHKPERIOD 0x3ffU
#define V_BKCHKPERIOD(x) ((x) << S_BKCHKPERIOD)
#define G_BKCHKPERIOD(x) (((x) >> S_BKCHKPERIOD) & M_BKCHKPERIOD)
#define S_TCAMBKCHKEN 21
#define V_TCAMBKCHKEN(x) ((x) << S_TCAMBKCHKEN)
#define F_TCAMBKCHKEN V_TCAMBKCHKEN(1U)
#define S_T6_CLCAMFIFOERR 2
#define V_T6_CLCAMFIFOERR(x) ((x) << S_T6_CLCAMFIFOERR)
#define F_T6_CLCAMFIFOERR V_T6_CLCAMFIFOERR(1U)
#define S_T6_HASHTBLMEMCRCERR 1
#define V_T6_HASHTBLMEMCRCERR(x) ((x) << S_T6_HASHTBLMEMCRCERR)
#define F_T6_HASHTBLMEMCRCERR V_T6_HASHTBLMEMCRCERR(1U)
#define A_LE_SPARE 0x19cfc
#define A_LE_DB_DBGI_REQ_DATA 0x19d00
#define A_LE_DB_DBGI_REQ_MASK 0x19d50
#define A_LE_DB_DBGI_RSP_STATUS 0x19d94
#define S_DBGIRSPINDEX 12
#define M_DBGIRSPINDEX 0xfffffU
#define V_DBGIRSPINDEX(x) ((x) << S_DBGIRSPINDEX)
#define G_DBGIRSPINDEX(x) (((x) >> S_DBGIRSPINDEX) & M_DBGIRSPINDEX)
#define S_DBGIRSPMSG 8
#define M_DBGIRSPMSG 0xfU
#define V_DBGIRSPMSG(x) ((x) << S_DBGIRSPMSG)
#define G_DBGIRSPMSG(x) (((x) >> S_DBGIRSPMSG) & M_DBGIRSPMSG)
#define S_DBGIRSPMSGVLD 7
#define V_DBGIRSPMSGVLD(x) ((x) << S_DBGIRSPMSGVLD)
#define F_DBGIRSPMSGVLD V_DBGIRSPMSGVLD(1U)
#define S_DBGIRSPMHIT 2
#define V_DBGIRSPMHIT(x) ((x) << S_DBGIRSPMHIT)
#define F_DBGIRSPMHIT V_DBGIRSPMHIT(1U)
#define S_DBGIRSPHIT 1
#define V_DBGIRSPHIT(x) ((x) << S_DBGIRSPHIT)
#define F_DBGIRSPHIT V_DBGIRSPHIT(1U)
#define S_DBGIRSPVALID 0
#define V_DBGIRSPVALID(x) ((x) << S_DBGIRSPVALID)
#define F_DBGIRSPVALID V_DBGIRSPVALID(1U)
#define S_DBGIRSPTID 12
#define M_DBGIRSPTID 0xfffffU
#define V_DBGIRSPTID(x) ((x) << S_DBGIRSPTID)
#define G_DBGIRSPTID(x) (((x) >> S_DBGIRSPTID) & M_DBGIRSPTID)
#define S_DBGIRSPLEARN 2
#define V_DBGIRSPLEARN(x) ((x) << S_DBGIRSPLEARN)
#define F_DBGIRSPLEARN V_DBGIRSPLEARN(1U)
#define A_LE_DBG_SEL 0x19d98
#define A_LE_DB_DBGI_RSP_DATA 0x19da0
#define A_LE_DB_DBGI_RSP_LAST_CMD 0x19de4
#define S_LASTCMDB 16
#define M_LASTCMDB 0x7ffU
#define V_LASTCMDB(x) ((x) << S_LASTCMDB)
#define G_LASTCMDB(x) (((x) >> S_LASTCMDB) & M_LASTCMDB)
#define S_LASTCMDA 0
#define M_LASTCMDA 0x7ffU
#define V_LASTCMDA(x) ((x) << S_LASTCMDA)
#define G_LASTCMDA(x) (((x) >> S_LASTCMDA) & M_LASTCMDA)
#define A_LE_DB_DROP_FILTER_ENTRY 0x19de8
#define S_DROPFILTEREN 31
#define V_DROPFILTEREN(x) ((x) << S_DROPFILTEREN)
#define F_DROPFILTEREN V_DROPFILTEREN(1U)
#define S_DROPFILTERCLEAR 17
#define V_DROPFILTERCLEAR(x) ((x) << S_DROPFILTERCLEAR)
#define F_DROPFILTERCLEAR V_DROPFILTERCLEAR(1U)
#define S_DROPFILTERSET 16
#define V_DROPFILTERSET(x) ((x) << S_DROPFILTERSET)
#define F_DROPFILTERSET V_DROPFILTERSET(1U)
#define S_DROPFILTERFIDX 0
#define M_DROPFILTERFIDX 0x1fffU
#define V_DROPFILTERFIDX(x) ((x) << S_DROPFILTERFIDX)
#define G_DROPFILTERFIDX(x) (((x) >> S_DROPFILTERFIDX) & M_DROPFILTERFIDX)
#define A_LE_DB_PTID_SVRBASE 0x19df0
#define S_SVRBASE_ADDR 2
#define M_SVRBASE_ADDR 0x3ffffU
#define V_SVRBASE_ADDR(x) ((x) << S_SVRBASE_ADDR)
#define G_SVRBASE_ADDR(x) (((x) >> S_SVRBASE_ADDR) & M_SVRBASE_ADDR)
#define A_LE_DB_TCAM_TID_BASE 0x19df0
#define S_TCAM_TID_BASE 0
#define M_TCAM_TID_BASE 0xfffffU
#define V_TCAM_TID_BASE(x) ((x) << S_TCAM_TID_BASE)
#define G_TCAM_TID_BASE(x) (((x) >> S_TCAM_TID_BASE) & M_TCAM_TID_BASE)
#define A_LE_DB_FTID_FLTRBASE 0x19df4
#define S_FLTRBASE_ADDR 2
#define M_FLTRBASE_ADDR 0x3ffffU
#define V_FLTRBASE_ADDR(x) ((x) << S_FLTRBASE_ADDR)
#define G_FLTRBASE_ADDR(x) (((x) >> S_FLTRBASE_ADDR) & M_FLTRBASE_ADDR)
#define A_LE_DB_CLCAM_TID_BASE 0x19df4
#define S_CLCAM_TID_BASE 0
#define M_CLCAM_TID_BASE 0xfffffU
#define V_CLCAM_TID_BASE(x) ((x) << S_CLCAM_TID_BASE)
#define G_CLCAM_TID_BASE(x) (((x) >> S_CLCAM_TID_BASE) & M_CLCAM_TID_BASE)
#define A_LE_DB_TID_HASHBASE 0x19df8
#define S_HASHBASE_ADDR 2
#define M_HASHBASE_ADDR 0xfffffU
#define V_HASHBASE_ADDR(x) ((x) << S_HASHBASE_ADDR)
#define G_HASHBASE_ADDR(x) (((x) >> S_HASHBASE_ADDR) & M_HASHBASE_ADDR)
#define A_T6_LE_DB_HASH_TID_BASE 0x19df8
#define S_HASH_TID_BASE 0
#define M_HASH_TID_BASE 0xfffffU
#define V_HASH_TID_BASE(x) ((x) << S_HASH_TID_BASE)
#define G_HASH_TID_BASE(x) (((x) >> S_HASH_TID_BASE) & M_HASH_TID_BASE)
#define A_LE_PERR_INJECT 0x19dfc
#define S_LEMEMSEL 1
#define M_LEMEMSEL 0x7U
#define V_LEMEMSEL(x) ((x) << S_LEMEMSEL)
#define G_LEMEMSEL(x) (((x) >> S_LEMEMSEL) & M_LEMEMSEL)
#define A_LE_DB_SSRAM_TID_BASE 0x19dfc
#define S_SSRAM_TID_BASE 0
#define M_SSRAM_TID_BASE 0xfffffU
#define V_SSRAM_TID_BASE(x) ((x) << S_SSRAM_TID_BASE)
#define G_SSRAM_TID_BASE(x) (((x) >> S_SSRAM_TID_BASE) & M_SSRAM_TID_BASE)
#define A_LE_DB_ACTIVE_MASK_IPV4 0x19e00
#define A_LE_T5_DB_ACTIVE_MASK_IPV4 0x19e00
#define A_LE_DB_ACTIVE_MASK_IPV6 0x19e50
#define A_LE_HASH_MASK_GEN_IPV4 0x19ea0
#define A_LE_HASH_MASK_GEN_IPV4T5 0x19ea0
#define A_LE_HASH_MASK_GEN_IPV6 0x19eb0
#define A_LE_HASH_MASK_GEN_IPV6T5 0x19eb4
#define A_T6_LE_HASH_MASK_GEN_IPV6T5 0x19ec4
#define A_LE_HASH_MASK_CMP_IPV4 0x19ee0
#define A_LE_HASH_MASK_CMP_IPV4T5 0x19ee4
#define A_LE_DB_PSV_FILTER_MASK_TUP_IPV4 0x19ee4
#define A_LE_HASH_MASK_CMP_IPV6 0x19ef0
#define A_LE_DB_PSV_FILTER_MASK_FLT_IPV4 0x19ef0
#define A_LE_HASH_MASK_CMP_IPV6T5 0x19ef8
#define A_LE_DB_PSV_FILTER_MASK_TUP_IPV6 0x19f04
#define A_LE_DEBUG_LA_CONFIG 0x19f20
#define A_LE_REQ_DEBUG_LA_DATA 0x19f24
#define A_LE_REQ_DEBUG_LA_WRPTR 0x19f28
#define A_LE_DB_PSV_FILTER_MASK_FLT_IPV6 0x19f28
#define A_LE_RSP_DEBUG_LA_DATA 0x19f2c
#define A_LE_RSP_DEBUG_LA_WRPTR 0x19f30
#define A_LE_DEBUG_LA_SELECTOR 0x19f34
#define A_LE_SRVR_SRAM_INIT 0x19f34
#define S_SRVRSRAMBASE 2
#define M_SRVRSRAMBASE 0xfffffU
#define V_SRVRSRAMBASE(x) ((x) << S_SRVRSRAMBASE)
#define G_SRVRSRAMBASE(x) (((x) >> S_SRVRSRAMBASE) & M_SRVRSRAMBASE)
#define S_SRVRINITBUSY 1
#define V_SRVRINITBUSY(x) ((x) << S_SRVRINITBUSY)
#define F_SRVRINITBUSY V_SRVRINITBUSY(1U)
#define S_SRVRINIT 0
#define V_SRVRINIT(x) ((x) << S_SRVRINIT)
#define F_SRVRINIT V_SRVRINIT(1U)
#define A_LE_DB_SRVR_SRAM_CONFIG 0x19f34
#define S_PRI_HFILT 4
#define V_PRI_HFILT(x) ((x) << S_PRI_HFILT)
#define F_PRI_HFILT V_PRI_HFILT(1U)
#define S_PRI_SRVR 3
#define V_PRI_SRVR(x) ((x) << S_PRI_SRVR)
#define F_PRI_SRVR V_PRI_SRVR(1U)
#define S_PRI_FILT 2
#define V_PRI_FILT(x) ((x) << S_PRI_FILT)
#define F_PRI_FILT V_PRI_FILT(1U)
#define A_LE_DEBUG_LA_CAPTURED_DATA 0x19f38
#define A_LE_SRVR_VF_SRCH_TABLE 0x19f38
#define S_RDWR 21
#define V_RDWR(x) ((x) << S_RDWR)
#define F_RDWR V_RDWR(1U)
#define S_VFINDEX 14
#define M_VFINDEX 0x7fU
#define V_VFINDEX(x) ((x) << S_VFINDEX)
#define G_VFINDEX(x) (((x) >> S_VFINDEX) & M_VFINDEX)
#define S_SRCHHADDR 7
#define M_SRCHHADDR 0x7fU
#define V_SRCHHADDR(x) ((x) << S_SRCHHADDR)
#define G_SRCHHADDR(x) (((x) >> S_SRCHHADDR) & M_SRCHHADDR)
#define S_SRCHLADDR 0
#define M_SRCHLADDR 0x7fU
#define V_SRCHLADDR(x) ((x) << S_SRCHLADDR)
#define G_SRCHLADDR(x) (((x) >> S_SRCHLADDR) & M_SRCHLADDR)
#define A_LE_DB_SRVR_VF_SRCH_TABLE_CTRL 0x19f38
#define S_VFLUTBUSY 10
#define V_VFLUTBUSY(x) ((x) << S_VFLUTBUSY)
#define F_VFLUTBUSY V_VFLUTBUSY(1U)
#define S_VFLUTSTART 9
#define V_VFLUTSTART(x) ((x) << S_VFLUTSTART)
#define F_VFLUTSTART V_VFLUTSTART(1U)
#define S_T6_RDWR 8
#define V_T6_RDWR(x) ((x) << S_T6_RDWR)
#define F_T6_RDWR V_T6_RDWR(1U)
#define S_T6_VFINDEX 0
#define M_T6_VFINDEX 0xffU
#define V_T6_VFINDEX(x) ((x) << S_T6_VFINDEX)
#define G_T6_VFINDEX(x) (((x) >> S_T6_VFINDEX) & M_T6_VFINDEX)
#define A_LE_MA_DEBUG_LA_DATA 0x19f3c
#define A_LE_DB_SRVR_VF_SRCH_TABLE_DATA 0x19f3c
#define S_T6_SRCHHADDR 12
#define M_T6_SRCHHADDR 0xfffU
#define V_T6_SRCHHADDR(x) ((x) << S_T6_SRCHHADDR)
#define G_T6_SRCHHADDR(x) (((x) >> S_T6_SRCHHADDR) & M_T6_SRCHHADDR)
#define S_T6_SRCHLADDR 0
#define M_T6_SRCHLADDR 0xfffU
#define V_T6_SRCHLADDR(x) ((x) << S_T6_SRCHLADDR)
#define G_T6_SRCHLADDR(x) (((x) >> S_T6_SRCHLADDR) & M_T6_SRCHLADDR)
#define A_LE_RSP_DEBUG_LA_HASH_WRPTR 0x19f40
#define A_LE_DB_SECOND_ACTIVE_MASK_IPV4 0x19f40
#define A_LE_HASH_DEBUG_LA_DATA 0x19f44
#define A_LE_RSP_DEBUG_LA_TCAM_WRPTR 0x19f48
#define A_LE_TCAM_DEBUG_LA_DATA 0x19f4c
#define A_LE_DB_SECOND_GEN_HASH_MASK_IPV4 0x19f90
#define A_LE_DB_SECOND_CMP_HASH_MASK_IPV4 0x19fa4
#define A_LE_HASH_COLLISION 0x19fc4
#define A_LE_GLOBAL_COLLISION 0x19fc8
#define A_LE_FULL_CNT_COLLISION 0x19fcc
#define A_LE_DEBUG_LA_CONFIGT5 0x19fd0
#define A_LE_REQ_DEBUG_LA_DATAT5 0x19fd4
#define A_LE_REQ_DEBUG_LA_WRPTRT5 0x19fd8
#define A_LE_RSP_DEBUG_LA_DATAT5 0x19fdc
#define A_LE_RSP_DEBUG_LA_WRPTRT5 0x19fe0
#define A_LE_DEBUG_LA_SEL_DATA 0x19fe4
/* registers for module NCSI */
#define NCSI_BASE_ADDR 0x1a000
#define A_NCSI_PORT_CFGREG 0x1a000
#define S_WIREEN 28
#define M_WIREEN 0xfU
#define V_WIREEN(x) ((x) << S_WIREEN)
#define G_WIREEN(x) (((x) >> S_WIREEN) & M_WIREEN)
#define S_STRP_CRC 24
#define M_STRP_CRC 0xfU
#define V_STRP_CRC(x) ((x) << S_STRP_CRC)
#define G_STRP_CRC(x) (((x) >> S_STRP_CRC) & M_STRP_CRC)
#define S_RX_HALT 22
#define V_RX_HALT(x) ((x) << S_RX_HALT)
#define F_RX_HALT V_RX_HALT(1U)
#define S_FLUSH_RX_FIFO 21
#define V_FLUSH_RX_FIFO(x) ((x) << S_FLUSH_RX_FIFO)
#define F_FLUSH_RX_FIFO V_FLUSH_RX_FIFO(1U)
#define S_HW_ARB_EN 20
#define V_HW_ARB_EN(x) ((x) << S_HW_ARB_EN)
#define F_HW_ARB_EN V_HW_ARB_EN(1U)
#define S_SOFT_PKG_SEL 19
#define V_SOFT_PKG_SEL(x) ((x) << S_SOFT_PKG_SEL)
#define F_SOFT_PKG_SEL V_SOFT_PKG_SEL(1U)
#define S_ERR_DISCARD_EN 18
#define V_ERR_DISCARD_EN(x) ((x) << S_ERR_DISCARD_EN)
#define F_ERR_DISCARD_EN V_ERR_DISCARD_EN(1U)
#define S_MAX_PKT_SIZE 4
#define M_MAX_PKT_SIZE 0x3fffU
#define V_MAX_PKT_SIZE(x) ((x) << S_MAX_PKT_SIZE)
#define G_MAX_PKT_SIZE(x) (((x) >> S_MAX_PKT_SIZE) & M_MAX_PKT_SIZE)
#define S_RX_BYTE_SWAP 3
#define V_RX_BYTE_SWAP(x) ((x) << S_RX_BYTE_SWAP)
#define F_RX_BYTE_SWAP V_RX_BYTE_SWAP(1U)
#define S_TX_BYTE_SWAP 2
#define V_TX_BYTE_SWAP(x) ((x) << S_TX_BYTE_SWAP)
#define F_TX_BYTE_SWAP V_TX_BYTE_SWAP(1U)
#define A_NCSI_RST_CTRL 0x1a004
#define S_MAC_REF_RST 2
#define V_MAC_REF_RST(x) ((x) << S_MAC_REF_RST)
#define F_MAC_REF_RST V_MAC_REF_RST(1U)
#define S_MAC_RX_RST 1
#define V_MAC_RX_RST(x) ((x) << S_MAC_RX_RST)
#define F_MAC_RX_RST V_MAC_RX_RST(1U)
#define S_MAC_TX_RST 0
#define V_MAC_TX_RST(x) ((x) << S_MAC_TX_RST)
#define F_MAC_TX_RST V_MAC_TX_RST(1U)
#define A_NCSI_CH0_SADDR_LOW 0x1a010
#define A_NCSI_CH0_SADDR_HIGH 0x1a014
#define S_CHO_SADDR_EN 31
#define V_CHO_SADDR_EN(x) ((x) << S_CHO_SADDR_EN)
#define F_CHO_SADDR_EN V_CHO_SADDR_EN(1U)
#define S_CH0_SADDR_HIGH 0
#define M_CH0_SADDR_HIGH 0xffffU
#define V_CH0_SADDR_HIGH(x) ((x) << S_CH0_SADDR_HIGH)
#define G_CH0_SADDR_HIGH(x) (((x) >> S_CH0_SADDR_HIGH) & M_CH0_SADDR_HIGH)
#define A_NCSI_CH1_SADDR_LOW 0x1a018
#define A_NCSI_CH1_SADDR_HIGH 0x1a01c
#define S_CH1_SADDR_EN 31
#define V_CH1_SADDR_EN(x) ((x) << S_CH1_SADDR_EN)
#define F_CH1_SADDR_EN V_CH1_SADDR_EN(1U)
#define S_CH1_SADDR_HIGH 0
#define M_CH1_SADDR_HIGH 0xffffU
#define V_CH1_SADDR_HIGH(x) ((x) << S_CH1_SADDR_HIGH)
#define G_CH1_SADDR_HIGH(x) (((x) >> S_CH1_SADDR_HIGH) & M_CH1_SADDR_HIGH)
#define A_NCSI_CH2_SADDR_LOW 0x1a020
#define A_NCSI_CH2_SADDR_HIGH 0x1a024
#define S_CH2_SADDR_EN 31
#define V_CH2_SADDR_EN(x) ((x) << S_CH2_SADDR_EN)
#define F_CH2_SADDR_EN V_CH2_SADDR_EN(1U)
#define S_CH2_SADDR_HIGH 0
#define M_CH2_SADDR_HIGH 0xffffU
#define V_CH2_SADDR_HIGH(x) ((x) << S_CH2_SADDR_HIGH)
#define G_CH2_SADDR_HIGH(x) (((x) >> S_CH2_SADDR_HIGH) & M_CH2_SADDR_HIGH)
#define A_NCSI_CH3_SADDR_LOW 0x1a028
#define A_NCSI_CH3_SADDR_HIGH 0x1a02c
#define S_CH3_SADDR_EN 31
#define V_CH3_SADDR_EN(x) ((x) << S_CH3_SADDR_EN)
#define F_CH3_SADDR_EN V_CH3_SADDR_EN(1U)
#define S_CH3_SADDR_HIGH 0
#define M_CH3_SADDR_HIGH 0xffffU
#define V_CH3_SADDR_HIGH(x) ((x) << S_CH3_SADDR_HIGH)
#define G_CH3_SADDR_HIGH(x) (((x) >> S_CH3_SADDR_HIGH) & M_CH3_SADDR_HIGH)
#define A_NCSI_WORK_REQHDR_0 0x1a030
#define A_NCSI_WORK_REQHDR_1 0x1a034
#define A_NCSI_WORK_REQHDR_2 0x1a038
#define A_NCSI_WORK_REQHDR_3 0x1a03c
#define A_NCSI_MPS_HDR_LO 0x1a040
#define A_NCSI_MPS_HDR_HI 0x1a044
#define A_NCSI_CTL 0x1a048
#define S_STRIP_OVLAN 3
#define V_STRIP_OVLAN(x) ((x) << S_STRIP_OVLAN)
#define F_STRIP_OVLAN V_STRIP_OVLAN(1U)
#define S_BMC_DROP_NON_BC 2
#define V_BMC_DROP_NON_BC(x) ((x) << S_BMC_DROP_NON_BC)
#define F_BMC_DROP_NON_BC V_BMC_DROP_NON_BC(1U)
#define S_BMC_RX_FWD_ALL 1
#define V_BMC_RX_FWD_ALL(x) ((x) << S_BMC_RX_FWD_ALL)
#define F_BMC_RX_FWD_ALL V_BMC_RX_FWD_ALL(1U)
#define S_FWD_BMC 0
#define V_FWD_BMC(x) ((x) << S_FWD_BMC)
#define F_FWD_BMC V_FWD_BMC(1U)
#define A_NCSI_NCSI_ETYPE 0x1a04c
#define S_NCSI_ETHERTYPE 0
#define M_NCSI_ETHERTYPE 0xffffU
#define V_NCSI_ETHERTYPE(x) ((x) << S_NCSI_ETHERTYPE)
#define G_NCSI_ETHERTYPE(x) (((x) >> S_NCSI_ETHERTYPE) & M_NCSI_ETHERTYPE)
#define A_NCSI_RX_FIFO_CNT 0x1a050
#define S_NCSI_RXFIFO_CNT 0
#define M_NCSI_RXFIFO_CNT 0x7ffU
#define V_NCSI_RXFIFO_CNT(x) ((x) << S_NCSI_RXFIFO_CNT)
#define G_NCSI_RXFIFO_CNT(x) (((x) >> S_NCSI_RXFIFO_CNT) & M_NCSI_RXFIFO_CNT)
#define A_NCSI_RX_ERR_CNT 0x1a054
#define A_NCSI_RX_OF_CNT 0x1a058
#define A_NCSI_RX_MS_CNT 0x1a05c
#define A_NCSI_RX_IE_CNT 0x1a060
#define A_NCSI_MPS_DEMUX_CNT 0x1a064
#define S_MPS2CIM_CNT 16
#define M_MPS2CIM_CNT 0x1ffU
#define V_MPS2CIM_CNT(x) ((x) << S_MPS2CIM_CNT)
#define G_MPS2CIM_CNT(x) (((x) >> S_MPS2CIM_CNT) & M_MPS2CIM_CNT)
#define S_MPS2BMC_CNT 0
#define M_MPS2BMC_CNT 0x1ffU
#define V_MPS2BMC_CNT(x) ((x) << S_MPS2BMC_CNT)
#define G_MPS2BMC_CNT(x) (((x) >> S_MPS2BMC_CNT) & M_MPS2BMC_CNT)
#define A_NCSI_CIM_DEMUX_CNT 0x1a068
#define S_CIM2MPS_CNT 16
#define M_CIM2MPS_CNT 0x1ffU
#define V_CIM2MPS_CNT(x) ((x) << S_CIM2MPS_CNT)
#define G_CIM2MPS_CNT(x) (((x) >> S_CIM2MPS_CNT) & M_CIM2MPS_CNT)
#define S_CIM2BMC_CNT 0
#define M_CIM2BMC_CNT 0x1ffU
#define V_CIM2BMC_CNT(x) ((x) << S_CIM2BMC_CNT)
#define G_CIM2BMC_CNT(x) (((x) >> S_CIM2BMC_CNT) & M_CIM2BMC_CNT)
#define A_NCSI_TX_FIFO_CNT 0x1a06c
#define S_TX_FIFO_CNT 0
#define M_TX_FIFO_CNT 0x3ffU
#define V_TX_FIFO_CNT(x) ((x) << S_TX_FIFO_CNT)
#define G_TX_FIFO_CNT(x) (((x) >> S_TX_FIFO_CNT) & M_TX_FIFO_CNT)
#define A_NCSI_SE_CNT_CTL 0x1a0b0
#define S_SE_CNT_CLR 0
#define M_SE_CNT_CLR 0xfU
#define V_SE_CNT_CLR(x) ((x) << S_SE_CNT_CLR)
#define G_SE_CNT_CLR(x) (((x) >> S_SE_CNT_CLR) & M_SE_CNT_CLR)
#define A_NCSI_SE_CNT_MPS 0x1a0b4
#define S_NC2MPS_SOP_CNT 24
#define M_NC2MPS_SOP_CNT 0xffU
#define V_NC2MPS_SOP_CNT(x) ((x) << S_NC2MPS_SOP_CNT)
#define G_NC2MPS_SOP_CNT(x) (((x) >> S_NC2MPS_SOP_CNT) & M_NC2MPS_SOP_CNT)
#define S_NC2MPS_EOP_CNT 16
#define M_NC2MPS_EOP_CNT 0x3fU
#define V_NC2MPS_EOP_CNT(x) ((x) << S_NC2MPS_EOP_CNT)
#define G_NC2MPS_EOP_CNT(x) (((x) >> S_NC2MPS_EOP_CNT) & M_NC2MPS_EOP_CNT)
#define S_MPS2NC_SOP_CNT 8
#define M_MPS2NC_SOP_CNT 0xffU
#define V_MPS2NC_SOP_CNT(x) ((x) << S_MPS2NC_SOP_CNT)
#define G_MPS2NC_SOP_CNT(x) (((x) >> S_MPS2NC_SOP_CNT) & M_MPS2NC_SOP_CNT)
#define S_MPS2NC_EOP_CNT 0
#define M_MPS2NC_EOP_CNT 0xffU
#define V_MPS2NC_EOP_CNT(x) ((x) << S_MPS2NC_EOP_CNT)
#define G_MPS2NC_EOP_CNT(x) (((x) >> S_MPS2NC_EOP_CNT) & M_MPS2NC_EOP_CNT)
#define A_NCSI_SE_CNT_CIM 0x1a0b8
#define S_NC2CIM_SOP_CNT 24
#define M_NC2CIM_SOP_CNT 0xffU
#define V_NC2CIM_SOP_CNT(x) ((x) << S_NC2CIM_SOP_CNT)
#define G_NC2CIM_SOP_CNT(x) (((x) >> S_NC2CIM_SOP_CNT) & M_NC2CIM_SOP_CNT)
#define S_NC2CIM_EOP_CNT 16
#define M_NC2CIM_EOP_CNT 0x3fU
#define V_NC2CIM_EOP_CNT(x) ((x) << S_NC2CIM_EOP_CNT)
#define G_NC2CIM_EOP_CNT(x) (((x) >> S_NC2CIM_EOP_CNT) & M_NC2CIM_EOP_CNT)
#define S_CIM2NC_SOP_CNT 8
#define M_CIM2NC_SOP_CNT 0xffU
#define V_CIM2NC_SOP_CNT(x) ((x) << S_CIM2NC_SOP_CNT)
#define G_CIM2NC_SOP_CNT(x) (((x) >> S_CIM2NC_SOP_CNT) & M_CIM2NC_SOP_CNT)
#define S_CIM2NC_EOP_CNT 0
#define M_CIM2NC_EOP_CNT 0xffU
#define V_CIM2NC_EOP_CNT(x) ((x) << S_CIM2NC_EOP_CNT)
#define G_CIM2NC_EOP_CNT(x) (((x) >> S_CIM2NC_EOP_CNT) & M_CIM2NC_EOP_CNT)
#define A_NCSI_BUS_DEBUG 0x1a0bc
#define S_SOP_CNT_ERR 12
#define M_SOP_CNT_ERR 0xfU
#define V_SOP_CNT_ERR(x) ((x) << S_SOP_CNT_ERR)
#define G_SOP_CNT_ERR(x) (((x) >> S_SOP_CNT_ERR) & M_SOP_CNT_ERR)
#define S_BUS_STATE_MPS_OUT 6
#define M_BUS_STATE_MPS_OUT 0x3U
#define V_BUS_STATE_MPS_OUT(x) ((x) << S_BUS_STATE_MPS_OUT)
#define G_BUS_STATE_MPS_OUT(x) (((x) >> S_BUS_STATE_MPS_OUT) & M_BUS_STATE_MPS_OUT)
#define S_BUS_STATE_MPS_IN 4
#define M_BUS_STATE_MPS_IN 0x3U
#define V_BUS_STATE_MPS_IN(x) ((x) << S_BUS_STATE_MPS_IN)
#define G_BUS_STATE_MPS_IN(x) (((x) >> S_BUS_STATE_MPS_IN) & M_BUS_STATE_MPS_IN)
#define S_BUS_STATE_CIM_OUT 2
#define M_BUS_STATE_CIM_OUT 0x3U
#define V_BUS_STATE_CIM_OUT(x) ((x) << S_BUS_STATE_CIM_OUT)
#define G_BUS_STATE_CIM_OUT(x) (((x) >> S_BUS_STATE_CIM_OUT) & M_BUS_STATE_CIM_OUT)
#define S_BUS_STATE_CIM_IN 0
#define M_BUS_STATE_CIM_IN 0x3U
#define V_BUS_STATE_CIM_IN(x) ((x) << S_BUS_STATE_CIM_IN)
#define G_BUS_STATE_CIM_IN(x) (((x) >> S_BUS_STATE_CIM_IN) & M_BUS_STATE_CIM_IN)
#define A_NCSI_LA_RDPTR 0x1a0c0
#define A_NCSI_LA_RDDATA 0x1a0c4
#define A_NCSI_LA_WRPTR 0x1a0c8
#define A_NCSI_LA_RESERVED 0x1a0cc
#define A_NCSI_LA_CTL 0x1a0d0
#define A_NCSI_INT_ENABLE 0x1a0d4
#define S_CIM_DM_PRTY_ERR 8
#define V_CIM_DM_PRTY_ERR(x) ((x) << S_CIM_DM_PRTY_ERR)
#define F_CIM_DM_PRTY_ERR V_CIM_DM_PRTY_ERR(1U)
#define S_MPS_DM_PRTY_ERR 7
#define V_MPS_DM_PRTY_ERR(x) ((x) << S_MPS_DM_PRTY_ERR)
#define F_MPS_DM_PRTY_ERR V_MPS_DM_PRTY_ERR(1U)
#define S_TOKEN 6
#define V_TOKEN(x) ((x) << S_TOKEN)
#define F_TOKEN V_TOKEN(1U)
#define S_ARB_DONE 5
#define V_ARB_DONE(x) ((x) << S_ARB_DONE)
#define F_ARB_DONE V_ARB_DONE(1U)
#define S_ARB_STARTED 4
#define V_ARB_STARTED(x) ((x) << S_ARB_STARTED)
#define F_ARB_STARTED V_ARB_STARTED(1U)
#define S_WOL 3
#define V_WOL(x) ((x) << S_WOL)
#define F_WOL V_WOL(1U)
#define S_MACINT 2
#define V_MACINT(x) ((x) << S_MACINT)
#define F_MACINT V_MACINT(1U)
#define S_TXFIFO_PRTY_ERR 1
#define V_TXFIFO_PRTY_ERR(x) ((x) << S_TXFIFO_PRTY_ERR)
#define F_TXFIFO_PRTY_ERR V_TXFIFO_PRTY_ERR(1U)
#define S_RXFIFO_PRTY_ERR 0
#define V_RXFIFO_PRTY_ERR(x) ((x) << S_RXFIFO_PRTY_ERR)
#define F_RXFIFO_PRTY_ERR V_RXFIFO_PRTY_ERR(1U)
#define A_NCSI_INT_CAUSE 0x1a0d8
#define A_NCSI_STATUS 0x1a0dc
#define S_MASTER 1
#define V_MASTER(x) ((x) << S_MASTER)
#define F_MASTER V_MASTER(1U)
#define S_ARB_STATUS 0
#define V_ARB_STATUS(x) ((x) << S_ARB_STATUS)
#define F_ARB_STATUS V_ARB_STATUS(1U)
#define A_NCSI_PAUSE_CTRL 0x1a0e0
#define S_FORCEPAUSE 0
#define V_FORCEPAUSE(x) ((x) << S_FORCEPAUSE)
#define F_FORCEPAUSE V_FORCEPAUSE(1U)
#define A_NCSI_PAUSE_TIMEOUT 0x1a0e4
#define A_NCSI_PAUSE_WM 0x1a0ec
#define S_PAUSEHWM 16
#define M_PAUSEHWM 0x7ffU
#define V_PAUSEHWM(x) ((x) << S_PAUSEHWM)
#define G_PAUSEHWM(x) (((x) >> S_PAUSEHWM) & M_PAUSEHWM)
#define S_PAUSELWM 0
#define M_PAUSELWM 0x7ffU
#define V_PAUSELWM(x) ((x) << S_PAUSELWM)
#define G_PAUSELWM(x) (((x) >> S_PAUSELWM) & M_PAUSELWM)
#define A_NCSI_DEBUG 0x1a0f0
#define S_DEBUGSEL 0
#define M_DEBUGSEL 0x3fU
#define V_DEBUGSEL(x) ((x) << S_DEBUGSEL)
#define G_DEBUGSEL(x) (((x) >> S_DEBUGSEL) & M_DEBUGSEL)
#define S_TXFIFO_EMPTY 4
#define V_TXFIFO_EMPTY(x) ((x) << S_TXFIFO_EMPTY)
#define F_TXFIFO_EMPTY V_TXFIFO_EMPTY(1U)
#define S_TXFIFO_FULL 3
#define V_TXFIFO_FULL(x) ((x) << S_TXFIFO_FULL)
#define F_TXFIFO_FULL V_TXFIFO_FULL(1U)
#define S_PKG_ID 0
#define M_PKG_ID 0x7U
#define V_PKG_ID(x) ((x) << S_PKG_ID)
#define G_PKG_ID(x) (((x) >> S_PKG_ID) & M_PKG_ID)
#define A_NCSI_PERR_INJECT 0x1a0f4
#define S_MCSIMELSEL 1
#define V_MCSIMELSEL(x) ((x) << S_MCSIMELSEL)
#define F_MCSIMELSEL V_MCSIMELSEL(1U)
#define A_NCSI_PERR_ENABLE 0x1a0f8
#define A_NCSI_MACB_NETWORK_CTRL 0x1a100
#define S_TXSNDZEROPAUSE 12
#define V_TXSNDZEROPAUSE(x) ((x) << S_TXSNDZEROPAUSE)
#define F_TXSNDZEROPAUSE V_TXSNDZEROPAUSE(1U)
#define S_TXSNDPAUSE 11
#define V_TXSNDPAUSE(x) ((x) << S_TXSNDPAUSE)
#define F_TXSNDPAUSE V_TXSNDPAUSE(1U)
#define S_TXSTOP 10
#define V_TXSTOP(x) ((x) << S_TXSTOP)
#define F_TXSTOP V_TXSTOP(1U)
#define S_TXSTART 9
#define V_TXSTART(x) ((x) << S_TXSTART)
#define F_TXSTART V_TXSTART(1U)
#define S_BACKPRESS 8
#define V_BACKPRESS(x) ((x) << S_BACKPRESS)
#define F_BACKPRESS V_BACKPRESS(1U)
#define S_STATWREN 7
#define V_STATWREN(x) ((x) << S_STATWREN)
#define F_STATWREN V_STATWREN(1U)
#define S_INCRSTAT 6
#define V_INCRSTAT(x) ((x) << S_INCRSTAT)
#define F_INCRSTAT V_INCRSTAT(1U)
#define S_CLEARSTAT 5
#define V_CLEARSTAT(x) ((x) << S_CLEARSTAT)
#define F_CLEARSTAT V_CLEARSTAT(1U)
#define S_ENMGMTPORT 4
#define V_ENMGMTPORT(x) ((x) << S_ENMGMTPORT)
#define F_ENMGMTPORT V_ENMGMTPORT(1U)
#define S_NCSITXEN 3
#define V_NCSITXEN(x) ((x) << S_NCSITXEN)
#define F_NCSITXEN V_NCSITXEN(1U)
#define S_NCSIRXEN 2
#define V_NCSIRXEN(x) ((x) << S_NCSIRXEN)
#define F_NCSIRXEN V_NCSIRXEN(1U)
#define S_LOOPLOCAL 1
#define V_LOOPLOCAL(x) ((x) << S_LOOPLOCAL)
#define F_LOOPLOCAL V_LOOPLOCAL(1U)
#define S_LOOPPHY 0
#define V_LOOPPHY(x) ((x) << S_LOOPPHY)
#define F_LOOPPHY V_LOOPPHY(1U)
#define A_NCSI_MACB_NETWORK_CFG 0x1a104
#define S_PCLKDIV128 22
#define V_PCLKDIV128(x) ((x) << S_PCLKDIV128)
#define F_PCLKDIV128 V_PCLKDIV128(1U)
#define S_COPYPAUSE 21
#define V_COPYPAUSE(x) ((x) << S_COPYPAUSE)
#define F_COPYPAUSE V_COPYPAUSE(1U)
#define S_NONSTDPREOK 20
#define V_NONSTDPREOK(x) ((x) << S_NONSTDPREOK)
#define F_NONSTDPREOK V_NONSTDPREOK(1U)
#define S_NOFCS 19
#define V_NOFCS(x) ((x) << S_NOFCS)
#define F_NOFCS V_NOFCS(1U)
#define S_RXENHALFDUP 18
#define V_RXENHALFDUP(x) ((x) << S_RXENHALFDUP)
#define F_RXENHALFDUP V_RXENHALFDUP(1U)
#define S_NOCOPYFCS 17
#define V_NOCOPYFCS(x) ((x) << S_NOCOPYFCS)
#define F_NOCOPYFCS V_NOCOPYFCS(1U)
#define S_LENCHKEN 16
#define V_LENCHKEN(x) ((x) << S_LENCHKEN)
#define F_LENCHKEN V_LENCHKEN(1U)
#define S_RXBUFOFFSET 14
#define M_RXBUFOFFSET 0x3U
#define V_RXBUFOFFSET(x) ((x) << S_RXBUFOFFSET)
#define G_RXBUFOFFSET(x) (((x) >> S_RXBUFOFFSET) & M_RXBUFOFFSET)
#define S_PAUSEEN 13
#define V_PAUSEEN(x) ((x) << S_PAUSEEN)
#define F_PAUSEEN V_PAUSEEN(1U)
#define S_RETRYTEST 12
#define V_RETRYTEST(x) ((x) << S_RETRYTEST)
#define F_RETRYTEST V_RETRYTEST(1U)
#define S_PCLKDIV 10
#define M_PCLKDIV 0x3U
#define V_PCLKDIV(x) ((x) << S_PCLKDIV)
#define G_PCLKDIV(x) (((x) >> S_PCLKDIV) & M_PCLKDIV)
#define S_EXTCLASS 9
#define V_EXTCLASS(x) ((x) << S_EXTCLASS)
#define F_EXTCLASS V_EXTCLASS(1U)
#define S_EN1536FRAME 8
#define V_EN1536FRAME(x) ((x) << S_EN1536FRAME)
#define F_EN1536FRAME V_EN1536FRAME(1U)
#define S_UCASTHASHEN 7
#define V_UCASTHASHEN(x) ((x) << S_UCASTHASHEN)
#define F_UCASTHASHEN V_UCASTHASHEN(1U)
#define S_MCASTHASHEN 6
#define V_MCASTHASHEN(x) ((x) << S_MCASTHASHEN)
#define F_MCASTHASHEN V_MCASTHASHEN(1U)
#define S_RXBCASTDIS 5
#define V_RXBCASTDIS(x) ((x) << S_RXBCASTDIS)
#define F_RXBCASTDIS V_RXBCASTDIS(1U)
#define S_NCSICOPYALLFRAMES 4
#define V_NCSICOPYALLFRAMES(x) ((x) << S_NCSICOPYALLFRAMES)
#define F_NCSICOPYALLFRAMES V_NCSICOPYALLFRAMES(1U)
#define S_JUMBOEN 3
#define V_JUMBOEN(x) ((x) << S_JUMBOEN)
#define F_JUMBOEN V_JUMBOEN(1U)
#define S_SEREN 2
#define V_SEREN(x) ((x) << S_SEREN)
#define F_SEREN V_SEREN(1U)
#define S_FULLDUPLEX 1
#define V_FULLDUPLEX(x) ((x) << S_FULLDUPLEX)
#define F_FULLDUPLEX V_FULLDUPLEX(1U)
#define S_SPEED 0
#define V_SPEED(x) ((x) << S_SPEED)
#define F_SPEED V_SPEED(1U)
#define A_NCSI_MACB_NETWORK_STATUS 0x1a108
#define S_PHYMGMTSTATUS 2
#define V_PHYMGMTSTATUS(x) ((x) << S_PHYMGMTSTATUS)
#define F_PHYMGMTSTATUS V_PHYMGMTSTATUS(1U)
#define S_MDISTATUS 1
#define V_MDISTATUS(x) ((x) << S_MDISTATUS)
#define F_MDISTATUS V_MDISTATUS(1U)
#define S_LINKSTATUS 0
#define V_LINKSTATUS(x) ((x) << S_LINKSTATUS)
#define F_LINKSTATUS V_LINKSTATUS(1U)
#define A_NCSI_MACB_TX_STATUS 0x1a114
#define S_UNDERRUNERR 6
#define V_UNDERRUNERR(x) ((x) << S_UNDERRUNERR)
#define F_UNDERRUNERR V_UNDERRUNERR(1U)
#define S_TXCOMPLETE 5
#define V_TXCOMPLETE(x) ((x) << S_TXCOMPLETE)
#define F_TXCOMPLETE V_TXCOMPLETE(1U)
#define S_BUFFEREXHAUSTED 4
#define V_BUFFEREXHAUSTED(x) ((x) << S_BUFFEREXHAUSTED)
#define F_BUFFEREXHAUSTED V_BUFFEREXHAUSTED(1U)
#define S_TXPROGRESS 3
#define V_TXPROGRESS(x) ((x) << S_TXPROGRESS)
#define F_TXPROGRESS V_TXPROGRESS(1U)
#define S_RETRYLIMIT 2
#define V_RETRYLIMIT(x) ((x) << S_RETRYLIMIT)
#define F_RETRYLIMIT V_RETRYLIMIT(1U)
#define S_COLEVENT 1
#define V_COLEVENT(x) ((x) << S_COLEVENT)
#define F_COLEVENT V_COLEVENT(1U)
#define S_USEDBITREAD 0
#define V_USEDBITREAD(x) ((x) << S_USEDBITREAD)
#define F_USEDBITREAD V_USEDBITREAD(1U)
#define A_NCSI_MACB_RX_BUF_QPTR 0x1a118
#define S_RXBUFQPTR 2
#define M_RXBUFQPTR 0x3fffffffU
#define V_RXBUFQPTR(x) ((x) << S_RXBUFQPTR)
#define G_RXBUFQPTR(x) (((x) >> S_RXBUFQPTR) & M_RXBUFQPTR)
#define A_NCSI_MACB_TX_BUF_QPTR 0x1a11c
#define S_TXBUFQPTR 2
#define M_TXBUFQPTR 0x3fffffffU
#define V_TXBUFQPTR(x) ((x) << S_TXBUFQPTR)
#define G_TXBUFQPTR(x) (((x) >> S_TXBUFQPTR) & M_TXBUFQPTR)
#define A_NCSI_MACB_RX_STATUS 0x1a120
#define S_RXOVERRUNERR 2
#define V_RXOVERRUNERR(x) ((x) << S_RXOVERRUNERR)
#define F_RXOVERRUNERR V_RXOVERRUNERR(1U)
#define S_MACB_FRAMERCVD 1
#define V_MACB_FRAMERCVD(x) ((x) << S_MACB_FRAMERCVD)
#define F_MACB_FRAMERCVD V_MACB_FRAMERCVD(1U)
#define S_NORXBUF 0
#define V_NORXBUF(x) ((x) << S_NORXBUF)
#define F_NORXBUF V_NORXBUF(1U)
#define A_NCSI_MACB_INT_STATUS 0x1a124
#define S_PAUSETIMEZERO 13
#define V_PAUSETIMEZERO(x) ((x) << S_PAUSETIMEZERO)
#define F_PAUSETIMEZERO V_PAUSETIMEZERO(1U)
#define S_PAUSERCVD 12
#define V_PAUSERCVD(x) ((x) << S_PAUSERCVD)
#define F_PAUSERCVD V_PAUSERCVD(1U)
#define S_HRESPNOTOK 11
#define V_HRESPNOTOK(x) ((x) << S_HRESPNOTOK)
#define F_HRESPNOTOK V_HRESPNOTOK(1U)
#define S_RXOVERRUN 10
#define V_RXOVERRUN(x) ((x) << S_RXOVERRUN)
#define F_RXOVERRUN V_RXOVERRUN(1U)
#define S_LINKCHANGE 9
#define V_LINKCHANGE(x) ((x) << S_LINKCHANGE)
#define F_LINKCHANGE V_LINKCHANGE(1U)
#define S_INT_TXCOMPLETE 7
#define V_INT_TXCOMPLETE(x) ((x) << S_INT_TXCOMPLETE)
#define F_INT_TXCOMPLETE V_INT_TXCOMPLETE(1U)
#define S_TXBUFERR 6
#define V_TXBUFERR(x) ((x) << S_TXBUFERR)
#define F_TXBUFERR V_TXBUFERR(1U)
#define S_RETRYLIMITERR 5
#define V_RETRYLIMITERR(x) ((x) << S_RETRYLIMITERR)
#define F_RETRYLIMITERR V_RETRYLIMITERR(1U)
#define S_TXBUFUNDERRUN 4
#define V_TXBUFUNDERRUN(x) ((x) << S_TXBUFUNDERRUN)
#define F_TXBUFUNDERRUN V_TXBUFUNDERRUN(1U)
#define S_TXUSEDBITREAD 3
#define V_TXUSEDBITREAD(x) ((x) << S_TXUSEDBITREAD)
#define F_TXUSEDBITREAD V_TXUSEDBITREAD(1U)
#define S_RXUSEDBITREAD 2
#define V_RXUSEDBITREAD(x) ((x) << S_RXUSEDBITREAD)
#define F_RXUSEDBITREAD V_RXUSEDBITREAD(1U)
#define S_RXCOMPLETE 1
#define V_RXCOMPLETE(x) ((x) << S_RXCOMPLETE)
#define F_RXCOMPLETE V_RXCOMPLETE(1U)
#define S_MGMTFRAMESENT 0
#define V_MGMTFRAMESENT(x) ((x) << S_MGMTFRAMESENT)
#define F_MGMTFRAMESENT V_MGMTFRAMESENT(1U)
#define A_NCSI_MACB_INT_EN 0x1a128
#define A_NCSI_MACB_INT_DIS 0x1a12c
#define A_NCSI_MACB_INT_MASK 0x1a130
#define A_NCSI_MACB_PAUSE_TIME 0x1a138
#define S_PAUSETIME 0
#define M_PAUSETIME 0xffffU
#define V_PAUSETIME(x) ((x) << S_PAUSETIME)
#define G_PAUSETIME(x) (((x) >> S_PAUSETIME) & M_PAUSETIME)
#define A_NCSI_MACB_PAUSE_FRAMES_RCVD 0x1a13c
#define S_PAUSEFRRCVD 0
#define M_PAUSEFRRCVD 0xffffU
#define V_PAUSEFRRCVD(x) ((x) << S_PAUSEFRRCVD)
#define G_PAUSEFRRCVD(x) (((x) >> S_PAUSEFRRCVD) & M_PAUSEFRRCVD)
#define A_NCSI_MACB_TX_FRAMES_OK 0x1a140
#define S_TXFRAMESOK 0
#define M_TXFRAMESOK 0xffffffU
#define V_TXFRAMESOK(x) ((x) << S_TXFRAMESOK)
#define G_TXFRAMESOK(x) (((x) >> S_TXFRAMESOK) & M_TXFRAMESOK)
#define A_NCSI_MACB_SINGLE_COL_FRAMES 0x1a144
#define S_SINGLECOLTXFRAMES 0
#define M_SINGLECOLTXFRAMES 0xffffU
#define V_SINGLECOLTXFRAMES(x) ((x) << S_SINGLECOLTXFRAMES)
#define G_SINGLECOLTXFRAMES(x) (((x) >> S_SINGLECOLTXFRAMES) & M_SINGLECOLTXFRAMES)
#define A_NCSI_MACB_MUL_COL_FRAMES 0x1a148
#define S_MULCOLTXFRAMES 0
#define M_MULCOLTXFRAMES 0xffffU
#define V_MULCOLTXFRAMES(x) ((x) << S_MULCOLTXFRAMES)
#define G_MULCOLTXFRAMES(x) (((x) >> S_MULCOLTXFRAMES) & M_MULCOLTXFRAMES)
#define A_NCSI_MACB_RX_FRAMES_OK 0x1a14c
#define S_RXFRAMESOK 0
#define M_RXFRAMESOK 0xffffffU
#define V_RXFRAMESOK(x) ((x) << S_RXFRAMESOK)
#define G_RXFRAMESOK(x) (((x) >> S_RXFRAMESOK) & M_RXFRAMESOK)
#define A_NCSI_MACB_FCS_ERR 0x1a150
#define S_RXFCSERR 0
#define M_RXFCSERR 0xffU
#define V_RXFCSERR(x) ((x) << S_RXFCSERR)
#define G_RXFCSERR(x) (((x) >> S_RXFCSERR) & M_RXFCSERR)
#define A_NCSI_MACB_ALIGN_ERR 0x1a154
#define S_RXALIGNERR 0
#define M_RXALIGNERR 0xffU
#define V_RXALIGNERR(x) ((x) << S_RXALIGNERR)
#define G_RXALIGNERR(x) (((x) >> S_RXALIGNERR) & M_RXALIGNERR)
#define A_NCSI_MACB_DEF_TX_FRAMES 0x1a158
#define S_TXDEFERREDFRAMES 0
#define M_TXDEFERREDFRAMES 0xffffU
#define V_TXDEFERREDFRAMES(x) ((x) << S_TXDEFERREDFRAMES)
#define G_TXDEFERREDFRAMES(x) (((x) >> S_TXDEFERREDFRAMES) & M_TXDEFERREDFRAMES)
#define A_NCSI_MACB_LATE_COL 0x1a15c
#define S_LATECOLLISIONS 0
#define M_LATECOLLISIONS 0xffffU
#define V_LATECOLLISIONS(x) ((x) << S_LATECOLLISIONS)
#define G_LATECOLLISIONS(x) (((x) >> S_LATECOLLISIONS) & M_LATECOLLISIONS)
#define A_NCSI_MACB_EXCESSIVE_COL 0x1a160
#define S_EXCESSIVECOLLISIONS 0
#define M_EXCESSIVECOLLISIONS 0xffU
#define V_EXCESSIVECOLLISIONS(x) ((x) << S_EXCESSIVECOLLISIONS)
#define G_EXCESSIVECOLLISIONS(x) (((x) >> S_EXCESSIVECOLLISIONS) & M_EXCESSIVECOLLISIONS)
#define A_NCSI_MACB_TX_UNDERRUN_ERR 0x1a164
#define S_TXUNDERRUNERR 0
#define M_TXUNDERRUNERR 0xffU
#define V_TXUNDERRUNERR(x) ((x) << S_TXUNDERRUNERR)
#define G_TXUNDERRUNERR(x) (((x) >> S_TXUNDERRUNERR) & M_TXUNDERRUNERR)
#define A_NCSI_MACB_CARRIER_SENSE_ERR 0x1a168
#define S_CARRIERSENSEERRS 0
#define M_CARRIERSENSEERRS 0xffU
#define V_CARRIERSENSEERRS(x) ((x) << S_CARRIERSENSEERRS)
#define G_CARRIERSENSEERRS(x) (((x) >> S_CARRIERSENSEERRS) & M_CARRIERSENSEERRS)
#define A_NCSI_MACB_RX_RESOURCE_ERR 0x1a16c
#define S_RXRESOURCEERR 0
#define M_RXRESOURCEERR 0xffffU
#define V_RXRESOURCEERR(x) ((x) << S_RXRESOURCEERR)
#define G_RXRESOURCEERR(x) (((x) >> S_RXRESOURCEERR) & M_RXRESOURCEERR)
#define A_NCSI_MACB_RX_OVERRUN_ERR 0x1a170
#define S_RXOVERRUNERRCNT 0
#define M_RXOVERRUNERRCNT 0xffU
#define V_RXOVERRUNERRCNT(x) ((x) << S_RXOVERRUNERRCNT)
#define G_RXOVERRUNERRCNT(x) (((x) >> S_RXOVERRUNERRCNT) & M_RXOVERRUNERRCNT)
#define A_NCSI_MACB_RX_SYMBOL_ERR 0x1a174
#define S_RXSYMBOLERR 0
#define M_RXSYMBOLERR 0xffU
#define V_RXSYMBOLERR(x) ((x) << S_RXSYMBOLERR)
#define G_RXSYMBOLERR(x) (((x) >> S_RXSYMBOLERR) & M_RXSYMBOLERR)
#define A_NCSI_MACB_RX_OVERSIZE_FRAME 0x1a178
#define S_RXOVERSIZEERR 0
#define M_RXOVERSIZEERR 0xffU
#define V_RXOVERSIZEERR(x) ((x) << S_RXOVERSIZEERR)
#define G_RXOVERSIZEERR(x) (((x) >> S_RXOVERSIZEERR) & M_RXOVERSIZEERR)
#define A_NCSI_MACB_RX_JABBER_ERR 0x1a17c
#define S_RXJABBERERR 0
#define M_RXJABBERERR 0xffU
#define V_RXJABBERERR(x) ((x) << S_RXJABBERERR)
#define G_RXJABBERERR(x) (((x) >> S_RXJABBERERR) & M_RXJABBERERR)
#define A_NCSI_MACB_RX_UNDERSIZE_FRAME 0x1a180
#define S_RXUNDERSIZEFR 0
#define M_RXUNDERSIZEFR 0xffU
#define V_RXUNDERSIZEFR(x) ((x) << S_RXUNDERSIZEFR)
#define G_RXUNDERSIZEFR(x) (((x) >> S_RXUNDERSIZEFR) & M_RXUNDERSIZEFR)
#define A_NCSI_MACB_SQE_TEST_ERR 0x1a184
#define S_SQETESTERR 0
#define M_SQETESTERR 0xffU
#define V_SQETESTERR(x) ((x) << S_SQETESTERR)
#define G_SQETESTERR(x) (((x) >> S_SQETESTERR) & M_SQETESTERR)
#define A_NCSI_MACB_LENGTH_ERR 0x1a188
#define S_LENGTHERR 0
#define M_LENGTHERR 0xffU
#define V_LENGTHERR(x) ((x) << S_LENGTHERR)
#define G_LENGTHERR(x) (((x) >> S_LENGTHERR) & M_LENGTHERR)
#define A_NCSI_MACB_TX_PAUSE_FRAMES 0x1a18c
#define S_TXPAUSEFRAMES 0
#define M_TXPAUSEFRAMES 0xffffU
#define V_TXPAUSEFRAMES(x) ((x) << S_TXPAUSEFRAMES)
#define G_TXPAUSEFRAMES(x) (((x) >> S_TXPAUSEFRAMES) & M_TXPAUSEFRAMES)
#define A_NCSI_MACB_HASH_LOW 0x1a190
#define A_NCSI_MACB_HASH_HIGH 0x1a194
#define A_NCSI_MACB_SPECIFIC_1_LOW 0x1a198
#define A_NCSI_MACB_SPECIFIC_1_HIGH 0x1a19c
#define S_MATCHHIGH 0
#define M_MATCHHIGH 0xffffU
#define V_MATCHHIGH(x) ((x) << S_MATCHHIGH)
#define G_MATCHHIGH(x) (((x) >> S_MATCHHIGH) & M_MATCHHIGH)
#define A_NCSI_MACB_SPECIFIC_2_LOW 0x1a1a0
#define A_NCSI_MACB_SPECIFIC_2_HIGH 0x1a1a4
#define A_NCSI_MACB_SPECIFIC_3_LOW 0x1a1a8
#define A_NCSI_MACB_SPECIFIC_3_HIGH 0x1a1ac
#define A_NCSI_MACB_SPECIFIC_4_LOW 0x1a1b0
#define A_NCSI_MACB_SPECIFIC_4_HIGH 0x1a1b4
#define A_NCSI_MACB_TYPE_ID 0x1a1b8
#define S_TYPEID 0
#define M_TYPEID 0xffffU
#define V_TYPEID(x) ((x) << S_TYPEID)
#define G_TYPEID(x) (((x) >> S_TYPEID) & M_TYPEID)
#define A_NCSI_MACB_TX_PAUSE_QUANTUM 0x1a1bc
#define S_TXPAUSEQUANTUM 0
#define M_TXPAUSEQUANTUM 0xffffU
#define V_TXPAUSEQUANTUM(x) ((x) << S_TXPAUSEQUANTUM)
#define G_TXPAUSEQUANTUM(x) (((x) >> S_TXPAUSEQUANTUM) & M_TXPAUSEQUANTUM)
#define A_NCSI_MACB_USER_IO 0x1a1c0
#define S_USERPROGINPUT 16
#define M_USERPROGINPUT 0xffffU
#define V_USERPROGINPUT(x) ((x) << S_USERPROGINPUT)
#define G_USERPROGINPUT(x) (((x) >> S_USERPROGINPUT) & M_USERPROGINPUT)
#define S_USERPROGOUTPUT 0
#define M_USERPROGOUTPUT 0xffffU
#define V_USERPROGOUTPUT(x) ((x) << S_USERPROGOUTPUT)
#define G_USERPROGOUTPUT(x) (((x) >> S_USERPROGOUTPUT) & M_USERPROGOUTPUT)
#define A_NCSI_MACB_WOL_CFG 0x1a1c4
#define S_MCHASHEN 19
#define V_MCHASHEN(x) ((x) << S_MCHASHEN)
#define F_MCHASHEN V_MCHASHEN(1U)
#define S_SPECIFIC1EN 18
#define V_SPECIFIC1EN(x) ((x) << S_SPECIFIC1EN)
#define F_SPECIFIC1EN V_SPECIFIC1EN(1U)
#define S_ARPEN 17
#define V_ARPEN(x) ((x) << S_ARPEN)
#define F_ARPEN V_ARPEN(1U)
#define S_MAGICPKTEN 16
#define V_MAGICPKTEN(x) ((x) << S_MAGICPKTEN)
#define F_MAGICPKTEN V_MAGICPKTEN(1U)
#define S_ARPIPADDR 0
#define M_ARPIPADDR 0xffffU
#define V_ARPIPADDR(x) ((x) << S_ARPIPADDR)
#define G_ARPIPADDR(x) (((x) >> S_ARPIPADDR) & M_ARPIPADDR)
#define A_NCSI_MACB_REV_STATUS 0x1a1fc
#define S_PARTREF 16
#define M_PARTREF 0xffffU
#define V_PARTREF(x) ((x) << S_PARTREF)
#define G_PARTREF(x) (((x) >> S_PARTREF) & M_PARTREF)
#define S_DESREV 0
#define M_DESREV 0xffffU
#define V_DESREV(x) ((x) << S_DESREV)
#define G_DESREV(x) (((x) >> S_DESREV) & M_DESREV)
/* registers for module XGMAC */
#define XGMAC_BASE_ADDR 0x0
#define A_XGMAC_PORT_CFG 0x1000
#define S_XGMII_CLK_SEL 29
#define M_XGMII_CLK_SEL 0x7U
#define V_XGMII_CLK_SEL(x) ((x) << S_XGMII_CLK_SEL)
#define G_XGMII_CLK_SEL(x) (((x) >> S_XGMII_CLK_SEL) & M_XGMII_CLK_SEL)
#define S_SINKTX 27
#define V_SINKTX(x) ((x) << S_SINKTX)
#define F_SINKTX V_SINKTX(1U)
#define S_SINKTXONLINKDOWN 26
#define V_SINKTXONLINKDOWN(x) ((x) << S_SINKTXONLINKDOWN)
#define F_SINKTXONLINKDOWN V_SINKTXONLINKDOWN(1U)
#define S_XG2G_SPEED_MODE 25
#define V_XG2G_SPEED_MODE(x) ((x) << S_XG2G_SPEED_MODE)
#define F_XG2G_SPEED_MODE V_XG2G_SPEED_MODE(1U)
#define S_LOOPNOFWD 24
#define V_LOOPNOFWD(x) ((x) << S_LOOPNOFWD)
#define F_LOOPNOFWD V_LOOPNOFWD(1U)
#define S_XGM_TX_PAUSE_SIZE 23
#define V_XGM_TX_PAUSE_SIZE(x) ((x) << S_XGM_TX_PAUSE_SIZE)
#define F_XGM_TX_PAUSE_SIZE V_XGM_TX_PAUSE_SIZE(1U)
#define S_XGM_TX_PAUSE_FRAME 22
#define V_XGM_TX_PAUSE_FRAME(x) ((x) << S_XGM_TX_PAUSE_FRAME)
#define F_XGM_TX_PAUSE_FRAME V_XGM_TX_PAUSE_FRAME(1U)
#define S_XGM_TX_DISABLE_PRE 21
#define V_XGM_TX_DISABLE_PRE(x) ((x) << S_XGM_TX_DISABLE_PRE)
#define F_XGM_TX_DISABLE_PRE V_XGM_TX_DISABLE_PRE(1U)
#define S_XGM_TX_DISABLE_CRC 20
#define V_XGM_TX_DISABLE_CRC(x) ((x) << S_XGM_TX_DISABLE_CRC)
#define F_XGM_TX_DISABLE_CRC V_XGM_TX_DISABLE_CRC(1U)
#define S_SMUX_RX_LOOP 19
#define V_SMUX_RX_LOOP(x) ((x) << S_SMUX_RX_LOOP)
#define F_SMUX_RX_LOOP V_SMUX_RX_LOOP(1U)
#define S_RX_LANE_SWAP 18
#define V_RX_LANE_SWAP(x) ((x) << S_RX_LANE_SWAP)
#define F_RX_LANE_SWAP V_RX_LANE_SWAP(1U)
#define S_TX_LANE_SWAP 17
#define V_TX_LANE_SWAP(x) ((x) << S_TX_LANE_SWAP)
#define F_TX_LANE_SWAP V_TX_LANE_SWAP(1U)
#define S_SIGNAL_DET 14
#define V_SIGNAL_DET(x) ((x) << S_SIGNAL_DET)
#define F_SIGNAL_DET V_SIGNAL_DET(1U)
#define S_PMUX_RX_LOOP 13
#define V_PMUX_RX_LOOP(x) ((x) << S_PMUX_RX_LOOP)
#define F_PMUX_RX_LOOP V_PMUX_RX_LOOP(1U)
#define S_PMUX_TX_LOOP 12
#define V_PMUX_TX_LOOP(x) ((x) << S_PMUX_TX_LOOP)
#define F_PMUX_TX_LOOP V_PMUX_TX_LOOP(1U)
#define S_XGM_RX_SEL 10
#define M_XGM_RX_SEL 0x3U
#define V_XGM_RX_SEL(x) ((x) << S_XGM_RX_SEL)
#define G_XGM_RX_SEL(x) (((x) >> S_XGM_RX_SEL) & M_XGM_RX_SEL)
#define S_PCS_TX_SEL 8
#define M_PCS_TX_SEL 0x3U
#define V_PCS_TX_SEL(x) ((x) << S_PCS_TX_SEL)
#define G_PCS_TX_SEL(x) (((x) >> S_PCS_TX_SEL) & M_PCS_TX_SEL)
#define S_XAUI20_REM_PRE 5
#define V_XAUI20_REM_PRE(x) ((x) << S_XAUI20_REM_PRE)
#define F_XAUI20_REM_PRE V_XAUI20_REM_PRE(1U)
#define S_XAUI20_XGMII_SEL 4
#define V_XAUI20_XGMII_SEL(x) ((x) << S_XAUI20_XGMII_SEL)
#define F_XAUI20_XGMII_SEL V_XAUI20_XGMII_SEL(1U)
#define S_PORT_SEL 0
#define V_PORT_SEL(x) ((x) << S_PORT_SEL)
#define F_PORT_SEL V_PORT_SEL(1U)
#define A_XGMAC_PORT_RESET_CTRL 0x1004
#define S_AUXEXT_RESET 10
#define V_AUXEXT_RESET(x) ((x) << S_AUXEXT_RESET)
#define F_AUXEXT_RESET V_AUXEXT_RESET(1U)
#define S_TXFIFO_RESET 9
#define V_TXFIFO_RESET(x) ((x) << S_TXFIFO_RESET)
#define F_TXFIFO_RESET V_TXFIFO_RESET(1U)
#define S_RXFIFO_RESET 8
#define V_RXFIFO_RESET(x) ((x) << S_RXFIFO_RESET)
#define F_RXFIFO_RESET V_RXFIFO_RESET(1U)
#define S_BEAN_RESET 7
#define V_BEAN_RESET(x) ((x) << S_BEAN_RESET)
#define F_BEAN_RESET V_BEAN_RESET(1U)
#define S_XAUI_RESET 6
#define V_XAUI_RESET(x) ((x) << S_XAUI_RESET)
#define F_XAUI_RESET V_XAUI_RESET(1U)
#define S_AE_RESET 5
#define V_AE_RESET(x) ((x) << S_AE_RESET)
#define F_AE_RESET V_AE_RESET(1U)
#define S_XGM_RESET 4
#define V_XGM_RESET(x) ((x) << S_XGM_RESET)
#define F_XGM_RESET V_XGM_RESET(1U)
#define S_XG2G_RESET 3
#define V_XG2G_RESET(x) ((x) << S_XG2G_RESET)
#define F_XG2G_RESET V_XG2G_RESET(1U)
#define S_WOL_RESET 2
#define V_WOL_RESET(x) ((x) << S_WOL_RESET)
#define F_WOL_RESET V_WOL_RESET(1U)
#define S_XFI_PCS_RESET 1
#define V_XFI_PCS_RESET(x) ((x) << S_XFI_PCS_RESET)
#define F_XFI_PCS_RESET V_XFI_PCS_RESET(1U)
#define S_HSS_RESET 0
#define V_HSS_RESET(x) ((x) << S_HSS_RESET)
#define F_HSS_RESET V_HSS_RESET(1U)
#define A_XGMAC_PORT_LED_CFG 0x1008
#define S_LED1_CFG 5
#define M_LED1_CFG 0x7U
#define V_LED1_CFG(x) ((x) << S_LED1_CFG)
#define G_LED1_CFG(x) (((x) >> S_LED1_CFG) & M_LED1_CFG)
#define S_LED1_POLARITY_INV 4
#define V_LED1_POLARITY_INV(x) ((x) << S_LED1_POLARITY_INV)
#define F_LED1_POLARITY_INV V_LED1_POLARITY_INV(1U)
#define S_LED0_CFG 1
#define M_LED0_CFG 0x7U
#define V_LED0_CFG(x) ((x) << S_LED0_CFG)
#define G_LED0_CFG(x) (((x) >> S_LED0_CFG) & M_LED0_CFG)
#define S_LED0_POLARITY_INV 0
#define V_LED0_POLARITY_INV(x) ((x) << S_LED0_POLARITY_INV)
#define F_LED0_POLARITY_INV V_LED0_POLARITY_INV(1U)
#define A_XGMAC_PORT_LED_COUNTHI 0x100c
#define S_LED_COUNT_HI 0
#define M_LED_COUNT_HI 0x1ffffffU
#define V_LED_COUNT_HI(x) ((x) << S_LED_COUNT_HI)
#define G_LED_COUNT_HI(x) (((x) >> S_LED_COUNT_HI) & M_LED_COUNT_HI)
#define A_XGMAC_PORT_LED_COUNTLO 0x1010
#define S_LED_COUNT_LO 0
#define M_LED_COUNT_LO 0x1ffffffU
#define V_LED_COUNT_LO(x) ((x) << S_LED_COUNT_LO)
#define G_LED_COUNT_LO(x) (((x) >> S_LED_COUNT_LO) & M_LED_COUNT_LO)
#define A_XGMAC_PORT_DEBUG_CFG 0x1014
#define S_TESTCLK_SEL 0
#define M_TESTCLK_SEL 0xfU
#define V_TESTCLK_SEL(x) ((x) << S_TESTCLK_SEL)
#define G_TESTCLK_SEL(x) (((x) >> S_TESTCLK_SEL) & M_TESTCLK_SEL)
#define A_XGMAC_PORT_CFG2 0x1018
#define S_RX_POLARITY_INV 28
#define M_RX_POLARITY_INV 0xfU
#define V_RX_POLARITY_INV(x) ((x) << S_RX_POLARITY_INV)
#define G_RX_POLARITY_INV(x) (((x) >> S_RX_POLARITY_INV) & M_RX_POLARITY_INV)
#define S_TX_POLARITY_INV 24
#define M_TX_POLARITY_INV 0xfU
#define V_TX_POLARITY_INV(x) ((x) << S_TX_POLARITY_INV)
#define G_TX_POLARITY_INV(x) (((x) >> S_TX_POLARITY_INV) & M_TX_POLARITY_INV)
#define S_INSTANCENUM 22
#define M_INSTANCENUM 0x3U
#define V_INSTANCENUM(x) ((x) << S_INSTANCENUM)
#define G_INSTANCENUM(x) (((x) >> S_INSTANCENUM) & M_INSTANCENUM)
#define S_STOPONPERR 21
#define V_STOPONPERR(x) ((x) << S_STOPONPERR)
#define F_STOPONPERR V_STOPONPERR(1U)
#define S_MACTXEN 20
#define V_MACTXEN(x) ((x) << S_MACTXEN)
#define F_MACTXEN V_MACTXEN(1U)
#define S_MACRXEN 19
#define V_MACRXEN(x) ((x) << S_MACRXEN)
#define F_MACRXEN V_MACRXEN(1U)
#define S_PATEN 18
#define V_PATEN(x) ((x) << S_PATEN)
#define F_PATEN V_PATEN(1U)
#define S_MAGICEN 17
#define V_MAGICEN(x) ((x) << S_MAGICEN)
#define F_MAGICEN V_MAGICEN(1U)
#define S_TX_IPG 4
#define M_TX_IPG 0x1fffU
#define V_TX_IPG(x) ((x) << S_TX_IPG)
#define G_TX_IPG(x) (((x) >> S_TX_IPG) & M_TX_IPG)
#define S_AEC_PMA_TX_READY 1
#define V_AEC_PMA_TX_READY(x) ((x) << S_AEC_PMA_TX_READY)
#define F_AEC_PMA_TX_READY V_AEC_PMA_TX_READY(1U)
#define S_AEC_PMA_RX_READY 0
#define V_AEC_PMA_RX_READY(x) ((x) << S_AEC_PMA_RX_READY)
#define F_AEC_PMA_RX_READY V_AEC_PMA_RX_READY(1U)
#define A_XGMAC_PORT_PKT_COUNT 0x101c
#define S_TX_SOP_COUNT 24
#define M_TX_SOP_COUNT 0xffU
#define V_TX_SOP_COUNT(x) ((x) << S_TX_SOP_COUNT)
#define G_TX_SOP_COUNT(x) (((x) >> S_TX_SOP_COUNT) & M_TX_SOP_COUNT)
#define S_TX_EOP_COUNT 16
#define M_TX_EOP_COUNT 0xffU
#define V_TX_EOP_COUNT(x) ((x) << S_TX_EOP_COUNT)
#define G_TX_EOP_COUNT(x) (((x) >> S_TX_EOP_COUNT) & M_TX_EOP_COUNT)
#define S_RX_SOP_COUNT 8
#define M_RX_SOP_COUNT 0xffU
#define V_RX_SOP_COUNT(x) ((x) << S_RX_SOP_COUNT)
#define G_RX_SOP_COUNT(x) (((x) >> S_RX_SOP_COUNT) & M_RX_SOP_COUNT)
#define S_RX_EOP_COUNT 0
#define M_RX_EOP_COUNT 0xffU
#define V_RX_EOP_COUNT(x) ((x) << S_RX_EOP_COUNT)
#define G_RX_EOP_COUNT(x) (((x) >> S_RX_EOP_COUNT) & M_RX_EOP_COUNT)
#define A_XGMAC_PORT_PERR_INJECT 0x1020
#define S_XGMMEMSEL 1
#define V_XGMMEMSEL(x) ((x) << S_XGMMEMSEL)
#define F_XGMMEMSEL V_XGMMEMSEL(1U)
#define A_XGMAC_PORT_MAGIC_MACID_LO 0x1024
#define A_XGMAC_PORT_MAGIC_MACID_HI 0x1028
#define S_MAC_WOL_DA 0
#define M_MAC_WOL_DA 0xffffU
#define V_MAC_WOL_DA(x) ((x) << S_MAC_WOL_DA)
#define G_MAC_WOL_DA(x) (((x) >> S_MAC_WOL_DA) & M_MAC_WOL_DA)
#define A_XGMAC_PORT_BUILD_REVISION 0x102c
#define A_XGMAC_PORT_XGMII_SE_COUNT 0x1030
#define S_TXSOP 24
#define M_TXSOP 0xffU
#define V_TXSOP(x) ((x) << S_TXSOP)
#define G_TXSOP(x) (((x) >> S_TXSOP) & M_TXSOP)
#define S_TXEOP 16
#define M_TXEOP 0xffU
#define V_TXEOP(x) ((x) << S_TXEOP)
#define G_TXEOP(x) (((x) >> S_TXEOP) & M_TXEOP)
#define S_RXSOP 8
#define M_RXSOP 0xffU
#define V_RXSOP(x) ((x) << S_RXSOP)
#define G_RXSOP(x) (((x) >> S_RXSOP) & M_RXSOP)
#define S_T4_RXEOP 0
#define M_T4_RXEOP 0xffU
#define V_T4_RXEOP(x) ((x) << S_T4_RXEOP)
#define G_T4_RXEOP(x) (((x) >> S_T4_RXEOP) & M_T4_RXEOP)
#define A_XGMAC_PORT_LINK_STATUS 0x1034
#define S_REMFLT 3
#define V_REMFLT(x) ((x) << S_REMFLT)
#define F_REMFLT V_REMFLT(1U)
#define S_LOCFLT 2
#define V_LOCFLT(x) ((x) << S_LOCFLT)
#define F_LOCFLT V_LOCFLT(1U)
#define S_LINKUP 1
#define V_LINKUP(x) ((x) << S_LINKUP)
#define F_LINKUP V_LINKUP(1U)
#define S_LINKDN 0
#define V_LINKDN(x) ((x) << S_LINKDN)
#define F_LINKDN V_LINKDN(1U)
#define A_XGMAC_PORT_CHECKIN 0x1038
#define S_PREAMBLE 1
#define V_PREAMBLE(x) ((x) << S_PREAMBLE)
#define F_PREAMBLE V_PREAMBLE(1U)
#define S_CHECKIN 0
#define V_CHECKIN(x) ((x) << S_CHECKIN)
#define F_CHECKIN V_CHECKIN(1U)
#define A_XGMAC_PORT_FAULT_TEST 0x103c
#define S_FLTTYPE 1
#define V_FLTTYPE(x) ((x) << S_FLTTYPE)
#define F_FLTTYPE V_FLTTYPE(1U)
#define S_FLTCTRL 0
#define V_FLTCTRL(x) ((x) << S_FLTCTRL)
#define F_FLTCTRL V_FLTCTRL(1U)
#define A_XGMAC_PORT_SPARE 0x1040
#define A_XGMAC_PORT_HSS_SIGDET_STATUS 0x1044
#define S_SIGNALDETECT 0
#define M_SIGNALDETECT 0xfU
#define V_SIGNALDETECT(x) ((x) << S_SIGNALDETECT)
#define G_SIGNALDETECT(x) (((x) >> S_SIGNALDETECT) & M_SIGNALDETECT)
#define A_XGMAC_PORT_EXT_LOS_STATUS 0x1048
#define A_XGMAC_PORT_EXT_LOS_CTRL 0x104c
#define S_CTRL 0
#define M_CTRL 0xfU
#define V_CTRL(x) ((x) << S_CTRL)
#define G_CTRL(x) (((x) >> S_CTRL) & M_CTRL)
#define A_XGMAC_PORT_FPGA_PAUSE_CTL 0x1050
#define S_CTL 31
#define V_CTL(x) ((x) << S_CTL)
#define F_CTL V_CTL(1U)
#define S_HWM 13
#define M_HWM 0x1fffU
#define V_HWM(x) ((x) << S_HWM)
#define G_HWM(x) (((x) >> S_HWM) & M_HWM)
#define S_LWM 0
#define M_LWM 0x1fffU
#define V_LWM(x) ((x) << S_LWM)
#define G_LWM(x) (((x) >> S_LWM) & M_LWM)
#define A_XGMAC_PORT_FPGA_ERRPKT_CNT 0x1054
#define A_XGMAC_PORT_LA_TX_0 0x1058
#define A_XGMAC_PORT_LA_RX_0 0x105c
#define A_XGMAC_PORT_FPGA_LA_CTL 0x1060
#define S_RXRST 5
#define V_RXRST(x) ((x) << S_RXRST)
#define F_RXRST V_RXRST(1U)
#define S_TXRST 4
#define V_TXRST(x) ((x) << S_TXRST)
#define F_TXRST V_TXRST(1U)
#define S_XGMII 3
#define V_XGMII(x) ((x) << S_XGMII)
#define F_XGMII V_XGMII(1U)
#define S_LAPAUSE 2
#define V_LAPAUSE(x) ((x) << S_LAPAUSE)
#define F_LAPAUSE V_LAPAUSE(1U)
#define S_STOPERR 1
#define V_STOPERR(x) ((x) << S_STOPERR)
#define F_STOPERR V_STOPERR(1U)
#define S_LASTOP 0
#define V_LASTOP(x) ((x) << S_LASTOP)
#define F_LASTOP V_LASTOP(1U)
#define A_XGMAC_PORT_EPIO_DATA0 0x10c0
#define A_XGMAC_PORT_EPIO_DATA1 0x10c4
#define A_XGMAC_PORT_EPIO_DATA2 0x10c8
#define A_XGMAC_PORT_EPIO_DATA3 0x10cc
#define A_XGMAC_PORT_EPIO_OP 0x10d0
#define S_EPIOWR 8
#define V_EPIOWR(x) ((x) << S_EPIOWR)
#define F_EPIOWR V_EPIOWR(1U)
#define S_ADDRESS 0
#define M_ADDRESS 0xffU
#define V_ADDRESS(x) ((x) << S_ADDRESS)
#define G_ADDRESS(x) (((x) >> S_ADDRESS) & M_ADDRESS)
#define A_XGMAC_PORT_WOL_STATUS 0x10d4
#define S_MAGICDETECTED 31
#define V_MAGICDETECTED(x) ((x) << S_MAGICDETECTED)
#define F_MAGICDETECTED V_MAGICDETECTED(1U)
#define S_PATDETECTED 30
#define V_PATDETECTED(x) ((x) << S_PATDETECTED)
#define F_PATDETECTED V_PATDETECTED(1U)
#define S_CLEARMAGIC 4
#define V_CLEARMAGIC(x) ((x) << S_CLEARMAGIC)
#define F_CLEARMAGIC V_CLEARMAGIC(1U)
#define S_CLEARMATCH 3
#define V_CLEARMATCH(x) ((x) << S_CLEARMATCH)
#define F_CLEARMATCH V_CLEARMATCH(1U)
#define S_MATCHEDFILTER 0
#define M_MATCHEDFILTER 0x7U
#define V_MATCHEDFILTER(x) ((x) << S_MATCHEDFILTER)
#define G_MATCHEDFILTER(x) (((x) >> S_MATCHEDFILTER) & M_MATCHEDFILTER)
#define A_XGMAC_PORT_INT_EN 0x10d8
#define S_EXT_LOS 28
#define V_EXT_LOS(x) ((x) << S_EXT_LOS)
#define F_EXT_LOS V_EXT_LOS(1U)
#define S_INCMPTBL_LINK 27
#define V_INCMPTBL_LINK(x) ((x) << S_INCMPTBL_LINK)
#define F_INCMPTBL_LINK V_INCMPTBL_LINK(1U)
#define S_PATDETWAKE 26
#define V_PATDETWAKE(x) ((x) << S_PATDETWAKE)
#define F_PATDETWAKE V_PATDETWAKE(1U)
#define S_MAGICWAKE 25
#define V_MAGICWAKE(x) ((x) << S_MAGICWAKE)
#define F_MAGICWAKE V_MAGICWAKE(1U)
#define S_SIGDETCHG 24
#define V_SIGDETCHG(x) ((x) << S_SIGDETCHG)
#define F_SIGDETCHG V_SIGDETCHG(1U)
#define S_PCSR_FEC_CORR 23
#define V_PCSR_FEC_CORR(x) ((x) << S_PCSR_FEC_CORR)
#define F_PCSR_FEC_CORR V_PCSR_FEC_CORR(1U)
#define S_AE_TRAIN_LOCAL 22
#define V_AE_TRAIN_LOCAL(x) ((x) << S_AE_TRAIN_LOCAL)
#define F_AE_TRAIN_LOCAL V_AE_TRAIN_LOCAL(1U)
#define S_HSSPLL_LOCK 21
#define V_HSSPLL_LOCK(x) ((x) << S_HSSPLL_LOCK)
#define F_HSSPLL_LOCK V_HSSPLL_LOCK(1U)
#define S_HSSPRT_READY 20
#define V_HSSPRT_READY(x) ((x) << S_HSSPRT_READY)
#define F_HSSPRT_READY V_HSSPRT_READY(1U)
#define S_AUTONEG_DONE 19
#define V_AUTONEG_DONE(x) ((x) << S_AUTONEG_DONE)
#define F_AUTONEG_DONE V_AUTONEG_DONE(1U)
#define S_PCSR_HI_BER 18
#define V_PCSR_HI_BER(x) ((x) << S_PCSR_HI_BER)
#define F_PCSR_HI_BER V_PCSR_HI_BER(1U)
#define S_PCSR_FEC_ERROR 17
#define V_PCSR_FEC_ERROR(x) ((x) << S_PCSR_FEC_ERROR)
#define F_PCSR_FEC_ERROR V_PCSR_FEC_ERROR(1U)
#define S_PCSR_LINK_FAIL 16
#define V_PCSR_LINK_FAIL(x) ((x) << S_PCSR_LINK_FAIL)
#define F_PCSR_LINK_FAIL V_PCSR_LINK_FAIL(1U)
#define S_XAUI_DEC_ERROR 15
#define V_XAUI_DEC_ERROR(x) ((x) << S_XAUI_DEC_ERROR)
#define F_XAUI_DEC_ERROR V_XAUI_DEC_ERROR(1U)
#define S_XAUI_LINK_FAIL 14
#define V_XAUI_LINK_FAIL(x) ((x) << S_XAUI_LINK_FAIL)
#define F_XAUI_LINK_FAIL V_XAUI_LINK_FAIL(1U)
#define S_PCS_CTC_ERROR 13
#define V_PCS_CTC_ERROR(x) ((x) << S_PCS_CTC_ERROR)
#define F_PCS_CTC_ERROR V_PCS_CTC_ERROR(1U)
#define S_PCS_LINK_GOOD 12
#define V_PCS_LINK_GOOD(x) ((x) << S_PCS_LINK_GOOD)
#define F_PCS_LINK_GOOD V_PCS_LINK_GOOD(1U)
#define S_PCS_LINK_FAIL 11
#define V_PCS_LINK_FAIL(x) ((x) << S_PCS_LINK_FAIL)
#define F_PCS_LINK_FAIL V_PCS_LINK_FAIL(1U)
#define S_RXFIFOOVERFLOW 10
#define V_RXFIFOOVERFLOW(x) ((x) << S_RXFIFOOVERFLOW)
#define F_RXFIFOOVERFLOW V_RXFIFOOVERFLOW(1U)
#define S_HSSPRBSERR 9
#define V_HSSPRBSERR(x) ((x) << S_HSSPRBSERR)
#define F_HSSPRBSERR V_HSSPRBSERR(1U)
#define S_HSSEYEQUAL 8
#define V_HSSEYEQUAL(x) ((x) << S_HSSEYEQUAL)
#define F_HSSEYEQUAL V_HSSEYEQUAL(1U)
#define S_REMOTEFAULT 7
#define V_REMOTEFAULT(x) ((x) << S_REMOTEFAULT)
#define F_REMOTEFAULT V_REMOTEFAULT(1U)
#define S_LOCALFAULT 6
#define V_LOCALFAULT(x) ((x) << S_LOCALFAULT)
#define F_LOCALFAULT V_LOCALFAULT(1U)
#define S_MAC_LINK_DOWN 5
#define V_MAC_LINK_DOWN(x) ((x) << S_MAC_LINK_DOWN)
#define F_MAC_LINK_DOWN V_MAC_LINK_DOWN(1U)
#define S_MAC_LINK_UP 4
#define V_MAC_LINK_UP(x) ((x) << S_MAC_LINK_UP)
#define F_MAC_LINK_UP V_MAC_LINK_UP(1U)
#define S_BEAN_INT 3
#define V_BEAN_INT(x) ((x) << S_BEAN_INT)
#define F_BEAN_INT V_BEAN_INT(1U)
#define S_XGM_INT 2
#define V_XGM_INT(x) ((x) << S_XGM_INT)
#define F_XGM_INT V_XGM_INT(1U)
#define A_XGMAC_PORT_INT_CAUSE 0x10dc
#define A_XGMAC_PORT_HSS_CFG0 0x10e0
#define S_TXDTS 31
#define V_TXDTS(x) ((x) << S_TXDTS)
#define F_TXDTS V_TXDTS(1U)
#define S_TXCTS 30
#define V_TXCTS(x) ((x) << S_TXCTS)
#define F_TXCTS V_TXCTS(1U)
#define S_TXBTS 29
#define V_TXBTS(x) ((x) << S_TXBTS)
#define F_TXBTS V_TXBTS(1U)
#define S_TXATS 28
#define V_TXATS(x) ((x) << S_TXATS)
#define F_TXATS V_TXATS(1U)
#define S_TXDOBS 27
#define V_TXDOBS(x) ((x) << S_TXDOBS)
#define F_TXDOBS V_TXDOBS(1U)
#define S_TXCOBS 26
#define V_TXCOBS(x) ((x) << S_TXCOBS)
#define F_TXCOBS V_TXCOBS(1U)
#define S_TXBOBS 25
#define V_TXBOBS(x) ((x) << S_TXBOBS)
#define F_TXBOBS V_TXBOBS(1U)
#define S_TXAOBS 24
#define V_TXAOBS(x) ((x) << S_TXAOBS)
#define F_TXAOBS V_TXAOBS(1U)
#define S_HSSREFCLKSEL 20
#define V_HSSREFCLKSEL(x) ((x) << S_HSSREFCLKSEL)
#define F_HSSREFCLKSEL V_HSSREFCLKSEL(1U)
#define S_HSSAVDHI 17
#define V_HSSAVDHI(x) ((x) << S_HSSAVDHI)
#define F_HSSAVDHI V_HSSAVDHI(1U)
#define S_HSSRXTS 16
#define V_HSSRXTS(x) ((x) << S_HSSRXTS)
#define F_HSSRXTS V_HSSRXTS(1U)
#define S_HSSTXACMODE 15
#define V_HSSTXACMODE(x) ((x) << S_HSSTXACMODE)
#define F_HSSTXACMODE V_HSSTXACMODE(1U)
#define S_HSSRXACMODE 14
#define V_HSSRXACMODE(x) ((x) << S_HSSRXACMODE)
#define F_HSSRXACMODE V_HSSRXACMODE(1U)
#define S_HSSRESYNC 13
#define V_HSSRESYNC(x) ((x) << S_HSSRESYNC)
#define F_HSSRESYNC V_HSSRESYNC(1U)
#define S_HSSRECCAL 12
#define V_HSSRECCAL(x) ((x) << S_HSSRECCAL)
#define F_HSSRECCAL V_HSSRECCAL(1U)
#define S_HSSPDWNPLL 11
#define V_HSSPDWNPLL(x) ((x) << S_HSSPDWNPLL)
#define F_HSSPDWNPLL V_HSSPDWNPLL(1U)
#define S_HSSDIVSEL 9
#define M_HSSDIVSEL 0x3U
#define V_HSSDIVSEL(x) ((x) << S_HSSDIVSEL)
#define G_HSSDIVSEL(x) (((x) >> S_HSSDIVSEL) & M_HSSDIVSEL)
#define S_HSSREFDIV 8
#define V_HSSREFDIV(x) ((x) << S_HSSREFDIV)
#define F_HSSREFDIV V_HSSREFDIV(1U)
#define S_HSSPLLBYP 7
#define V_HSSPLLBYP(x) ((x) << S_HSSPLLBYP)
#define F_HSSPLLBYP V_HSSPLLBYP(1U)
#define S_HSSLOFREQPLL 6
#define V_HSSLOFREQPLL(x) ((x) << S_HSSLOFREQPLL)
#define F_HSSLOFREQPLL V_HSSLOFREQPLL(1U)
#define S_HSSLOFREQ2PLL 5
#define V_HSSLOFREQ2PLL(x) ((x) << S_HSSLOFREQ2PLL)
#define F_HSSLOFREQ2PLL V_HSSLOFREQ2PLL(1U)
#define S_HSSEXTC16SEL 4
#define V_HSSEXTC16SEL(x) ((x) << S_HSSEXTC16SEL)
#define F_HSSEXTC16SEL V_HSSEXTC16SEL(1U)
#define S_HSSRSTCONFIG 1
#define M_HSSRSTCONFIG 0x7U
#define V_HSSRSTCONFIG(x) ((x) << S_HSSRSTCONFIG)
#define G_HSSRSTCONFIG(x) (((x) >> S_HSSRSTCONFIG) & M_HSSRSTCONFIG)
#define S_HSSPRBSEN 0
#define V_HSSPRBSEN(x) ((x) << S_HSSPRBSEN)
#define F_HSSPRBSEN V_HSSPRBSEN(1U)
#define A_XGMAC_PORT_HSS_CFG1 0x10e4
#define S_RXDPRBSRST 28
#define V_RXDPRBSRST(x) ((x) << S_RXDPRBSRST)
#define F_RXDPRBSRST V_RXDPRBSRST(1U)
#define S_RXDPRBSEN 27
#define V_RXDPRBSEN(x) ((x) << S_RXDPRBSEN)
#define F_RXDPRBSEN V_RXDPRBSEN(1U)
#define S_RXDPRBSFRCERR 26
#define V_RXDPRBSFRCERR(x) ((x) << S_RXDPRBSFRCERR)
#define F_RXDPRBSFRCERR V_RXDPRBSFRCERR(1U)
#define S_TXDPRBSRST 25
#define V_TXDPRBSRST(x) ((x) << S_TXDPRBSRST)
#define F_TXDPRBSRST V_TXDPRBSRST(1U)
#define S_TXDPRBSEN 24
#define V_TXDPRBSEN(x) ((x) << S_TXDPRBSEN)
#define F_TXDPRBSEN V_TXDPRBSEN(1U)
#define S_RXCPRBSRST 20
#define V_RXCPRBSRST(x) ((x) << S_RXCPRBSRST)
#define F_RXCPRBSRST V_RXCPRBSRST(1U)
#define S_RXCPRBSEN 19
#define V_RXCPRBSEN(x) ((x) << S_RXCPRBSEN)
#define F_RXCPRBSEN V_RXCPRBSEN(1U)
#define S_RXCPRBSFRCERR 18
#define V_RXCPRBSFRCERR(x) ((x) << S_RXCPRBSFRCERR)
#define F_RXCPRBSFRCERR V_RXCPRBSFRCERR(1U)
#define S_TXCPRBSRST 17
#define V_TXCPRBSRST(x) ((x) << S_TXCPRBSRST)
#define F_TXCPRBSRST V_TXCPRBSRST(1U)
#define S_TXCPRBSEN 16
#define V_TXCPRBSEN(x) ((x) << S_TXCPRBSEN)
#define F_TXCPRBSEN V_TXCPRBSEN(1U)
#define S_RXBPRBSRST 12
#define V_RXBPRBSRST(x) ((x) << S_RXBPRBSRST)
#define F_RXBPRBSRST V_RXBPRBSRST(1U)
#define S_RXBPRBSEN 11
#define V_RXBPRBSEN(x) ((x) << S_RXBPRBSEN)
#define F_RXBPRBSEN V_RXBPRBSEN(1U)
#define S_RXBPRBSFRCERR 10
#define V_RXBPRBSFRCERR(x) ((x) << S_RXBPRBSFRCERR)
#define F_RXBPRBSFRCERR V_RXBPRBSFRCERR(1U)
#define S_TXBPRBSRST 9
#define V_TXBPRBSRST(x) ((x) << S_TXBPRBSRST)
#define F_TXBPRBSRST V_TXBPRBSRST(1U)
#define S_TXBPRBSEN 8
#define V_TXBPRBSEN(x) ((x) << S_TXBPRBSEN)
#define F_TXBPRBSEN V_TXBPRBSEN(1U)
#define S_RXAPRBSRST 4
#define V_RXAPRBSRST(x) ((x) << S_RXAPRBSRST)
#define F_RXAPRBSRST V_RXAPRBSRST(1U)
#define S_RXAPRBSEN 3
#define V_RXAPRBSEN(x) ((x) << S_RXAPRBSEN)
#define F_RXAPRBSEN V_RXAPRBSEN(1U)
#define S_RXAPRBSFRCERR 2
#define V_RXAPRBSFRCERR(x) ((x) << S_RXAPRBSFRCERR)
#define F_RXAPRBSFRCERR V_RXAPRBSFRCERR(1U)
#define S_TXAPRBSRST 1
#define V_TXAPRBSRST(x) ((x) << S_TXAPRBSRST)
#define F_TXAPRBSRST V_TXAPRBSRST(1U)
#define S_TXAPRBSEN 0
#define V_TXAPRBSEN(x) ((x) << S_TXAPRBSEN)
#define F_TXAPRBSEN V_TXAPRBSEN(1U)
#define A_XGMAC_PORT_HSS_CFG2 0x10e8
#define S_RXDDATASYNC 23
#define V_RXDDATASYNC(x) ((x) << S_RXDDATASYNC)
#define F_RXDDATASYNC V_RXDDATASYNC(1U)
#define S_RXCDATASYNC 22
#define V_RXCDATASYNC(x) ((x) << S_RXCDATASYNC)
#define F_RXCDATASYNC V_RXCDATASYNC(1U)
#define S_RXBDATASYNC 21
#define V_RXBDATASYNC(x) ((x) << S_RXBDATASYNC)
#define F_RXBDATASYNC V_RXBDATASYNC(1U)
#define S_RXADATASYNC 20
#define V_RXADATASYNC(x) ((x) << S_RXADATASYNC)
#define F_RXADATASYNC V_RXADATASYNC(1U)
#define S_RXDEARLYIN 19
#define V_RXDEARLYIN(x) ((x) << S_RXDEARLYIN)
#define F_RXDEARLYIN V_RXDEARLYIN(1U)
#define S_RXDLATEIN 18
#define V_RXDLATEIN(x) ((x) << S_RXDLATEIN)
#define F_RXDLATEIN V_RXDLATEIN(1U)
#define S_RXDPHSLOCK 17
#define V_RXDPHSLOCK(x) ((x) << S_RXDPHSLOCK)
#define F_RXDPHSLOCK V_RXDPHSLOCK(1U)
#define S_RXDPHSDNIN 16
#define V_RXDPHSDNIN(x) ((x) << S_RXDPHSDNIN)
#define F_RXDPHSDNIN V_RXDPHSDNIN(1U)
#define S_RXDPHSUPIN 15
#define V_RXDPHSUPIN(x) ((x) << S_RXDPHSUPIN)
#define F_RXDPHSUPIN V_RXDPHSUPIN(1U)
#define S_RXCEARLYIN 14
#define V_RXCEARLYIN(x) ((x) << S_RXCEARLYIN)
#define F_RXCEARLYIN V_RXCEARLYIN(1U)
#define S_RXCLATEIN 13
#define V_RXCLATEIN(x) ((x) << S_RXCLATEIN)
#define F_RXCLATEIN V_RXCLATEIN(1U)
#define S_RXCPHSLOCK 12
#define V_RXCPHSLOCK(x) ((x) << S_RXCPHSLOCK)
#define F_RXCPHSLOCK V_RXCPHSLOCK(1U)
#define S_RXCPHSDNIN 11
#define V_RXCPHSDNIN(x) ((x) << S_RXCPHSDNIN)
#define F_RXCPHSDNIN V_RXCPHSDNIN(1U)
#define S_RXCPHSUPIN 10
#define V_RXCPHSUPIN(x) ((x) << S_RXCPHSUPIN)
#define F_RXCPHSUPIN V_RXCPHSUPIN(1U)
#define S_RXBEARLYIN 9
#define V_RXBEARLYIN(x) ((x) << S_RXBEARLYIN)
#define F_RXBEARLYIN V_RXBEARLYIN(1U)
#define S_RXBLATEIN 8
#define V_RXBLATEIN(x) ((x) << S_RXBLATEIN)
#define F_RXBLATEIN V_RXBLATEIN(1U)
#define S_RXBPHSLOCK 7
#define V_RXBPHSLOCK(x) ((x) << S_RXBPHSLOCK)
#define F_RXBPHSLOCK V_RXBPHSLOCK(1U)
#define S_RXBPHSDNIN 6
#define V_RXBPHSDNIN(x) ((x) << S_RXBPHSDNIN)
#define F_RXBPHSDNIN V_RXBPHSDNIN(1U)
#define S_RXBPHSUPIN 5
#define V_RXBPHSUPIN(x) ((x) << S_RXBPHSUPIN)
#define F_RXBPHSUPIN V_RXBPHSUPIN(1U)
#define S_RXAEARLYIN 4
#define V_RXAEARLYIN(x) ((x) << S_RXAEARLYIN)
#define F_RXAEARLYIN V_RXAEARLYIN(1U)
#define S_RXALATEIN 3
#define V_RXALATEIN(x) ((x) << S_RXALATEIN)
#define F_RXALATEIN V_RXALATEIN(1U)
#define S_RXAPHSLOCK 2
#define V_RXAPHSLOCK(x) ((x) << S_RXAPHSLOCK)
#define F_RXAPHSLOCK V_RXAPHSLOCK(1U)
#define S_RXAPHSDNIN 1
#define V_RXAPHSDNIN(x) ((x) << S_RXAPHSDNIN)
#define F_RXAPHSDNIN V_RXAPHSDNIN(1U)
#define S_RXAPHSUPIN 0
#define V_RXAPHSUPIN(x) ((x) << S_RXAPHSUPIN)
#define F_RXAPHSUPIN V_RXAPHSUPIN(1U)
#define A_XGMAC_PORT_HSS_STATUS 0x10ec
#define S_RXDPRBSSYNC 15
#define V_RXDPRBSSYNC(x) ((x) << S_RXDPRBSSYNC)
#define F_RXDPRBSSYNC V_RXDPRBSSYNC(1U)
#define S_RXCPRBSSYNC 14
#define V_RXCPRBSSYNC(x) ((x) << S_RXCPRBSSYNC)
#define F_RXCPRBSSYNC V_RXCPRBSSYNC(1U)
#define S_RXBPRBSSYNC 13
#define V_RXBPRBSSYNC(x) ((x) << S_RXBPRBSSYNC)
#define F_RXBPRBSSYNC V_RXBPRBSSYNC(1U)
#define S_RXAPRBSSYNC 12
#define V_RXAPRBSSYNC(x) ((x) << S_RXAPRBSSYNC)
#define F_RXAPRBSSYNC V_RXAPRBSSYNC(1U)
#define S_RXDPRBSERR 11
#define V_RXDPRBSERR(x) ((x) << S_RXDPRBSERR)
#define F_RXDPRBSERR V_RXDPRBSERR(1U)
#define S_RXCPRBSERR 10
#define V_RXCPRBSERR(x) ((x) << S_RXCPRBSERR)
#define F_RXCPRBSERR V_RXCPRBSERR(1U)
#define S_RXBPRBSERR 9
#define V_RXBPRBSERR(x) ((x) << S_RXBPRBSERR)
#define F_RXBPRBSERR V_RXBPRBSERR(1U)
#define S_RXAPRBSERR 8
#define V_RXAPRBSERR(x) ((x) << S_RXAPRBSERR)
#define F_RXAPRBSERR V_RXAPRBSERR(1U)
#define S_RXDSIGDET 7
#define V_RXDSIGDET(x) ((x) << S_RXDSIGDET)
#define F_RXDSIGDET V_RXDSIGDET(1U)
#define S_RXCSIGDET 6
#define V_RXCSIGDET(x) ((x) << S_RXCSIGDET)
#define F_RXCSIGDET V_RXCSIGDET(1U)
#define S_RXBSIGDET 5
#define V_RXBSIGDET(x) ((x) << S_RXBSIGDET)
#define F_RXBSIGDET V_RXBSIGDET(1U)
#define S_RXASIGDET 4
#define V_RXASIGDET(x) ((x) << S_RXASIGDET)
#define F_RXASIGDET V_RXASIGDET(1U)
#define S_HSSPLLLOCK 1
#define V_HSSPLLLOCK(x) ((x) << S_HSSPLLLOCK)
#define F_HSSPLLLOCK V_HSSPLLLOCK(1U)
#define S_HSSPRTREADY 0
#define V_HSSPRTREADY(x) ((x) << S_HSSPRTREADY)
#define F_HSSPRTREADY V_HSSPRTREADY(1U)
#define A_XGMAC_PORT_XGM_TX_CTRL 0x1200
#define S_SENDPAUSE 2
#define V_SENDPAUSE(x) ((x) << S_SENDPAUSE)
#define F_SENDPAUSE V_SENDPAUSE(1U)
#define S_SENDZEROPAUSE 1
#define V_SENDZEROPAUSE(x) ((x) << S_SENDZEROPAUSE)
#define F_SENDZEROPAUSE V_SENDZEROPAUSE(1U)
#define S_XGM_TXEN 0
#define V_XGM_TXEN(x) ((x) << S_XGM_TXEN)
#define F_XGM_TXEN V_XGM_TXEN(1U)
#define A_XGMAC_PORT_XGM_TX_CFG 0x1204
#define S_CRCCAL 8
#define M_CRCCAL 0x3U
#define V_CRCCAL(x) ((x) << S_CRCCAL)
#define G_CRCCAL(x) (((x) >> S_CRCCAL) & M_CRCCAL)
#define S_DISDEFIDLECNT 7
#define V_DISDEFIDLECNT(x) ((x) << S_DISDEFIDLECNT)
#define F_DISDEFIDLECNT V_DISDEFIDLECNT(1U)
#define S_DECAVGTXIPG 6
#define V_DECAVGTXIPG(x) ((x) << S_DECAVGTXIPG)
#define F_DECAVGTXIPG V_DECAVGTXIPG(1U)
#define S_UNIDIRTXEN 5
#define V_UNIDIRTXEN(x) ((x) << S_UNIDIRTXEN)
#define F_UNIDIRTXEN V_UNIDIRTXEN(1U)
#define S_CFGCLKSPEED 2
#define M_CFGCLKSPEED 0x7U
#define V_CFGCLKSPEED(x) ((x) << S_CFGCLKSPEED)
#define G_CFGCLKSPEED(x) (((x) >> S_CFGCLKSPEED) & M_CFGCLKSPEED)
#define S_STRETCHMODE 1
#define V_STRETCHMODE(x) ((x) << S_STRETCHMODE)
#define F_STRETCHMODE V_STRETCHMODE(1U)
#define S_TXPAUSEEN 0
#define V_TXPAUSEEN(x) ((x) << S_TXPAUSEEN)
#define F_TXPAUSEEN V_TXPAUSEEN(1U)
#define A_XGMAC_PORT_XGM_TX_PAUSE_QUANTA 0x1208
#define S_TXPAUSEQUANTA 0
#define M_TXPAUSEQUANTA 0xffffU
#define V_TXPAUSEQUANTA(x) ((x) << S_TXPAUSEQUANTA)
#define G_TXPAUSEQUANTA(x) (((x) >> S_TXPAUSEQUANTA) & M_TXPAUSEQUANTA)
#define A_XGMAC_PORT_XGM_RX_CTRL 0x120c
#define A_XGMAC_PORT_XGM_RX_CFG 0x1210
#define S_RXCRCCAL 16
#define M_RXCRCCAL 0x3U
#define V_RXCRCCAL(x) ((x) << S_RXCRCCAL)
#define G_RXCRCCAL(x) (((x) >> S_RXCRCCAL) & M_RXCRCCAL)
#define S_STATLOCALFAULT 15
#define V_STATLOCALFAULT(x) ((x) << S_STATLOCALFAULT)
#define F_STATLOCALFAULT V_STATLOCALFAULT(1U)
#define S_STATREMOTEFAULT 14
#define V_STATREMOTEFAULT(x) ((x) << S_STATREMOTEFAULT)
#define F_STATREMOTEFAULT V_STATREMOTEFAULT(1U)
#define S_LENERRFRAMEDIS 13
#define V_LENERRFRAMEDIS(x) ((x) << S_LENERRFRAMEDIS)
#define F_LENERRFRAMEDIS V_LENERRFRAMEDIS(1U)
#define S_CON802_3PREAMBLE 12
#define V_CON802_3PREAMBLE(x) ((x) << S_CON802_3PREAMBLE)
#define F_CON802_3PREAMBLE V_CON802_3PREAMBLE(1U)
#define S_ENNON802_3PREAMBLE 11
#define V_ENNON802_3PREAMBLE(x) ((x) << S_ENNON802_3PREAMBLE)
#define F_ENNON802_3PREAMBLE V_ENNON802_3PREAMBLE(1U)
#define S_COPYPREAMBLE 10
#define V_COPYPREAMBLE(x) ((x) << S_COPYPREAMBLE)
#define F_COPYPREAMBLE V_COPYPREAMBLE(1U)
#define S_DISPAUSEFRAMES 9
#define V_DISPAUSEFRAMES(x) ((x) << S_DISPAUSEFRAMES)
#define F_DISPAUSEFRAMES V_DISPAUSEFRAMES(1U)
#define S_EN1536BFRAMES 8
#define V_EN1536BFRAMES(x) ((x) << S_EN1536BFRAMES)
#define F_EN1536BFRAMES V_EN1536BFRAMES(1U)
#define S_ENJUMBO 7
#define V_ENJUMBO(x) ((x) << S_ENJUMBO)
#define F_ENJUMBO V_ENJUMBO(1U)
#define S_RMFCS 6
#define V_RMFCS(x) ((x) << S_RMFCS)
#define F_RMFCS V_RMFCS(1U)
#define S_DISNONVLAN 5
#define V_DISNONVLAN(x) ((x) << S_DISNONVLAN)
#define F_DISNONVLAN V_DISNONVLAN(1U)
#define S_ENEXTMATCH 4
#define V_ENEXTMATCH(x) ((x) << S_ENEXTMATCH)
#define F_ENEXTMATCH V_ENEXTMATCH(1U)
#define S_ENHASHUCAST 3
#define V_ENHASHUCAST(x) ((x) << S_ENHASHUCAST)
#define F_ENHASHUCAST V_ENHASHUCAST(1U)
#define S_ENHASHMCAST 2
#define V_ENHASHMCAST(x) ((x) << S_ENHASHMCAST)
#define F_ENHASHMCAST V_ENHASHMCAST(1U)
#define S_DISBCAST 1
#define V_DISBCAST(x) ((x) << S_DISBCAST)
#define F_DISBCAST V_DISBCAST(1U)
#define S_COPYALLFRAMES 0
#define V_COPYALLFRAMES(x) ((x) << S_COPYALLFRAMES)
#define F_COPYALLFRAMES V_COPYALLFRAMES(1U)
#define A_XGMAC_PORT_XGM_RX_HASH_LOW 0x1214
#define A_XGMAC_PORT_XGM_RX_HASH_HIGH 0x1218
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_LOW_1 0x121c
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_HIGH_1 0x1220
#define S_ADDRESS_HIGH 0
#define M_ADDRESS_HIGH 0xffffU
#define V_ADDRESS_HIGH(x) ((x) << S_ADDRESS_HIGH)
#define G_ADDRESS_HIGH(x) (((x) >> S_ADDRESS_HIGH) & M_ADDRESS_HIGH)
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_LOW_2 0x1224
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_HIGH_2 0x1228
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_LOW_3 0x122c
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_HIGH_3 0x1230
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_LOW_4 0x1234
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_HIGH_4 0x1238
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_LOW_5 0x123c
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_HIGH_5 0x1240
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_LOW_6 0x1244
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_HIGH_6 0x1248
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_LOW_7 0x124c
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_HIGH_7 0x1250
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_LOW_8 0x1254
#define A_XGMAC_PORT_XGM_RX_EXACT_MATCH_HIGH_8 0x1258
#define A_XGMAC_PORT_XGM_RX_TYPE_MATCH_1 0x125c
#define S_ENTYPEMATCH 31
#define V_ENTYPEMATCH(x) ((x) << S_ENTYPEMATCH)
#define F_ENTYPEMATCH V_ENTYPEMATCH(1U)
#define S_TYPE 0
#define M_TYPE 0xffffU
#define V_TYPE(x) ((x) << S_TYPE)
#define G_TYPE(x) (((x) >> S_TYPE) & M_TYPE)
#define A_XGMAC_PORT_XGM_RX_TYPE_MATCH_2 0x1260
#define A_XGMAC_PORT_XGM_RX_TYPE_MATCH_3 0x1264
#define A_XGMAC_PORT_XGM_RX_TYPE_MATCH_4 0x1268
#define A_XGMAC_PORT_XGM_INT_STATUS 0x126c
#define S_XGMIIEXTINT 10
#define V_XGMIIEXTINT(x) ((x) << S_XGMIIEXTINT)
#define F_XGMIIEXTINT V_XGMIIEXTINT(1U)
#define S_LINKFAULTCHANGE 9
#define V_LINKFAULTCHANGE(x) ((x) << S_LINKFAULTCHANGE)
#define F_LINKFAULTCHANGE V_LINKFAULTCHANGE(1U)
#define S_PHYFRAMECOMPLETE 8
#define V_PHYFRAMECOMPLETE(x) ((x) << S_PHYFRAMECOMPLETE)
#define F_PHYFRAMECOMPLETE V_PHYFRAMECOMPLETE(1U)
#define S_PAUSEFRAMETXMT 7
#define V_PAUSEFRAMETXMT(x) ((x) << S_PAUSEFRAMETXMT)
#define F_PAUSEFRAMETXMT V_PAUSEFRAMETXMT(1U)
#define S_PAUSECNTRTIMEOUT 6
#define V_PAUSECNTRTIMEOUT(x) ((x) << S_PAUSECNTRTIMEOUT)
#define F_PAUSECNTRTIMEOUT V_PAUSECNTRTIMEOUT(1U)
#define S_NON0PAUSERCVD 5
#define V_NON0PAUSERCVD(x) ((x) << S_NON0PAUSERCVD)
#define F_NON0PAUSERCVD V_NON0PAUSERCVD(1U)
#define S_STATOFLOW 4
#define V_STATOFLOW(x) ((x) << S_STATOFLOW)
#define F_STATOFLOW V_STATOFLOW(1U)
#define S_TXERRFIFO 3
#define V_TXERRFIFO(x) ((x) << S_TXERRFIFO)
#define F_TXERRFIFO V_TXERRFIFO(1U)
#define S_TXUFLOW 2
#define V_TXUFLOW(x) ((x) << S_TXUFLOW)
#define F_TXUFLOW V_TXUFLOW(1U)
#define S_FRAMETXMT 1
#define V_FRAMETXMT(x) ((x) << S_FRAMETXMT)
#define F_FRAMETXMT V_FRAMETXMT(1U)
#define S_FRAMERCVD 0
#define V_FRAMERCVD(x) ((x) << S_FRAMERCVD)
#define F_FRAMERCVD V_FRAMERCVD(1U)
#define A_XGMAC_PORT_XGM_INT_MASK 0x1270
#define A_XGMAC_PORT_XGM_INT_EN 0x1274
#define A_XGMAC_PORT_XGM_INT_DISABLE 0x1278
#define A_XGMAC_PORT_XGM_TX_PAUSE_TIMER 0x127c
#define S_CURPAUSETIMER 0
#define M_CURPAUSETIMER 0xffffU
#define V_CURPAUSETIMER(x) ((x) << S_CURPAUSETIMER)
#define G_CURPAUSETIMER(x) (((x) >> S_CURPAUSETIMER) & M_CURPAUSETIMER)
#define A_XGMAC_PORT_XGM_STAT_CTRL 0x1280
#define S_READSNPSHOT 4
#define V_READSNPSHOT(x) ((x) << S_READSNPSHOT)
#define F_READSNPSHOT V_READSNPSHOT(1U)
#define S_TAKESNPSHOT 3
#define V_TAKESNPSHOT(x) ((x) << S_TAKESNPSHOT)
#define F_TAKESNPSHOT V_TAKESNPSHOT(1U)
#define S_CLRSTATS 2
#define V_CLRSTATS(x) ((x) << S_CLRSTATS)
#define F_CLRSTATS V_CLRSTATS(1U)
#define S_INCRSTATS 1
#define V_INCRSTATS(x) ((x) << S_INCRSTATS)
#define F_INCRSTATS V_INCRSTATS(1U)
#define S_ENTESTMODEWR 0
#define V_ENTESTMODEWR(x) ((x) << S_ENTESTMODEWR)
#define F_ENTESTMODEWR V_ENTESTMODEWR(1U)
#define A_XGMAC_PORT_XGM_MDIO_CTRL 0x1284
#define S_FRAMETYPE 30
#define M_FRAMETYPE 0x3U
#define V_FRAMETYPE(x) ((x) << S_FRAMETYPE)
#define G_FRAMETYPE(x) (((x) >> S_FRAMETYPE) & M_FRAMETYPE)
#define S_OPERATION 28
#define M_OPERATION 0x3U
#define V_OPERATION(x) ((x) << S_OPERATION)
#define G_OPERATION(x) (((x) >> S_OPERATION) & M_OPERATION)
#define S_PORTADDR 23
#define M_PORTADDR 0x1fU
#define V_PORTADDR(x) ((x) << S_PORTADDR)
#define G_PORTADDR(x) (((x) >> S_PORTADDR) & M_PORTADDR)
#define S_DEVADDR 18
#define M_DEVADDR 0x1fU
#define V_DEVADDR(x) ((x) << S_DEVADDR)
#define G_DEVADDR(x) (((x) >> S_DEVADDR) & M_DEVADDR)
#define S_RESRV 16
#define M_RESRV 0x3U
#define V_RESRV(x) ((x) << S_RESRV)
#define G_RESRV(x) (((x) >> S_RESRV) & M_RESRV)
#define S_DATA 0
#define M_DATA 0xffffU
#define V_DATA(x) ((x) << S_DATA)
#define G_DATA(x) (((x) >> S_DATA) & M_DATA)
#define A_XGMAC_PORT_XGM_MODULE_ID 0x12fc
#define S_MODULEID 16
#define M_MODULEID 0xffffU
#define V_MODULEID(x) ((x) << S_MODULEID)
#define G_MODULEID(x) (((x) >> S_MODULEID) & M_MODULEID)
#define S_MODULEREV 0
#define M_MODULEREV 0xffffU
#define V_MODULEREV(x) ((x) << S_MODULEREV)
#define G_MODULEREV(x) (((x) >> S_MODULEREV) & M_MODULEREV)
#define A_XGMAC_PORT_XGM_STAT_TX_BYTE_LOW 0x1300
#define A_XGMAC_PORT_XGM_STAT_TX_BYTE_HIGH 0x1304
#define S_TXBYTES_HIGH 0
#define M_TXBYTES_HIGH 0x1fffU
#define V_TXBYTES_HIGH(x) ((x) << S_TXBYTES_HIGH)
#define G_TXBYTES_HIGH(x) (((x) >> S_TXBYTES_HIGH) & M_TXBYTES_HIGH)
#define A_XGMAC_PORT_XGM_STAT_TX_FRAME_LOW 0x1308
#define A_XGMAC_PORT_XGM_STAT_TX_FRAME_HIGH 0x130c
#define S_TXFRAMES_HIGH 0
#define M_TXFRAMES_HIGH 0xfU
#define V_TXFRAMES_HIGH(x) ((x) << S_TXFRAMES_HIGH)
#define G_TXFRAMES_HIGH(x) (((x) >> S_TXFRAMES_HIGH) & M_TXFRAMES_HIGH)
#define A_XGMAC_PORT_XGM_STAT_TX_BCAST 0x1310
#define A_XGMAC_PORT_XGM_STAT_TX_MCAST 0x1314
#define A_XGMAC_PORT_XGM_STAT_TX_PAUSE 0x1318
#define A_XGMAC_PORT_XGM_STAT_TX_64B_FRAMES 0x131c
#define A_XGMAC_PORT_XGM_STAT_TX_65_127B_FRAMES 0x1320
#define A_XGMAC_PORT_XGM_STAT_TX_128_255B_FRAMES 0x1324
#define A_XGMAC_PORT_XGM_STAT_TX_256_511B_FRAMES 0x1328
#define A_XGMAC_PORT_XGM_STAT_TX_512_1023B_FRAMES 0x132c
#define A_XGMAC_PORT_XGM_STAT_TX_1024_1518B_FRAMES 0x1330
#define A_XGMAC_PORT_XGM_STAT_TX_1519_MAXB_FRAMES 0x1334
#define A_XGMAC_PORT_XGM_STAT_TX_ERR_FRAMES 0x1338
#define A_XGMAC_PORT_XGM_STAT_RX_BYTES_LOW 0x133c
#define A_XGMAC_PORT_XGM_STAT_RX_BYTES_HIGH 0x1340
#define S_RXBYTES_HIGH 0
#define M_RXBYTES_HIGH 0x1fffU
#define V_RXBYTES_HIGH(x) ((x) << S_RXBYTES_HIGH)
#define G_RXBYTES_HIGH(x) (((x) >> S_RXBYTES_HIGH) & M_RXBYTES_HIGH)
#define A_XGMAC_PORT_XGM_STAT_RX_FRAMES_LOW 0x1344
#define A_XGMAC_PORT_XGM_STAT_RX_FRAMES_HIGH 0x1348
#define S_RXFRAMES_HIGH 0
#define M_RXFRAMES_HIGH 0xfU
#define V_RXFRAMES_HIGH(x) ((x) << S_RXFRAMES_HIGH)
#define G_RXFRAMES_HIGH(x) (((x) >> S_RXFRAMES_HIGH) & M_RXFRAMES_HIGH)
#define A_XGMAC_PORT_XGM_STAT_RX_BCAST_FRAMES 0x134c
#define A_XGMAC_PORT_XGM_STAT_RX_MCAST_FRAMES 0x1350
#define A_XGMAC_PORT_XGM_STAT_RX_PAUSE_FRAMES 0x1354
#define S_RXPAUSEFRAMES 0
#define M_RXPAUSEFRAMES 0xffffU
#define V_RXPAUSEFRAMES(x) ((x) << S_RXPAUSEFRAMES)
#define G_RXPAUSEFRAMES(x) (((x) >> S_RXPAUSEFRAMES) & M_RXPAUSEFRAMES)
#define A_XGMAC_PORT_XGM_STAT_RX_64B_FRAMES 0x1358
#define A_XGMAC_PORT_XGM_STAT_RX_65_127B_FRAMES 0x135c
#define A_XGMAC_PORT_XGM_STAT_RX_128_255B_FRAMES 0x1360
#define A_XGMAC_PORT_XGM_STAT_RX_256_511B_FRAMES 0x1364
#define A_XGMAC_PORT_XGM_STAT_RX_512_1023B_FRAMES 0x1368
#define A_XGMAC_PORT_XGM_STAT_RX_1024_1518B_FRAMES 0x136c
#define A_XGMAC_PORT_XGM_STAT_RX_1519_MAXB_FRAMES 0x1370
#define A_XGMAC_PORT_XGM_STAT_RX_SHORT_FRAMES 0x1374
#define S_RXSHORTFRAMES 0
#define M_RXSHORTFRAMES 0xffffU
#define V_RXSHORTFRAMES(x) ((x) << S_RXSHORTFRAMES)
#define G_RXSHORTFRAMES(x) (((x) >> S_RXSHORTFRAMES) & M_RXSHORTFRAMES)
#define A_XGMAC_PORT_XGM_STAT_RX_OVERSIZE_FRAMES 0x1378
#define S_RXOVERSIZEFRAMES 0
#define M_RXOVERSIZEFRAMES 0xffffU
#define V_RXOVERSIZEFRAMES(x) ((x) << S_RXOVERSIZEFRAMES)
#define G_RXOVERSIZEFRAMES(x) (((x) >> S_RXOVERSIZEFRAMES) & M_RXOVERSIZEFRAMES)
#define A_XGMAC_PORT_XGM_STAT_RX_JABBER_FRAMES 0x137c
#define S_RXJABBERFRAMES 0
#define M_RXJABBERFRAMES 0xffffU
#define V_RXJABBERFRAMES(x) ((x) << S_RXJABBERFRAMES)
#define G_RXJABBERFRAMES(x) (((x) >> S_RXJABBERFRAMES) & M_RXJABBERFRAMES)
#define A_XGMAC_PORT_XGM_STAT_RX_CRC_ERR_FRAMES 0x1380
#define S_RXCRCERRFRAMES 0
#define M_RXCRCERRFRAMES 0xffffU
#define V_RXCRCERRFRAMES(x) ((x) << S_RXCRCERRFRAMES)
#define G_RXCRCERRFRAMES(x) (((x) >> S_RXCRCERRFRAMES) & M_RXCRCERRFRAMES)
#define A_XGMAC_PORT_XGM_STAT_RX_LENGTH_ERR_FRAMES 0x1384
#define S_RXLENGTHERRFRAMES 0
#define M_RXLENGTHERRFRAMES 0xffffU
#define V_RXLENGTHERRFRAMES(x) ((x) << S_RXLENGTHERRFRAMES)
#define G_RXLENGTHERRFRAMES(x) (((x) >> S_RXLENGTHERRFRAMES) & M_RXLENGTHERRFRAMES)
#define A_XGMAC_PORT_XGM_STAT_RX_SYM_CODE_ERR_FRAMES 0x1388
#define S_RXSYMCODEERRFRAMES 0
#define M_RXSYMCODEERRFRAMES 0xffffU
#define V_RXSYMCODEERRFRAMES(x) ((x) << S_RXSYMCODEERRFRAMES)
#define G_RXSYMCODEERRFRAMES(x) (((x) >> S_RXSYMCODEERRFRAMES) & M_RXSYMCODEERRFRAMES)
#define A_XGMAC_PORT_XAUI_CTRL 0x1400
#define S_POLARITY_INV_RX 8
#define M_POLARITY_INV_RX 0xfU
#define V_POLARITY_INV_RX(x) ((x) << S_POLARITY_INV_RX)
#define G_POLARITY_INV_RX(x) (((x) >> S_POLARITY_INV_RX) & M_POLARITY_INV_RX)
#define S_POLARITY_INV_TX 4
#define M_POLARITY_INV_TX 0xfU
#define V_POLARITY_INV_TX(x) ((x) << S_POLARITY_INV_TX)
#define G_POLARITY_INV_TX(x) (((x) >> S_POLARITY_INV_TX) & M_POLARITY_INV_TX)
#define S_TEST_SEL 2
#define M_TEST_SEL 0x3U
#define V_TEST_SEL(x) ((x) << S_TEST_SEL)
#define G_TEST_SEL(x) (((x) >> S_TEST_SEL) & M_TEST_SEL)
#define S_TEST_EN 0
#define V_TEST_EN(x) ((x) << S_TEST_EN)
#define F_TEST_EN V_TEST_EN(1U)
#define A_XGMAC_PORT_XAUI_STATUS 0x1404
#define S_DECODE_ERROR 12
#define M_DECODE_ERROR 0xffU
#define V_DECODE_ERROR(x) ((x) << S_DECODE_ERROR)
#define G_DECODE_ERROR(x) (((x) >> S_DECODE_ERROR) & M_DECODE_ERROR)
#define S_LANE3_CTC_STATUS 11
#define V_LANE3_CTC_STATUS(x) ((x) << S_LANE3_CTC_STATUS)
#define F_LANE3_CTC_STATUS V_LANE3_CTC_STATUS(1U)
#define S_LANE2_CTC_STATUS 10
#define V_LANE2_CTC_STATUS(x) ((x) << S_LANE2_CTC_STATUS)
#define F_LANE2_CTC_STATUS V_LANE2_CTC_STATUS(1U)
#define S_LANE1_CTC_STATUS 9
#define V_LANE1_CTC_STATUS(x) ((x) << S_LANE1_CTC_STATUS)
#define F_LANE1_CTC_STATUS V_LANE1_CTC_STATUS(1U)
#define S_LANE0_CTC_STATUS 8
#define V_LANE0_CTC_STATUS(x) ((x) << S_LANE0_CTC_STATUS)
#define F_LANE0_CTC_STATUS V_LANE0_CTC_STATUS(1U)
#define S_ALIGN_STATUS 4
#define V_ALIGN_STATUS(x) ((x) << S_ALIGN_STATUS)
#define F_ALIGN_STATUS V_ALIGN_STATUS(1U)
#define S_LANE3_SYNC_STATUS 3
#define V_LANE3_SYNC_STATUS(x) ((x) << S_LANE3_SYNC_STATUS)
#define F_LANE3_SYNC_STATUS V_LANE3_SYNC_STATUS(1U)
#define S_LANE2_SYNC_STATUS 2
#define V_LANE2_SYNC_STATUS(x) ((x) << S_LANE2_SYNC_STATUS)
#define F_LANE2_SYNC_STATUS V_LANE2_SYNC_STATUS(1U)
#define S_LANE1_SYNC_STATUS 1
#define V_LANE1_SYNC_STATUS(x) ((x) << S_LANE1_SYNC_STATUS)
#define F_LANE1_SYNC_STATUS V_LANE1_SYNC_STATUS(1U)
#define S_LANE0_SYNC_STATUS 0
#define V_LANE0_SYNC_STATUS(x) ((x) << S_LANE0_SYNC_STATUS)
#define F_LANE0_SYNC_STATUS V_LANE0_SYNC_STATUS(1U)
#define A_XGMAC_PORT_PCSR_CTRL 0x1500
#define S_RX_CLK_SPEED 7
#define V_RX_CLK_SPEED(x) ((x) << S_RX_CLK_SPEED)
#define F_RX_CLK_SPEED V_RX_CLK_SPEED(1U)
#define S_SCRBYPASS 6
#define V_SCRBYPASS(x) ((x) << S_SCRBYPASS)
#define F_SCRBYPASS V_SCRBYPASS(1U)
#define S_FECERRINDEN 5
#define V_FECERRINDEN(x) ((x) << S_FECERRINDEN)
#define F_FECERRINDEN V_FECERRINDEN(1U)
#define S_FECEN 4
#define V_FECEN(x) ((x) << S_FECEN)
#define F_FECEN V_FECEN(1U)
#define S_TESTSEL 2
#define M_TESTSEL 0x3U
#define V_TESTSEL(x) ((x) << S_TESTSEL)
#define G_TESTSEL(x) (((x) >> S_TESTSEL) & M_TESTSEL)
#define S_SCRLOOPEN 1
#define V_SCRLOOPEN(x) ((x) << S_SCRLOOPEN)
#define F_SCRLOOPEN V_SCRLOOPEN(1U)
#define S_XGMIILOOPEN 0
#define V_XGMIILOOPEN(x) ((x) << S_XGMIILOOPEN)
#define F_XGMIILOOPEN V_XGMIILOOPEN(1U)
#define A_XGMAC_PORT_PCSR_TXTEST_CTRL 0x1510
#define S_TX_PRBS9_EN 4
#define V_TX_PRBS9_EN(x) ((x) << S_TX_PRBS9_EN)
#define F_TX_PRBS9_EN V_TX_PRBS9_EN(1U)
#define S_TX_PRBS31_EN 3
#define V_TX_PRBS31_EN(x) ((x) << S_TX_PRBS31_EN)
#define F_TX_PRBS31_EN V_TX_PRBS31_EN(1U)
#define S_TX_TST_DAT_SEL 2
#define V_TX_TST_DAT_SEL(x) ((x) << S_TX_TST_DAT_SEL)
#define F_TX_TST_DAT_SEL V_TX_TST_DAT_SEL(1U)
#define S_TX_TST_SEL 1
#define V_TX_TST_SEL(x) ((x) << S_TX_TST_SEL)
#define F_TX_TST_SEL V_TX_TST_SEL(1U)
#define S_TX_TST_EN 0
#define V_TX_TST_EN(x) ((x) << S_TX_TST_EN)
#define F_TX_TST_EN V_TX_TST_EN(1U)
#define A_XGMAC_PORT_PCSR_TXTEST_SEEDA_LOWER 0x1514
#define A_XGMAC_PORT_PCSR_TXTEST_SEEDA_UPPER 0x1518
#define S_SEEDA_UPPER 0
#define M_SEEDA_UPPER 0x3ffffffU
#define V_SEEDA_UPPER(x) ((x) << S_SEEDA_UPPER)
#define G_SEEDA_UPPER(x) (((x) >> S_SEEDA_UPPER) & M_SEEDA_UPPER)
#define A_XGMAC_PORT_PCSR_TXTEST_SEEDB_LOWER 0x152c
#define A_XGMAC_PORT_PCSR_TXTEST_SEEDB_UPPER 0x1530
#define S_SEEDB_UPPER 0
#define M_SEEDB_UPPER 0x3ffffffU
#define V_SEEDB_UPPER(x) ((x) << S_SEEDB_UPPER)
#define G_SEEDB_UPPER(x) (((x) >> S_SEEDB_UPPER) & M_SEEDB_UPPER)
#define A_XGMAC_PORT_PCSR_RXTEST_CTRL 0x153c
#define S_TPTER_CNT_RST 7
#define V_TPTER_CNT_RST(x) ((x) << S_TPTER_CNT_RST)
#define F_TPTER_CNT_RST V_TPTER_CNT_RST(1U)
#define S_TEST_CNT_125US 6
#define V_TEST_CNT_125US(x) ((x) << S_TEST_CNT_125US)
#define F_TEST_CNT_125US V_TEST_CNT_125US(1U)
#define S_TEST_CNT_PRE 5
#define V_TEST_CNT_PRE(x) ((x) << S_TEST_CNT_PRE)
#define F_TEST_CNT_PRE V_TEST_CNT_PRE(1U)
#define S_BER_CNT_RST 4
#define V_BER_CNT_RST(x) ((x) << S_BER_CNT_RST)
#define F_BER_CNT_RST V_BER_CNT_RST(1U)
#define S_ERR_BLK_CNT_RST 3
#define V_ERR_BLK_CNT_RST(x) ((x) << S_ERR_BLK_CNT_RST)
#define F_ERR_BLK_CNT_RST V_ERR_BLK_CNT_RST(1U)
#define S_RX_PRBS31_EN 2
#define V_RX_PRBS31_EN(x) ((x) << S_RX_PRBS31_EN)
#define F_RX_PRBS31_EN V_RX_PRBS31_EN(1U)
#define S_RX_TST_DAT_SEL 1
#define V_RX_TST_DAT_SEL(x) ((x) << S_RX_TST_DAT_SEL)
#define F_RX_TST_DAT_SEL V_RX_TST_DAT_SEL(1U)
#define S_RX_TST_EN 0
#define V_RX_TST_EN(x) ((x) << S_RX_TST_EN)
#define F_RX_TST_EN V_RX_TST_EN(1U)
#define A_XGMAC_PORT_PCSR_STATUS 0x1550
#define S_ERR_BLK_CNT 16
#define M_ERR_BLK_CNT 0xffU
#define V_ERR_BLK_CNT(x) ((x) << S_ERR_BLK_CNT)
#define G_ERR_BLK_CNT(x) (((x) >> S_ERR_BLK_CNT) & M_ERR_BLK_CNT)
#define S_BER_COUNT 8
#define M_BER_COUNT 0x3fU
#define V_BER_COUNT(x) ((x) << S_BER_COUNT)
#define G_BER_COUNT(x) (((x) >> S_BER_COUNT) & M_BER_COUNT)
#define S_HI_BER 2
#define V_HI_BER(x) ((x) << S_HI_BER)
#define F_HI_BER V_HI_BER(1U)
#define S_RX_FAULT 1
#define V_RX_FAULT(x) ((x) << S_RX_FAULT)
#define F_RX_FAULT V_RX_FAULT(1U)
#define S_TX_FAULT 0
#define V_TX_FAULT(x) ((x) << S_TX_FAULT)
#define F_TX_FAULT V_TX_FAULT(1U)
#define A_XGMAC_PORT_PCSR_TEST_STATUS 0x1554
#define S_TPT_ERR_CNT 0
#define M_TPT_ERR_CNT 0xffffU
#define V_TPT_ERR_CNT(x) ((x) << S_TPT_ERR_CNT)
#define G_TPT_ERR_CNT(x) (((x) >> S_TPT_ERR_CNT) & M_TPT_ERR_CNT)
#define A_XGMAC_PORT_AN_CONTROL 0x1600
#define S_SOFT_RESET 15
#define V_SOFT_RESET(x) ((x) << S_SOFT_RESET)
#define F_SOFT_RESET V_SOFT_RESET(1U)
#define S_AN_ENABLE 12
#define V_AN_ENABLE(x) ((x) << S_AN_ENABLE)
#define F_AN_ENABLE V_AN_ENABLE(1U)
#define S_RESTART_AN 9
#define V_RESTART_AN(x) ((x) << S_RESTART_AN)
#define F_RESTART_AN V_RESTART_AN(1U)
#define A_XGMAC_PORT_AN_STATUS 0x1604
#define S_NONCER_MATCH 31
#define V_NONCER_MATCH(x) ((x) << S_NONCER_MATCH)
#define F_NONCER_MATCH V_NONCER_MATCH(1U)
#define S_PARALLEL_DET_FAULT 9
#define V_PARALLEL_DET_FAULT(x) ((x) << S_PARALLEL_DET_FAULT)
#define F_PARALLEL_DET_FAULT V_PARALLEL_DET_FAULT(1U)
#define S_PAGE_RECEIVED 6
#define V_PAGE_RECEIVED(x) ((x) << S_PAGE_RECEIVED)
#define F_PAGE_RECEIVED V_PAGE_RECEIVED(1U)
#define S_AN_COMPLETE 5
#define V_AN_COMPLETE(x) ((x) << S_AN_COMPLETE)
#define F_AN_COMPLETE V_AN_COMPLETE(1U)
#define S_STAT_REMFAULT 4
#define V_STAT_REMFAULT(x) ((x) << S_STAT_REMFAULT)
#define F_STAT_REMFAULT V_STAT_REMFAULT(1U)
#define S_AN_ABILITY 3
#define V_AN_ABILITY(x) ((x) << S_AN_ABILITY)
#define F_AN_ABILITY V_AN_ABILITY(1U)
#define S_LINK_STATUS 2
#define V_LINK_STATUS(x) ((x) << S_LINK_STATUS)
#define F_LINK_STATUS V_LINK_STATUS(1U)
#define S_PARTNER_AN_ABILITY 0
#define V_PARTNER_AN_ABILITY(x) ((x) << S_PARTNER_AN_ABILITY)
#define F_PARTNER_AN_ABILITY V_PARTNER_AN_ABILITY(1U)
#define A_XGMAC_PORT_AN_ADVERTISEMENT 0x1608
#define S_FEC_ENABLE 31
#define V_FEC_ENABLE(x) ((x) << S_FEC_ENABLE)
#define F_FEC_ENABLE V_FEC_ENABLE(1U)
#define S_FEC_ABILITY 30
#define V_FEC_ABILITY(x) ((x) << S_FEC_ABILITY)
#define F_FEC_ABILITY V_FEC_ABILITY(1U)
#define S_10GBASE_KR_CAPABLE 23
#define V_10GBASE_KR_CAPABLE(x) ((x) << S_10GBASE_KR_CAPABLE)
#define F_10GBASE_KR_CAPABLE V_10GBASE_KR_CAPABLE(1U)
#define S_10GBASE_KX4_CAPABLE 22
#define V_10GBASE_KX4_CAPABLE(x) ((x) << S_10GBASE_KX4_CAPABLE)
#define F_10GBASE_KX4_CAPABLE V_10GBASE_KX4_CAPABLE(1U)
#define S_1000BASE_KX_CAPABLE 21
#define V_1000BASE_KX_CAPABLE(x) ((x) << S_1000BASE_KX_CAPABLE)
#define F_1000BASE_KX_CAPABLE V_1000BASE_KX_CAPABLE(1U)
#define S_TRANSMITTED_NONCE 16
#define M_TRANSMITTED_NONCE 0x1fU
#define V_TRANSMITTED_NONCE(x) ((x) << S_TRANSMITTED_NONCE)
#define G_TRANSMITTED_NONCE(x) (((x) >> S_TRANSMITTED_NONCE) & M_TRANSMITTED_NONCE)
#define S_NP 15
#define V_NP(x) ((x) << S_NP)
#define F_NP V_NP(1U)
#define S_ACK 14
#define V_ACK(x) ((x) << S_ACK)
#define F_ACK V_ACK(1U)
#define S_REMOTE_FAULT 13
#define V_REMOTE_FAULT(x) ((x) << S_REMOTE_FAULT)
#define F_REMOTE_FAULT V_REMOTE_FAULT(1U)
#define S_ASM_DIR 11
#define V_ASM_DIR(x) ((x) << S_ASM_DIR)
#define F_ASM_DIR V_ASM_DIR(1U)
#define S_PAUSE 10
#define V_PAUSE(x) ((x) << S_PAUSE)
#define F_PAUSE V_PAUSE(1U)
#define S_ECHOED_NONCE 5
#define M_ECHOED_NONCE 0x1fU
#define V_ECHOED_NONCE(x) ((x) << S_ECHOED_NONCE)
#define G_ECHOED_NONCE(x) (((x) >> S_ECHOED_NONCE) & M_ECHOED_NONCE)
#define A_XGMAC_PORT_AN_LINK_PARTNER_ABILITY 0x160c
#define S_SELECTOR_FIELD 0
#define M_SELECTOR_FIELD 0x1fU
#define V_SELECTOR_FIELD(x) ((x) << S_SELECTOR_FIELD)
#define G_SELECTOR_FIELD(x) (((x) >> S_SELECTOR_FIELD) & M_SELECTOR_FIELD)
#define A_XGMAC_PORT_AN_NP_LOWER_TRANSMIT 0x1610
#define S_NP_INFO 16
#define M_NP_INFO 0xffffU
#define V_NP_INFO(x) ((x) << S_NP_INFO)
#define G_NP_INFO(x) (((x) >> S_NP_INFO) & M_NP_INFO)
#define S_NP_INDICATION 15
#define V_NP_INDICATION(x) ((x) << S_NP_INDICATION)
#define F_NP_INDICATION V_NP_INDICATION(1U)
#define S_MESSAGE_PAGE 13
#define V_MESSAGE_PAGE(x) ((x) << S_MESSAGE_PAGE)
#define F_MESSAGE_PAGE V_MESSAGE_PAGE(1U)
#define S_ACK_2 12
#define V_ACK_2(x) ((x) << S_ACK_2)
#define F_ACK_2 V_ACK_2(1U)
#define S_TOGGLE 11
#define V_TOGGLE(x) ((x) << S_TOGGLE)
#define F_TOGGLE V_TOGGLE(1U)
#define A_XGMAC_PORT_AN_NP_UPPER_TRANSMIT 0x1614
#define S_NP_INFO_HI 0
#define M_NP_INFO_HI 0xffffU
#define V_NP_INFO_HI(x) ((x) << S_NP_INFO_HI)
#define G_NP_INFO_HI(x) (((x) >> S_NP_INFO_HI) & M_NP_INFO_HI)
#define A_XGMAC_PORT_AN_LP_NP_LOWER 0x1618
#define A_XGMAC_PORT_AN_LP_NP_UPPER 0x161c
#define A_XGMAC_PORT_AN_BACKPLANE_ETHERNET_STATUS 0x1624
#define S_TX_PAUSE_OKAY 6
#define V_TX_PAUSE_OKAY(x) ((x) << S_TX_PAUSE_OKAY)
#define F_TX_PAUSE_OKAY V_TX_PAUSE_OKAY(1U)
#define S_RX_PAUSE_OKAY 5
#define V_RX_PAUSE_OKAY(x) ((x) << S_RX_PAUSE_OKAY)
#define F_RX_PAUSE_OKAY V_RX_PAUSE_OKAY(1U)
#define S_10GBASE_KR_FEC_NEG 4
#define V_10GBASE_KR_FEC_NEG(x) ((x) << S_10GBASE_KR_FEC_NEG)
#define F_10GBASE_KR_FEC_NEG V_10GBASE_KR_FEC_NEG(1U)
#define S_10GBASE_KR_NEG 3
#define V_10GBASE_KR_NEG(x) ((x) << S_10GBASE_KR_NEG)
#define F_10GBASE_KR_NEG V_10GBASE_KR_NEG(1U)
#define S_10GBASE_KX4_NEG 2
#define V_10GBASE_KX4_NEG(x) ((x) << S_10GBASE_KX4_NEG)
#define F_10GBASE_KX4_NEG V_10GBASE_KX4_NEG(1U)
#define S_1000BASE_KX_NEG 1
#define V_1000BASE_KX_NEG(x) ((x) << S_1000BASE_KX_NEG)
#define F_1000BASE_KX_NEG V_1000BASE_KX_NEG(1U)
#define S_BP_AN_ABILITY 0
#define V_BP_AN_ABILITY(x) ((x) << S_BP_AN_ABILITY)
#define F_BP_AN_ABILITY V_BP_AN_ABILITY(1U)
#define A_XGMAC_PORT_AN_TX_NONCE_CONTROL 0x1628
#define S_BYPASS_LFSR 15
#define V_BYPASS_LFSR(x) ((x) << S_BYPASS_LFSR)
#define F_BYPASS_LFSR V_BYPASS_LFSR(1U)
#define S_LFSR_INIT 0
#define M_LFSR_INIT 0x7fffU
#define V_LFSR_INIT(x) ((x) << S_LFSR_INIT)
#define G_LFSR_INIT(x) (((x) >> S_LFSR_INIT) & M_LFSR_INIT)
#define A_XGMAC_PORT_AN_INTERRUPT_STATUS 0x162c
#define S_NP_FROM_LP 3
#define V_NP_FROM_LP(x) ((x) << S_NP_FROM_LP)
#define F_NP_FROM_LP V_NP_FROM_LP(1U)
#define S_PARALLELDETFAULTINT 2
#define V_PARALLELDETFAULTINT(x) ((x) << S_PARALLELDETFAULTINT)
#define F_PARALLELDETFAULTINT V_PARALLELDETFAULTINT(1U)
#define S_BP_FROM_LP 1
#define V_BP_FROM_LP(x) ((x) << S_BP_FROM_LP)
#define F_BP_FROM_LP V_BP_FROM_LP(1U)
#define S_PCS_AN_COMPLETE 0
#define V_PCS_AN_COMPLETE(x) ((x) << S_PCS_AN_COMPLETE)
#define F_PCS_AN_COMPLETE V_PCS_AN_COMPLETE(1U)
#define A_XGMAC_PORT_AN_GENERIC_TIMER_TIMEOUT 0x1630
#define S_GENERIC_TIMEOUT 0
#define M_GENERIC_TIMEOUT 0x7fffffU
#define V_GENERIC_TIMEOUT(x) ((x) << S_GENERIC_TIMEOUT)
#define G_GENERIC_TIMEOUT(x) (((x) >> S_GENERIC_TIMEOUT) & M_GENERIC_TIMEOUT)
#define A_XGMAC_PORT_AN_BREAK_LINK_TIMEOUT 0x1634
#define S_BREAK_LINK_TIMEOUT 0
#define M_BREAK_LINK_TIMEOUT 0xffffffU
#define V_BREAK_LINK_TIMEOUT(x) ((x) << S_BREAK_LINK_TIMEOUT)
#define G_BREAK_LINK_TIMEOUT(x) (((x) >> S_BREAK_LINK_TIMEOUT) & M_BREAK_LINK_TIMEOUT)
#define A_XGMAC_PORT_AN_MODULE_ID 0x163c
#define S_MODULE_ID 16
#define M_MODULE_ID 0xffffU
#define V_MODULE_ID(x) ((x) << S_MODULE_ID)
#define G_MODULE_ID(x) (((x) >> S_MODULE_ID) & M_MODULE_ID)
#define S_MODULE_REVISION 0
#define M_MODULE_REVISION 0xffffU
#define V_MODULE_REVISION(x) ((x) << S_MODULE_REVISION)
#define G_MODULE_REVISION(x) (((x) >> S_MODULE_REVISION) & M_MODULE_REVISION)
#define A_XGMAC_PORT_AE_RX_COEF_REQ 0x1700
#define S_RXREQ_CPRE 13
#define V_RXREQ_CPRE(x) ((x) << S_RXREQ_CPRE)
#define F_RXREQ_CPRE V_RXREQ_CPRE(1U)
#define S_RXREQ_CINIT 12
#define V_RXREQ_CINIT(x) ((x) << S_RXREQ_CINIT)
#define F_RXREQ_CINIT V_RXREQ_CINIT(1U)
#define S_RXREQ_C0 4
#define M_RXREQ_C0 0x3U
#define V_RXREQ_C0(x) ((x) << S_RXREQ_C0)
#define G_RXREQ_C0(x) (((x) >> S_RXREQ_C0) & M_RXREQ_C0)
#define S_RXREQ_C1 2
#define M_RXREQ_C1 0x3U
#define V_RXREQ_C1(x) ((x) << S_RXREQ_C1)
#define G_RXREQ_C1(x) (((x) >> S_RXREQ_C1) & M_RXREQ_C1)
#define S_RXREQ_C2 0
#define M_RXREQ_C2 0x3U
#define V_RXREQ_C2(x) ((x) << S_RXREQ_C2)
#define G_RXREQ_C2(x) (((x) >> S_RXREQ_C2) & M_RXREQ_C2)
#define A_XGMAC_PORT_AE_RX_COEF_STAT 0x1704
#define S_RXSTAT_RDY 15
#define V_RXSTAT_RDY(x) ((x) << S_RXSTAT_RDY)
#define F_RXSTAT_RDY V_RXSTAT_RDY(1U)
#define S_RXSTAT_C0 4
#define M_RXSTAT_C0 0x3U
#define V_RXSTAT_C0(x) ((x) << S_RXSTAT_C0)
#define G_RXSTAT_C0(x) (((x) >> S_RXSTAT_C0) & M_RXSTAT_C0)
#define S_RXSTAT_C1 2
#define M_RXSTAT_C1 0x3U
#define V_RXSTAT_C1(x) ((x) << S_RXSTAT_C1)
#define G_RXSTAT_C1(x) (((x) >> S_RXSTAT_C1) & M_RXSTAT_C1)
#define S_RXSTAT_C2 0
#define M_RXSTAT_C2 0x3U
#define V_RXSTAT_C2(x) ((x) << S_RXSTAT_C2)
#define G_RXSTAT_C2(x) (((x) >> S_RXSTAT_C2) & M_RXSTAT_C2)
#define A_XGMAC_PORT_AE_TX_COEF_REQ 0x1708
#define S_TXREQ_CPRE 13
#define V_TXREQ_CPRE(x) ((x) << S_TXREQ_CPRE)
#define F_TXREQ_CPRE V_TXREQ_CPRE(1U)
#define S_TXREQ_CINIT 12
#define V_TXREQ_CINIT(x) ((x) << S_TXREQ_CINIT)
#define F_TXREQ_CINIT V_TXREQ_CINIT(1U)
#define S_TXREQ_C0 4
#define M_TXREQ_C0 0x3U
#define V_TXREQ_C0(x) ((x) << S_TXREQ_C0)
#define G_TXREQ_C0(x) (((x) >> S_TXREQ_C0) & M_TXREQ_C0)
#define S_TXREQ_C1 2
#define M_TXREQ_C1 0x3U
#define V_TXREQ_C1(x) ((x) << S_TXREQ_C1)
#define G_TXREQ_C1(x) (((x) >> S_TXREQ_C1) & M_TXREQ_C1)
#define S_TXREQ_C2 0
#define M_TXREQ_C2 0x3U
#define V_TXREQ_C2(x) ((x) << S_TXREQ_C2)
#define G_TXREQ_C2(x) (((x) >> S_TXREQ_C2) & M_TXREQ_C2)
#define A_XGMAC_PORT_AE_TX_COEF_STAT 0x170c
#define S_TXSTAT_RDY 15
#define V_TXSTAT_RDY(x) ((x) << S_TXSTAT_RDY)
#define F_TXSTAT_RDY V_TXSTAT_RDY(1U)
#define S_TXSTAT_C0 4
#define M_TXSTAT_C0 0x3U
#define V_TXSTAT_C0(x) ((x) << S_TXSTAT_C0)
#define G_TXSTAT_C0(x) (((x) >> S_TXSTAT_C0) & M_TXSTAT_C0)
#define S_TXSTAT_C1 2
#define M_TXSTAT_C1 0x3U
#define V_TXSTAT_C1(x) ((x) << S_TXSTAT_C1)
#define G_TXSTAT_C1(x) (((x) >> S_TXSTAT_C1) & M_TXSTAT_C1)
#define S_TXSTAT_C2 0
#define M_TXSTAT_C2 0x3U
#define V_TXSTAT_C2(x) ((x) << S_TXSTAT_C2)
#define G_TXSTAT_C2(x) (((x) >> S_TXSTAT_C2) & M_TXSTAT_C2)
#define A_XGMAC_PORT_AE_REG_MODE 0x1710
#define S_MAN_DEC 4
#define M_MAN_DEC 0x3U
#define V_MAN_DEC(x) ((x) << S_MAN_DEC)
#define G_MAN_DEC(x) (((x) >> S_MAN_DEC) & M_MAN_DEC)
#define S_MANUAL_RDY 3
#define V_MANUAL_RDY(x) ((x) << S_MANUAL_RDY)
#define F_MANUAL_RDY V_MANUAL_RDY(1U)
#define S_MWT_DISABLE 2
#define V_MWT_DISABLE(x) ((x) << S_MWT_DISABLE)
#define F_MWT_DISABLE V_MWT_DISABLE(1U)
#define S_MDIO_OVR 1
#define V_MDIO_OVR(x) ((x) << S_MDIO_OVR)
#define F_MDIO_OVR V_MDIO_OVR(1U)
#define S_STICKY_MODE 0
#define V_STICKY_MODE(x) ((x) << S_STICKY_MODE)
#define F_STICKY_MODE V_STICKY_MODE(1U)
#define A_XGMAC_PORT_AE_PRBS_CTL 0x1714
#define S_PRBS_CHK_ERRCNT 8
#define M_PRBS_CHK_ERRCNT 0xffU
#define V_PRBS_CHK_ERRCNT(x) ((x) << S_PRBS_CHK_ERRCNT)
#define G_PRBS_CHK_ERRCNT(x) (((x) >> S_PRBS_CHK_ERRCNT) & M_PRBS_CHK_ERRCNT)
#define S_PRBS_SYNCCNT 5
#define M_PRBS_SYNCCNT 0x7U
#define V_PRBS_SYNCCNT(x) ((x) << S_PRBS_SYNCCNT)
#define G_PRBS_SYNCCNT(x) (((x) >> S_PRBS_SYNCCNT) & M_PRBS_SYNCCNT)
#define S_PRBS_CHK_SYNC 4
#define V_PRBS_CHK_SYNC(x) ((x) << S_PRBS_CHK_SYNC)
#define F_PRBS_CHK_SYNC V_PRBS_CHK_SYNC(1U)
#define S_PRBS_CHK_RST 3
#define V_PRBS_CHK_RST(x) ((x) << S_PRBS_CHK_RST)
#define F_PRBS_CHK_RST V_PRBS_CHK_RST(1U)
#define S_PRBS_CHK_OFF 2
#define V_PRBS_CHK_OFF(x) ((x) << S_PRBS_CHK_OFF)
#define F_PRBS_CHK_OFF V_PRBS_CHK_OFF(1U)
#define S_PRBS_GEN_FRCERR 1
#define V_PRBS_GEN_FRCERR(x) ((x) << S_PRBS_GEN_FRCERR)
#define F_PRBS_GEN_FRCERR V_PRBS_GEN_FRCERR(1U)
#define S_PRBS_GEN_OFF 0
#define V_PRBS_GEN_OFF(x) ((x) << S_PRBS_GEN_OFF)
#define F_PRBS_GEN_OFF V_PRBS_GEN_OFF(1U)
#define A_XGMAC_PORT_AE_FSM_CTL 0x1718
#define S_FSM_TR_LCL 14
#define V_FSM_TR_LCL(x) ((x) << S_FSM_TR_LCL)
#define F_FSM_TR_LCL V_FSM_TR_LCL(1U)
#define S_FSM_GDMRK 11
#define M_FSM_GDMRK 0x7U
#define V_FSM_GDMRK(x) ((x) << S_FSM_GDMRK)
#define G_FSM_GDMRK(x) (((x) >> S_FSM_GDMRK) & M_FSM_GDMRK)
#define S_FSM_BADMRK 8
#define M_FSM_BADMRK 0x7U
#define V_FSM_BADMRK(x) ((x) << S_FSM_BADMRK)
#define G_FSM_BADMRK(x) (((x) >> S_FSM_BADMRK) & M_FSM_BADMRK)
#define S_FSM_TR_FAIL 7
#define V_FSM_TR_FAIL(x) ((x) << S_FSM_TR_FAIL)
#define F_FSM_TR_FAIL V_FSM_TR_FAIL(1U)
#define S_FSM_TR_ACT 6
#define V_FSM_TR_ACT(x) ((x) << S_FSM_TR_ACT)
#define F_FSM_TR_ACT V_FSM_TR_ACT(1U)
#define S_FSM_FRM_LCK 5
#define V_FSM_FRM_LCK(x) ((x) << S_FSM_FRM_LCK)
#define F_FSM_FRM_LCK V_FSM_FRM_LCK(1U)
#define S_FSM_TR_COMP 4
#define V_FSM_TR_COMP(x) ((x) << S_FSM_TR_COMP)
#define F_FSM_TR_COMP V_FSM_TR_COMP(1U)
#define S_MC_RX_RDY 3
#define V_MC_RX_RDY(x) ((x) << S_MC_RX_RDY)
#define F_MC_RX_RDY V_MC_RX_RDY(1U)
#define S_FSM_CU_DIS 2
#define V_FSM_CU_DIS(x) ((x) << S_FSM_CU_DIS)
#define F_FSM_CU_DIS V_FSM_CU_DIS(1U)
#define S_FSM_TR_RST 1
#define V_FSM_TR_RST(x) ((x) << S_FSM_TR_RST)
#define F_FSM_TR_RST V_FSM_TR_RST(1U)
#define S_FSM_TR_EN 0
#define V_FSM_TR_EN(x) ((x) << S_FSM_TR_EN)
#define F_FSM_TR_EN V_FSM_TR_EN(1U)
#define A_XGMAC_PORT_AE_FSM_STATE 0x171c
#define S_CC2FSM_STATE 13
#define M_CC2FSM_STATE 0x7U
#define V_CC2FSM_STATE(x) ((x) << S_CC2FSM_STATE)
#define G_CC2FSM_STATE(x) (((x) >> S_CC2FSM_STATE) & M_CC2FSM_STATE)
#define S_CC1FSM_STATE 10
#define M_CC1FSM_STATE 0x7U
#define V_CC1FSM_STATE(x) ((x) << S_CC1FSM_STATE)
#define G_CC1FSM_STATE(x) (((x) >> S_CC1FSM_STATE) & M_CC1FSM_STATE)
#define S_CC0FSM_STATE 7
#define M_CC0FSM_STATE 0x7U
#define V_CC0FSM_STATE(x) ((x) << S_CC0FSM_STATE)
#define G_CC0FSM_STATE(x) (((x) >> S_CC0FSM_STATE) & M_CC0FSM_STATE)
#define S_FLFSM_STATE 4
#define M_FLFSM_STATE 0x7U
#define V_FLFSM_STATE(x) ((x) << S_FLFSM_STATE)
#define G_FLFSM_STATE(x) (((x) >> S_FLFSM_STATE) & M_FLFSM_STATE)
#define S_TFSM_STATE 0
#define M_TFSM_STATE 0x7U
#define V_TFSM_STATE(x) ((x) << S_TFSM_STATE)
#define G_TFSM_STATE(x) (((x) >> S_TFSM_STATE) & M_TFSM_STATE)
#define A_XGMAC_PORT_AE_TX_DIS 0x1780
#define S_PMD_TX_DIS 0
#define V_PMD_TX_DIS(x) ((x) << S_PMD_TX_DIS)
#define F_PMD_TX_DIS V_PMD_TX_DIS(1U)
#define A_XGMAC_PORT_AE_KR_CTRL 0x1784
#define S_TRAINING_ENABLE 1
#define V_TRAINING_ENABLE(x) ((x) << S_TRAINING_ENABLE)
#define F_TRAINING_ENABLE V_TRAINING_ENABLE(1U)
#define S_RESTART_TRAINING 0
#define V_RESTART_TRAINING(x) ((x) << S_RESTART_TRAINING)
#define F_RESTART_TRAINING V_RESTART_TRAINING(1U)
#define A_XGMAC_PORT_AE_RX_SIGDET 0x1788
#define S_PMD_SIGDET 0
#define V_PMD_SIGDET(x) ((x) << S_PMD_SIGDET)
#define F_PMD_SIGDET V_PMD_SIGDET(1U)
#define A_XGMAC_PORT_AE_KR_STATUS 0x178c
#define S_TRAINING_FAILURE 3
#define V_TRAINING_FAILURE(x) ((x) << S_TRAINING_FAILURE)
#define F_TRAINING_FAILURE V_TRAINING_FAILURE(1U)
#define S_TRAINING 2
#define V_TRAINING(x) ((x) << S_TRAINING)
#define F_TRAINING V_TRAINING(1U)
#define S_FRAME_LOCK 1
#define V_FRAME_LOCK(x) ((x) << S_FRAME_LOCK)
#define F_FRAME_LOCK V_FRAME_LOCK(1U)
#define S_RX_TRAINED 0
#define V_RX_TRAINED(x) ((x) << S_RX_TRAINED)
#define F_RX_TRAINED V_RX_TRAINED(1U)
#define A_XGMAC_PORT_HSS_TXA_MODE_CFG 0x1800
#define S_BWSEL 2
#define M_BWSEL 0x3U
#define V_BWSEL(x) ((x) << S_BWSEL)
#define G_BWSEL(x) (((x) >> S_BWSEL) & M_BWSEL)
#define S_RTSEL 0
#define M_RTSEL 0x3U
#define V_RTSEL(x) ((x) << S_RTSEL)
#define G_RTSEL(x) (((x) >> S_RTSEL) & M_RTSEL)
#define A_XGMAC_PORT_HSS_TXA_TEST_CTRL 0x1804
#define S_TWDP 5
#define V_TWDP(x) ((x) << S_TWDP)
#define F_TWDP V_TWDP(1U)
#define S_TPGRST 4
#define V_TPGRST(x) ((x) << S_TPGRST)
#define F_TPGRST V_TPGRST(1U)
#define S_TPGEN 3
#define V_TPGEN(x) ((x) << S_TPGEN)
#define F_TPGEN V_TPGEN(1U)
#define S_TPSEL 0
#define M_TPSEL 0x7U
#define V_TPSEL(x) ((x) << S_TPSEL)
#define G_TPSEL(x) (((x) >> S_TPSEL) & M_TPSEL)
#define A_XGMAC_PORT_HSS_TXA_COEFF_CTRL 0x1808
#define S_AEINVPOL 6
#define V_AEINVPOL(x) ((x) << S_AEINVPOL)
#define F_AEINVPOL V_AEINVPOL(1U)
#define S_AESOURCE 5
#define V_AESOURCE(x) ((x) << S_AESOURCE)
#define F_AESOURCE V_AESOURCE(1U)
#define S_EQMODE 4
#define V_EQMODE(x) ((x) << S_EQMODE)
#define F_EQMODE V_EQMODE(1U)
#define S_OCOEF 3
#define V_OCOEF(x) ((x) << S_OCOEF)
#define F_OCOEF V_OCOEF(1U)
#define S_COEFRST 2
#define V_COEFRST(x) ((x) << S_COEFRST)
#define F_COEFRST V_COEFRST(1U)
#define S_SPEN 1
#define V_SPEN(x) ((x) << S_SPEN)
#define F_SPEN V_SPEN(1U)
#define S_ALOAD 0
#define V_ALOAD(x) ((x) << S_ALOAD)
#define F_ALOAD V_ALOAD(1U)
#define A_XGMAC_PORT_HSS_TXA_DRIVER_MODE 0x180c
#define S_DRVOFFT 5
#define V_DRVOFFT(x) ((x) << S_DRVOFFT)
#define F_DRVOFFT V_DRVOFFT(1U)
#define S_SLEW 2
#define M_SLEW 0x7U
#define V_SLEW(x) ((x) << S_SLEW)
#define G_SLEW(x) (((x) >> S_SLEW) & M_SLEW)
#define S_FFE 0
#define M_FFE 0x3U
#define V_FFE(x) ((x) << S_FFE)
#define G_FFE(x) (((x) >> S_FFE) & M_FFE)
#define A_XGMAC_PORT_HSS_TXA_DRIVER_OVR_CTRL 0x1810
#define S_VLINC 7
#define V_VLINC(x) ((x) << S_VLINC)
#define F_VLINC V_VLINC(1U)
#define S_VLDEC 6
#define V_VLDEC(x) ((x) << S_VLDEC)
#define F_VLDEC V_VLDEC(1U)
#define S_LOPWR 5
#define V_LOPWR(x) ((x) << S_LOPWR)
#define F_LOPWR V_LOPWR(1U)
#define S_TDMEN 4
#define V_TDMEN(x) ((x) << S_TDMEN)
#define F_TDMEN V_TDMEN(1U)
#define S_DCCEN 3
#define V_DCCEN(x) ((x) << S_DCCEN)
#define F_DCCEN V_DCCEN(1U)
#define S_VHSEL 2
#define V_VHSEL(x) ((x) << S_VHSEL)
#define F_VHSEL V_VHSEL(1U)
#define S_IDAC 0
#define M_IDAC 0x3U
#define V_IDAC(x) ((x) << S_IDAC)
#define G_IDAC(x) (((x) >> S_IDAC) & M_IDAC)
#define A_XGMAC_PORT_HSS_TXA_TDM_BIASGEN_STANDBY_TIMER 0x1814
#define S_STBY 0
#define M_STBY 0xffffU
#define V_STBY(x) ((x) << S_STBY)
#define G_STBY(x) (((x) >> S_STBY) & M_STBY)
#define A_XGMAC_PORT_HSS_TXA_TDM_BIASGEN_PWRON_TIMER 0x1818
#define S_PON 0
#define M_PON 0xffffU
#define V_PON(x) ((x) << S_PON)
#define G_PON(x) (((x) >> S_PON) & M_PON)
#define A_XGMAC_PORT_HSS_TXA_TAP0_COEFF 0x1820
#define S_NXTT0 0
#define M_NXTT0 0xfU
#define V_NXTT0(x) ((x) << S_NXTT0)
#define G_NXTT0(x) (((x) >> S_NXTT0) & M_NXTT0)
#define A_XGMAC_PORT_HSS_TXA_TAP1_COEFF 0x1824
#define S_NXTT1 0
#define M_NXTT1 0x3fU
#define V_NXTT1(x) ((x) << S_NXTT1)
#define G_NXTT1(x) (((x) >> S_NXTT1) & M_NXTT1)
#define A_XGMAC_PORT_HSS_TXA_TAP2_COEFF 0x1828
#define S_NXTT2 0
#define M_NXTT2 0x1fU
#define V_NXTT2(x) ((x) << S_NXTT2)
#define G_NXTT2(x) (((x) >> S_NXTT2) & M_NXTT2)
#define A_XGMAC_PORT_HSS_TXA_PWR 0x1830
#define S_TXPWR 0
#define M_TXPWR 0x7fU
#define V_TXPWR(x) ((x) << S_TXPWR)
#define G_TXPWR(x) (((x) >> S_TXPWR) & M_TXPWR)
#define A_XGMAC_PORT_HSS_TXA_POLARITY 0x1834
#define S_TXPOL 4
#define M_TXPOL 0x7U
#define V_TXPOL(x) ((x) << S_TXPOL)
#define G_TXPOL(x) (((x) >> S_TXPOL) & M_TXPOL)
#define S_NTXPOL 0
#define M_NTXPOL 0x7U
#define V_NTXPOL(x) ((x) << S_NTXPOL)
#define G_NTXPOL(x) (((x) >> S_NTXPOL) & M_NTXPOL)
#define A_XGMAC_PORT_HSS_TXA_8023AP_AE_CMD 0x1838
#define S_CXPRESET 13
#define V_CXPRESET(x) ((x) << S_CXPRESET)
#define F_CXPRESET V_CXPRESET(1U)
#define S_CXINIT 12
#define V_CXINIT(x) ((x) << S_CXINIT)
#define F_CXINIT V_CXINIT(1U)
#define S_C2UPDT 4
#define M_C2UPDT 0x3U
#define V_C2UPDT(x) ((x) << S_C2UPDT)
#define G_C2UPDT(x) (((x) >> S_C2UPDT) & M_C2UPDT)
#define S_C1UPDT 2
#define M_C1UPDT 0x3U
#define V_C1UPDT(x) ((x) << S_C1UPDT)
#define G_C1UPDT(x) (((x) >> S_C1UPDT) & M_C1UPDT)
#define S_C0UPDT 0
#define M_C0UPDT 0x3U
#define V_C0UPDT(x) ((x) << S_C0UPDT)
#define G_C0UPDT(x) (((x) >> S_C0UPDT) & M_C0UPDT)
#define A_XGMAC_PORT_HSS_TXA_8023AP_AE_STATUS 0x183c
#define S_C2STAT 4
#define M_C2STAT 0x3U
#define V_C2STAT(x) ((x) << S_C2STAT)
#define G_C2STAT(x) (((x) >> S_C2STAT) & M_C2STAT)
#define S_C1STAT 2
#define M_C1STAT 0x3U
#define V_C1STAT(x) ((x) << S_C1STAT)
#define G_C1STAT(x) (((x) >> S_C1STAT) & M_C1STAT)
#define S_C0STAT 0
#define M_C0STAT 0x3U
#define V_C0STAT(x) ((x) << S_C0STAT)
#define G_C0STAT(x) (((x) >> S_C0STAT) & M_C0STAT)
#define A_XGMAC_PORT_HSS_TXA_TAP0_IDAC_OVR 0x1840
#define S_NIDAC0 0
#define M_NIDAC0 0x1fU
#define V_NIDAC0(x) ((x) << S_NIDAC0)
#define G_NIDAC0(x) (((x) >> S_NIDAC0) & M_NIDAC0)
#define A_XGMAC_PORT_HSS_TXA_TAP1_IDAC_OVR 0x1844
#define S_NIDAC1 0
#define M_NIDAC1 0x7fU
#define V_NIDAC1(x) ((x) << S_NIDAC1)
#define G_NIDAC1(x) (((x) >> S_NIDAC1) & M_NIDAC1)
#define A_XGMAC_PORT_HSS_TXA_TAP2_IDAC_OVR 0x1848
#define S_NIDAC2 0
#define M_NIDAC2 0x3fU
#define V_NIDAC2(x) ((x) << S_NIDAC2)
#define G_NIDAC2(x) (((x) >> S_NIDAC2) & M_NIDAC2)
#define A_XGMAC_PORT_HSS_TXA_PWR_DAC_OVR 0x1850
#define S_OPEN 7
#define V_OPEN(x) ((x) << S_OPEN)
#define F_OPEN V_OPEN(1U)
#define S_OPVAL 0
#define M_OPVAL 0x1fU
#define V_OPVAL(x) ((x) << S_OPVAL)
#define G_OPVAL(x) (((x) >> S_OPVAL) & M_OPVAL)
#define A_XGMAC_PORT_HSS_TXA_PWR_DAC 0x1854
#define S_PDAC 0
#define M_PDAC 0x1fU
#define V_PDAC(x) ((x) << S_PDAC)
#define G_PDAC(x) (((x) >> S_PDAC) & M_PDAC)
#define A_XGMAC_PORT_HSS_TXA_TAP0_IDAC_APP 0x1860
#define S_AIDAC0 0
#define M_AIDAC0 0x1fU
#define V_AIDAC0(x) ((x) << S_AIDAC0)
#define G_AIDAC0(x) (((x) >> S_AIDAC0) & M_AIDAC0)
#define A_XGMAC_PORT_HSS_TXA_TAP1_IDAC_APP 0x1864
#define S_AIDAC1 0
#define M_AIDAC1 0x1fU
#define V_AIDAC1(x) ((x) << S_AIDAC1)
#define G_AIDAC1(x) (((x) >> S_AIDAC1) & M_AIDAC1)
#define A_XGMAC_PORT_HSS_TXA_TAP2_IDAC_APP 0x1868
#define S_TXA_AIDAC2 0
#define M_TXA_AIDAC2 0x1fU
#define V_TXA_AIDAC2(x) ((x) << S_TXA_AIDAC2)
#define G_TXA_AIDAC2(x) (((x) >> S_TXA_AIDAC2) & M_TXA_AIDAC2)
#define A_XGMAC_PORT_HSS_TXA_SEG_DIS_APP 0x1870
#define S_CURSD 0
#define M_CURSD 0x7fU
#define V_CURSD(x) ((x) << S_CURSD)
#define G_CURSD(x) (((x) >> S_CURSD) & M_CURSD)
#define A_XGMAC_PORT_HSS_TXA_EXT_ADDR_DATA 0x1878
#define S_XDATA 0
#define M_XDATA 0xffffU
#define V_XDATA(x) ((x) << S_XDATA)
#define G_XDATA(x) (((x) >> S_XDATA) & M_XDATA)
#define A_XGMAC_PORT_HSS_TXA_EXT_ADDR 0x187c
#define S_EXTADDR 1
#define M_EXTADDR 0x1fU
#define V_EXTADDR(x) ((x) << S_EXTADDR)
#define G_EXTADDR(x) (((x) >> S_EXTADDR) & M_EXTADDR)
#define S_XWR 0
#define V_XWR(x) ((x) << S_XWR)
#define F_XWR V_XWR(1U)
#define A_XGMAC_PORT_HSS_TXB_MODE_CFG 0x1880
#define A_XGMAC_PORT_HSS_TXB_TEST_CTRL 0x1884
#define A_XGMAC_PORT_HSS_TXB_COEFF_CTRL 0x1888
#define A_XGMAC_PORT_HSS_TXB_DRIVER_MODE 0x188c
#define A_XGMAC_PORT_HSS_TXB_DRIVER_OVR_CTRL 0x1890
#define A_XGMAC_PORT_HSS_TXB_TDM_BIASGEN_STANDBY_TIMER 0x1894
#define A_XGMAC_PORT_HSS_TXB_TDM_BIASGEN_PWRON_TIMER 0x1898
#define A_XGMAC_PORT_HSS_TXB_TAP0_COEFF 0x18a0
#define A_XGMAC_PORT_HSS_TXB_TAP1_COEFF 0x18a4
#define A_XGMAC_PORT_HSS_TXB_TAP2_COEFF 0x18a8
#define A_XGMAC_PORT_HSS_TXB_PWR 0x18b0
#define A_XGMAC_PORT_HSS_TXB_POLARITY 0x18b4
#define A_XGMAC_PORT_HSS_TXB_8023AP_AE_CMD 0x18b8
#define A_XGMAC_PORT_HSS_TXB_8023AP_AE_STATUS 0x18bc
#define A_XGMAC_PORT_HSS_TXB_TAP0_IDAC_OVR 0x18c0
#define A_XGMAC_PORT_HSS_TXB_TAP1_IDAC_OVR 0x18c4
#define A_XGMAC_PORT_HSS_TXB_TAP2_IDAC_OVR 0x18c8
#define A_XGMAC_PORT_HSS_TXB_PWR_DAC_OVR 0x18d0
#define A_XGMAC_PORT_HSS_TXB_PWR_DAC 0x18d4
#define A_XGMAC_PORT_HSS_TXB_TAP0_IDAC_APP 0x18e0
#define A_XGMAC_PORT_HSS_TXB_TAP1_IDAC_APP 0x18e4
#define A_XGMAC_PORT_HSS_TXB_TAP2_IDAC_APP 0x18e8
#define S_AIDAC2 0
#define M_AIDAC2 0x3fU
#define V_AIDAC2(x) ((x) << S_AIDAC2)
#define G_AIDAC2(x) (((x) >> S_AIDAC2) & M_AIDAC2)
#define A_XGMAC_PORT_HSS_TXB_SEG_DIS_APP 0x18f0
#define A_XGMAC_PORT_HSS_TXB_EXT_ADDR_DATA 0x18f8
#define A_XGMAC_PORT_HSS_TXB_EXT_ADDR 0x18fc
#define S_XADDR 2
#define M_XADDR 0xfU
#define V_XADDR(x) ((x) << S_XADDR)
#define G_XADDR(x) (((x) >> S_XADDR) & M_XADDR)
#define A_XGMAC_PORT_HSS_RXA_CFG_MODE 0x1900
#define S_BW810 8
#define V_BW810(x) ((x) << S_BW810)
#define F_BW810 V_BW810(1U)
#define S_AUXCLK 7
#define V_AUXCLK(x) ((x) << S_AUXCLK)
#define F_AUXCLK V_AUXCLK(1U)
#define S_DMSEL 4
#define M_DMSEL 0x7U
#define V_DMSEL(x) ((x) << S_DMSEL)
#define G_DMSEL(x) (((x) >> S_DMSEL) & M_DMSEL)
#define A_XGMAC_PORT_HSS_RXA_TEST_CTRL 0x1904
#define S_RCLKEN 15
#define V_RCLKEN(x) ((x) << S_RCLKEN)
#define F_RCLKEN V_RCLKEN(1U)
#define S_RRATE 13
#define M_RRATE 0x3U
#define V_RRATE(x) ((x) << S_RRATE)
#define G_RRATE(x) (((x) >> S_RRATE) & M_RRATE)
#define S_LBFRCERROR 10
#define V_LBFRCERROR(x) ((x) << S_LBFRCERROR)
#define F_LBFRCERROR V_LBFRCERROR(1U)
#define S_LBERROR 9
#define V_LBERROR(x) ((x) << S_LBERROR)
#define F_LBERROR V_LBERROR(1U)
#define S_LBSYNC 8
#define V_LBSYNC(x) ((x) << S_LBSYNC)
#define F_LBSYNC V_LBSYNC(1U)
#define S_FDWRAPCLK 7
#define V_FDWRAPCLK(x) ((x) << S_FDWRAPCLK)
#define F_FDWRAPCLK V_FDWRAPCLK(1U)
#define S_FDWRAP 6
#define V_FDWRAP(x) ((x) << S_FDWRAP)
#define F_FDWRAP V_FDWRAP(1U)
#define S_PRST 4
#define V_PRST(x) ((x) << S_PRST)
#define F_PRST V_PRST(1U)
#define S_PCHKEN 3
#define V_PCHKEN(x) ((x) << S_PCHKEN)
#define F_PCHKEN V_PCHKEN(1U)
#define S_PRBSSEL 0
#define M_PRBSSEL 0x7U
#define V_PRBSSEL(x) ((x) << S_PRBSSEL)
#define G_PRBSSEL(x) (((x) >> S_PRBSSEL) & M_PRBSSEL)
#define A_XGMAC_PORT_HSS_RXA_PH_ROTATOR_CTRL 0x1908
#define S_FTHROT 12
#define M_FTHROT 0xfU
#define V_FTHROT(x) ((x) << S_FTHROT)
#define G_FTHROT(x) (((x) >> S_FTHROT) & M_FTHROT)
#define S_RTHROT 11
#define V_RTHROT(x) ((x) << S_RTHROT)
#define F_RTHROT V_RTHROT(1U)
#define S_FILTCTL 7
#define M_FILTCTL 0xfU
#define V_FILTCTL(x) ((x) << S_FILTCTL)
#define G_FILTCTL(x) (((x) >> S_FILTCTL) & M_FILTCTL)
#define S_RSRVO 5
#define M_RSRVO 0x3U
#define V_RSRVO(x) ((x) << S_RSRVO)
#define G_RSRVO(x) (((x) >> S_RSRVO) & M_RSRVO)
#define S_EXTEL 4
#define V_EXTEL(x) ((x) << S_EXTEL)
#define F_EXTEL V_EXTEL(1U)
#define S_RSTONSTUCK 3
#define V_RSTONSTUCK(x) ((x) << S_RSTONSTUCK)
#define F_RSTONSTUCK V_RSTONSTUCK(1U)
#define S_FREEZEFW 2
#define V_FREEZEFW(x) ((x) << S_FREEZEFW)
#define F_FREEZEFW V_FREEZEFW(1U)
#define S_RESETFW 1
#define V_RESETFW(x) ((x) << S_RESETFW)
#define F_RESETFW V_RESETFW(1U)
#define S_SSCENABLE 0
#define V_SSCENABLE(x) ((x) << S_SSCENABLE)
#define F_SSCENABLE V_SSCENABLE(1U)
#define A_XGMAC_PORT_HSS_RXA_PH_ROTATOR_OFFSET_CTRL 0x190c
#define S_RSNP 11
#define V_RSNP(x) ((x) << S_RSNP)
#define F_RSNP V_RSNP(1U)
#define S_TSOEN 10
#define V_TSOEN(x) ((x) << S_TSOEN)
#define F_TSOEN V_TSOEN(1U)
#define S_OFFEN 9
#define V_OFFEN(x) ((x) << S_OFFEN)
#define F_OFFEN V_OFFEN(1U)
#define S_TMSCAL 7
#define M_TMSCAL 0x3U
#define V_TMSCAL(x) ((x) << S_TMSCAL)
#define G_TMSCAL(x) (((x) >> S_TMSCAL) & M_TMSCAL)
#define S_APADJ 6
#define V_APADJ(x) ((x) << S_APADJ)
#define F_APADJ V_APADJ(1U)
#define S_RSEL 5
#define V_RSEL(x) ((x) << S_RSEL)
#define F_RSEL V_RSEL(1U)
#define S_PHOFFS 0
#define M_PHOFFS 0x1fU
#define V_PHOFFS(x) ((x) << S_PHOFFS)
#define G_PHOFFS(x) (((x) >> S_PHOFFS) & M_PHOFFS)
#define A_XGMAC_PORT_HSS_RXA_PH_ROTATOR_POSITION1 0x1910
#define S_ROT0A 8
#define M_ROT0A 0x3fU
#define V_ROT0A(x) ((x) << S_ROT0A)
#define G_ROT0A(x) (((x) >> S_ROT0A) & M_ROT0A)
#define S_RTSEL_SNAPSHOT 0
#define M_RTSEL_SNAPSHOT 0x3fU
#define V_RTSEL_SNAPSHOT(x) ((x) << S_RTSEL_SNAPSHOT)
#define G_RTSEL_SNAPSHOT(x) (((x) >> S_RTSEL_SNAPSHOT) & M_RTSEL_SNAPSHOT)
#define A_XGMAC_PORT_HSS_RXA_PH_ROTATOR_POSITION2 0x1914
#define S_ROT90 0
#define M_ROT90 0x3fU
#define V_ROT90(x) ((x) << S_ROT90)
#define G_ROT90(x) (((x) >> S_ROT90) & M_ROT90)
#define A_XGMAC_PORT_HSS_RXA_PH_ROTATOR_STATIC_PH_OFFSET 0x1918
#define S_RCALER 15
#define V_RCALER(x) ((x) << S_RCALER)
#define F_RCALER V_RCALER(1U)
#define S_RAOOFF 10
#define M_RAOOFF 0x1fU
#define V_RAOOFF(x) ((x) << S_RAOOFF)
#define G_RAOOFF(x) (((x) >> S_RAOOFF) & M_RAOOFF)
#define S_RAEOFF 5
#define M_RAEOFF 0x1fU
#define V_RAEOFF(x) ((x) << S_RAEOFF)
#define G_RAEOFF(x) (((x) >> S_RAEOFF) & M_RAEOFF)
#define S_RDOFF 0
#define M_RDOFF 0x1fU
#define V_RDOFF(x) ((x) << S_RDOFF)
#define G_RDOFF(x) (((x) >> S_RDOFF) & M_RDOFF)
#define A_XGMAC_PORT_HSS_RXA_SIGDET_CTRL 0x191c
#define S_SIGNSD 13
#define M_SIGNSD 0x3U
#define V_SIGNSD(x) ((x) << S_SIGNSD)
#define G_SIGNSD(x) (((x) >> S_SIGNSD) & M_SIGNSD)
#define S_DACSD 8
#define M_DACSD 0x1fU
#define V_DACSD(x) ((x) << S_DACSD)
#define G_DACSD(x) (((x) >> S_DACSD) & M_DACSD)
#define S_SDPDN 6
#define V_SDPDN(x) ((x) << S_SDPDN)
#define F_SDPDN V_SDPDN(1U)
#define S_SIGDET 5
#define V_SIGDET(x) ((x) << S_SIGDET)
#define F_SIGDET V_SIGDET(1U)
#define S_SDLVL 0
#define M_SDLVL 0x1fU
#define V_SDLVL(x) ((x) << S_SDLVL)
#define G_SDLVL(x) (((x) >> S_SDLVL) & M_SDLVL)
#define A_XGMAC_PORT_HSS_RXA_DFE_CTRL 0x1920
#define S_REQCMP 15
#define V_REQCMP(x) ((x) << S_REQCMP)
#define F_REQCMP V_REQCMP(1U)
#define S_DFEREQ 14
#define V_DFEREQ(x) ((x) << S_DFEREQ)
#define F_DFEREQ V_DFEREQ(1U)
#define S_SPCEN 13
#define V_SPCEN(x) ((x) << S_SPCEN)
#define F_SPCEN V_SPCEN(1U)
#define S_GATEEN 12
#define V_GATEEN(x) ((x) << S_GATEEN)
#define F_GATEEN V_GATEEN(1U)
#define S_SPIFMT 9
#define M_SPIFMT 0x7U
#define V_SPIFMT(x) ((x) << S_SPIFMT)
#define G_SPIFMT(x) (((x) >> S_SPIFMT) & M_SPIFMT)
#define S_DFEPWR 6
#define M_DFEPWR 0x7U
#define V_DFEPWR(x) ((x) << S_DFEPWR)
#define G_DFEPWR(x) (((x) >> S_DFEPWR) & M_DFEPWR)
#define S_STNDBY 5
#define V_STNDBY(x) ((x) << S_STNDBY)
#define F_STNDBY V_STNDBY(1U)
#define S_FRCH 4
#define V_FRCH(x) ((x) << S_FRCH)
#define F_FRCH V_FRCH(1U)
#define S_NONRND 3
#define V_NONRND(x) ((x) << S_NONRND)
#define F_NONRND V_NONRND(1U)
#define S_NONRNF 2
#define V_NONRNF(x) ((x) << S_NONRNF)
#define F_NONRNF V_NONRNF(1U)
#define S_FSTLCK 1
#define V_FSTLCK(x) ((x) << S_FSTLCK)
#define F_FSTLCK V_FSTLCK(1U)
#define S_DFERST 0
#define V_DFERST(x) ((x) << S_DFERST)
#define F_DFERST V_DFERST(1U)
#define A_XGMAC_PORT_HSS_RXA_DFE_DATA_EDGE_SAMPLE 0x1924
#define S_ESAMP 8
#define M_ESAMP 0xffU
#define V_ESAMP(x) ((x) << S_ESAMP)
#define G_ESAMP(x) (((x) >> S_ESAMP) & M_ESAMP)
#define S_DSAMP 0
#define M_DSAMP 0xffU
#define V_DSAMP(x) ((x) << S_DSAMP)
#define G_DSAMP(x) (((x) >> S_DSAMP) & M_DSAMP)
#define A_XGMAC_PORT_HSS_RXA_DFE_AMP_SAMPLE 0x1928
#define S_SMODE 8
#define M_SMODE 0xfU
#define V_SMODE(x) ((x) << S_SMODE)
#define G_SMODE(x) (((x) >> S_SMODE) & M_SMODE)
#define S_ADCORR 7
#define V_ADCORR(x) ((x) << S_ADCORR)
#define F_ADCORR V_ADCORR(1U)
#define S_TRAINEN 6
#define V_TRAINEN(x) ((x) << S_TRAINEN)
#define F_TRAINEN V_TRAINEN(1U)
#define S_ASAMPQ 3
#define M_ASAMPQ 0x7U
#define V_ASAMPQ(x) ((x) << S_ASAMPQ)
#define G_ASAMPQ(x) (((x) >> S_ASAMPQ) & M_ASAMPQ)
#define S_ASAMP 0
#define M_ASAMP 0x7U
#define V_ASAMP(x) ((x) << S_ASAMP)
#define G_ASAMP(x) (((x) >> S_ASAMP) & M_ASAMP)
#define A_XGMAC_PORT_HSS_RXA_VGA_CTRL1 0x192c
#define S_POLE 12
#define M_POLE 0x3U
#define V_POLE(x) ((x) << S_POLE)
#define G_POLE(x) (((x) >> S_POLE) & M_POLE)
#define S_PEAK 8
#define M_PEAK 0x7U
#define V_PEAK(x) ((x) << S_PEAK)
#define G_PEAK(x) (((x) >> S_PEAK) & M_PEAK)
#define S_VOFFSN 6
#define M_VOFFSN 0x3U
#define V_VOFFSN(x) ((x) << S_VOFFSN)
#define G_VOFFSN(x) (((x) >> S_VOFFSN) & M_VOFFSN)
#define S_VOFFA 0
#define M_VOFFA 0x3fU
#define V_VOFFA(x) ((x) << S_VOFFA)
#define G_VOFFA(x) (((x) >> S_VOFFA) & M_VOFFA)
#define A_XGMAC_PORT_HSS_RXA_VGA_CTRL2 0x1930
#define S_SHORTV 10
#define V_SHORTV(x) ((x) << S_SHORTV)
#define F_SHORTV V_SHORTV(1U)
#define S_VGAIN 0
#define M_VGAIN 0xfU
#define V_VGAIN(x) ((x) << S_VGAIN)
#define G_VGAIN(x) (((x) >> S_VGAIN) & M_VGAIN)
#define A_XGMAC_PORT_HSS_RXA_VGA_CTRL3 0x1934
#define S_HBND1 10
#define V_HBND1(x) ((x) << S_HBND1)
#define F_HBND1 V_HBND1(1U)
#define S_HBND0 9
#define V_HBND0(x) ((x) << S_HBND0)
#define F_HBND0 V_HBND0(1U)
#define S_VLCKD 8
#define V_VLCKD(x) ((x) << S_VLCKD)
#define F_VLCKD V_VLCKD(1U)
#define S_VLCKDF 7
#define V_VLCKDF(x) ((x) << S_VLCKDF)
#define F_VLCKDF V_VLCKDF(1U)
#define S_AMAXT 0
#define M_AMAXT 0x7fU
#define V_AMAXT(x) ((x) << S_AMAXT)
#define G_AMAXT(x) (((x) >> S_AMAXT) & M_AMAXT)
#define A_XGMAC_PORT_HSS_RXA_DFE_D00_D01_OFFSET 0x1938
#define S_D01SN 13
#define M_D01SN 0x3U
#define V_D01SN(x) ((x) << S_D01SN)
#define G_D01SN(x) (((x) >> S_D01SN) & M_D01SN)
#define S_D01AMP 8
#define M_D01AMP 0x1fU
#define V_D01AMP(x) ((x) << S_D01AMP)
#define G_D01AMP(x) (((x) >> S_D01AMP) & M_D01AMP)
#define S_D00SN 5
#define M_D00SN 0x3U
#define V_D00SN(x) ((x) << S_D00SN)
#define G_D00SN(x) (((x) >> S_D00SN) & M_D00SN)
#define S_D00AMP 0
#define M_D00AMP 0x1fU
#define V_D00AMP(x) ((x) << S_D00AMP)
#define G_D00AMP(x) (((x) >> S_D00AMP) & M_D00AMP)
#define A_XGMAC_PORT_HSS_RXA_DFE_D10_D11_OFFSET 0x193c
#define S_D11SN 13
#define M_D11SN 0x3U
#define V_D11SN(x) ((x) << S_D11SN)
#define G_D11SN(x) (((x) >> S_D11SN) & M_D11SN)
#define S_D11AMP 8
#define M_D11AMP 0x1fU
#define V_D11AMP(x) ((x) << S_D11AMP)
#define G_D11AMP(x) (((x) >> S_D11AMP) & M_D11AMP)
#define S_D10SN 5
#define M_D10SN 0x3U
#define V_D10SN(x) ((x) << S_D10SN)
#define G_D10SN(x) (((x) >> S_D10SN) & M_D10SN)
#define S_D10AMP 0
#define M_D10AMP 0x1fU
#define V_D10AMP(x) ((x) << S_D10AMP)
#define G_D10AMP(x) (((x) >> S_D10AMP) & M_D10AMP)
#define A_XGMAC_PORT_HSS_RXA_DFE_E0_E1_OFFSET 0x1940
#define S_E1SN 13
#define M_E1SN 0x3U
#define V_E1SN(x) ((x) << S_E1SN)
#define G_E1SN(x) (((x) >> S_E1SN) & M_E1SN)
#define S_E1AMP 8
#define M_E1AMP 0x1fU
#define V_E1AMP(x) ((x) << S_E1AMP)
#define G_E1AMP(x) (((x) >> S_E1AMP) & M_E1AMP)
#define S_E0SN 5
#define M_E0SN 0x3U
#define V_E0SN(x) ((x) << S_E0SN)
#define G_E0SN(x) (((x) >> S_E0SN) & M_E0SN)
#define S_E0AMP 0
#define M_E0AMP 0x1fU
#define V_E0AMP(x) ((x) << S_E0AMP)
#define G_E0AMP(x) (((x) >> S_E0AMP) & M_E0AMP)
#define A_XGMAC_PORT_HSS_RXA_DACA_OFFSET 0x1944
#define S_AOFFO 8
#define M_AOFFO 0x3fU
#define V_AOFFO(x) ((x) << S_AOFFO)
#define G_AOFFO(x) (((x) >> S_AOFFO) & M_AOFFO)
#define S_AOFFE 0
#define M_AOFFE 0x3fU
#define V_AOFFE(x) ((x) << S_AOFFE)
#define G_AOFFE(x) (((x) >> S_AOFFE) & M_AOFFE)
#define A_XGMAC_PORT_HSS_RXA_DACAP_DAC_AN_OFFSET 0x1948
#define S_DACAN 8
#define M_DACAN 0xffU
#define V_DACAN(x) ((x) << S_DACAN)
#define G_DACAN(x) (((x) >> S_DACAN) & M_DACAN)
#define S_DACAP 0
#define M_DACAP 0xffU
#define V_DACAP(x) ((x) << S_DACAP)
#define G_DACAP(x) (((x) >> S_DACAP) & M_DACAP)
#define A_XGMAC_PORT_HSS_RXA_DACA_MIN 0x194c
#define S_DACAZ 8
#define M_DACAZ 0xffU
#define V_DACAZ(x) ((x) << S_DACAZ)
#define G_DACAZ(x) (((x) >> S_DACAZ) & M_DACAZ)
#define S_DACAM 0
#define M_DACAM 0xffU
#define V_DACAM(x) ((x) << S_DACAM)
#define G_DACAM(x) (((x) >> S_DACAM) & M_DACAM)
#define A_XGMAC_PORT_HSS_RXA_ADAC_CTRL 0x1950
#define S_ADSN 7
#define M_ADSN 0x3U
#define V_ADSN(x) ((x) << S_ADSN)
#define G_ADSN(x) (((x) >> S_ADSN) & M_ADSN)
#define S_ADMAG 0
#define M_ADMAG 0x7fU
#define V_ADMAG(x) ((x) << S_ADMAG)
#define G_ADMAG(x) (((x) >> S_ADMAG) & M_ADMAG)
#define A_XGMAC_PORT_HSS_RXA_DIGITAL_EYE_CTRL 0x1954
#define S_BLKAZ 15
#define V_BLKAZ(x) ((x) << S_BLKAZ)
#define F_BLKAZ V_BLKAZ(1U)
#define S_WIDTH 10
#define M_WIDTH 0x1fU
#define V_WIDTH(x) ((x) << S_WIDTH)
#define G_WIDTH(x) (((x) >> S_WIDTH) & M_WIDTH)
#define S_MINWIDTH 5
#define M_MINWIDTH 0x1fU
#define V_MINWIDTH(x) ((x) << S_MINWIDTH)
#define G_MINWIDTH(x) (((x) >> S_MINWIDTH) & M_MINWIDTH)
#define S_MINAMP 0
#define M_MINAMP 0x1fU
#define V_MINAMP(x) ((x) << S_MINAMP)
#define G_MINAMP(x) (((x) >> S_MINAMP) & M_MINAMP)
#define A_XGMAC_PORT_HSS_RXA_DIGITAL_EYE_METRICS 0x1958
#define S_EMBRDY 10
#define V_EMBRDY(x) ((x) << S_EMBRDY)
#define F_EMBRDY V_EMBRDY(1U)
#define S_EMBUMP 7
#define V_EMBUMP(x) ((x) << S_EMBUMP)
#define F_EMBUMP V_EMBUMP(1U)
#define S_EMMD 5
#define M_EMMD 0x3U
#define V_EMMD(x) ((x) << S_EMMD)
#define G_EMMD(x) (((x) >> S_EMMD) & M_EMMD)
#define S_EMPAT 1
#define V_EMPAT(x) ((x) << S_EMPAT)
#define F_EMPAT V_EMPAT(1U)
#define S_EMEN 0
#define V_EMEN(x) ((x) << S_EMEN)
#define F_EMEN V_EMEN(1U)
#define A_XGMAC_PORT_HSS_RXA_DFE_H1 0x195c
#define S_H1OSN 14
#define M_H1OSN 0x3U
#define V_H1OSN(x) ((x) << S_H1OSN)
#define G_H1OSN(x) (((x) >> S_H1OSN) & M_H1OSN)
#define S_H1OMAG 8
#define M_H1OMAG 0x3fU
#define V_H1OMAG(x) ((x) << S_H1OMAG)
#define G_H1OMAG(x) (((x) >> S_H1OMAG) & M_H1OMAG)
#define S_H1ESN 6
#define M_H1ESN 0x3U
#define V_H1ESN(x) ((x) << S_H1ESN)
#define G_H1ESN(x) (((x) >> S_H1ESN) & M_H1ESN)
#define S_H1EMAG 0
#define M_H1EMAG 0x3fU
#define V_H1EMAG(x) ((x) << S_H1EMAG)
#define G_H1EMAG(x) (((x) >> S_H1EMAG) & M_H1EMAG)
#define A_XGMAC_PORT_HSS_RXA_DFE_H2 0x1960
#define S_H2OSN 13
#define M_H2OSN 0x3U
#define V_H2OSN(x) ((x) << S_H2OSN)
#define G_H2OSN(x) (((x) >> S_H2OSN) & M_H2OSN)
#define S_H2OMAG 8
#define M_H2OMAG 0x1fU
#define V_H2OMAG(x) ((x) << S_H2OMAG)
#define G_H2OMAG(x) (((x) >> S_H2OMAG) & M_H2OMAG)
#define S_H2ESN 5
#define M_H2ESN 0x3U
#define V_H2ESN(x) ((x) << S_H2ESN)
#define G_H2ESN(x) (((x) >> S_H2ESN) & M_H2ESN)
#define S_H2EMAG 0
#define M_H2EMAG 0x1fU
#define V_H2EMAG(x) ((x) << S_H2EMAG)
#define G_H2EMAG(x) (((x) >> S_H2EMAG) & M_H2EMAG)
#define A_XGMAC_PORT_HSS_RXA_DFE_H3 0x1964
#define S_H3OSN 12
#define M_H3OSN 0x3U
#define V_H3OSN(x) ((x) << S_H3OSN)
#define G_H3OSN(x) (((x) >> S_H3OSN) & M_H3OSN)
#define S_H3OMAG 8
#define M_H3OMAG 0xfU
#define V_H3OMAG(x) ((x) << S_H3OMAG)
#define G_H3OMAG(x) (((x) >> S_H3OMAG) & M_H3OMAG)
#define S_H3ESN 4
#define M_H3ESN 0x3U
#define V_H3ESN(x) ((x) << S_H3ESN)
#define G_H3ESN(x) (((x) >> S_H3ESN) & M_H3ESN)
#define S_H3EMAG 0
#define M_H3EMAG 0xfU
#define V_H3EMAG(x) ((x) << S_H3EMAG)
#define G_H3EMAG(x) (((x) >> S_H3EMAG) & M_H3EMAG)
#define A_XGMAC_PORT_HSS_RXA_DFE_H4 0x1968
#define S_H4OSN 12
#define M_H4OSN 0x3U
#define V_H4OSN(x) ((x) << S_H4OSN)
#define G_H4OSN(x) (((x) >> S_H4OSN) & M_H4OSN)
#define S_H4OMAG 8
#define M_H4OMAG 0xfU
#define V_H4OMAG(x) ((x) << S_H4OMAG)
#define G_H4OMAG(x) (((x) >> S_H4OMAG) & M_H4OMAG)
#define S_H4ESN 4
#define M_H4ESN 0x3U
#define V_H4ESN(x) ((x) << S_H4ESN)
#define G_H4ESN(x) (((x) >> S_H4ESN) & M_H4ESN)
#define S_H4EMAG 0
#define M_H4EMAG 0xfU
#define V_H4EMAG(x) ((x) << S_H4EMAG)
#define G_H4EMAG(x) (((x) >> S_H4EMAG) & M_H4EMAG)
#define A_XGMAC_PORT_HSS_RXA_DFE_H5 0x196c
#define S_H5OSN 12
#define M_H5OSN 0x3U
#define V_H5OSN(x) ((x) << S_H5OSN)
#define G_H5OSN(x) (((x) >> S_H5OSN) & M_H5OSN)
#define S_H5OMAG 8
#define M_H5OMAG 0xfU
#define V_H5OMAG(x) ((x) << S_H5OMAG)
#define G_H5OMAG(x) (((x) >> S_H5OMAG) & M_H5OMAG)
#define S_H5ESN 4
#define M_H5ESN 0x3U
#define V_H5ESN(x) ((x) << S_H5ESN)
#define G_H5ESN(x) (((x) >> S_H5ESN) & M_H5ESN)
#define S_H5EMAG 0
#define M_H5EMAG 0xfU
#define V_H5EMAG(x) ((x) << S_H5EMAG)
#define G_H5EMAG(x) (((x) >> S_H5EMAG) & M_H5EMAG)
#define A_XGMAC_PORT_HSS_RXA_DAC_DPC 0x1970
#define S_DPCCVG 13
#define V_DPCCVG(x) ((x) << S_DPCCVG)
#define F_DPCCVG V_DPCCVG(1U)
#define S_DACCVG 12
#define V_DACCVG(x) ((x) << S_DACCVG)
#define F_DACCVG V_DACCVG(1U)
#define S_DPCTGT 9
#define M_DPCTGT 0x7U
#define V_DPCTGT(x) ((x) << S_DPCTGT)
#define G_DPCTGT(x) (((x) >> S_DPCTGT) & M_DPCTGT)
#define S_BLKH1T 8
#define V_BLKH1T(x) ((x) << S_BLKH1T)
#define F_BLKH1T V_BLKH1T(1U)
#define S_BLKOAE 7
#define V_BLKOAE(x) ((x) << S_BLKOAE)
#define F_BLKOAE V_BLKOAE(1U)
#define S_H1TGT 4
#define M_H1TGT 0x7U
#define V_H1TGT(x) ((x) << S_H1TGT)
#define G_H1TGT(x) (((x) >> S_H1TGT) & M_H1TGT)
#define S_OAE 0
#define M_OAE 0xfU
#define V_OAE(x) ((x) << S_OAE)
#define G_OAE(x) (((x) >> S_OAE) & M_OAE)
#define A_XGMAC_PORT_HSS_RXA_DDC 0x1974
#define S_OLS 11
#define M_OLS 0x1fU
#define V_OLS(x) ((x) << S_OLS)
#define G_OLS(x) (((x) >> S_OLS) & M_OLS)
#define S_OES 6
#define M_OES 0x1fU
#define V_OES(x) ((x) << S_OES)
#define G_OES(x) (((x) >> S_OES) & M_OES)
#define S_BLKODEC 5
#define V_BLKODEC(x) ((x) << S_BLKODEC)
#define F_BLKODEC V_BLKODEC(1U)
#define S_ODEC 0
#define M_ODEC 0x1fU
#define V_ODEC(x) ((x) << S_ODEC)
#define G_ODEC(x) (((x) >> S_ODEC) & M_ODEC)
#define A_XGMAC_PORT_HSS_RXA_INTERNAL_STATUS 0x1978
#define S_BER6 15
#define V_BER6(x) ((x) << S_BER6)
#define F_BER6 V_BER6(1U)
#define S_BER6VAL 14
#define V_BER6VAL(x) ((x) << S_BER6VAL)
#define F_BER6VAL V_BER6VAL(1U)
#define S_BER3VAL 13
#define V_BER3VAL(x) ((x) << S_BER3VAL)
#define F_BER3VAL V_BER3VAL(1U)
#define S_DPCCMP 9
#define V_DPCCMP(x) ((x) << S_DPCCMP)
#define F_DPCCMP V_DPCCMP(1U)
#define S_DACCMP 8
#define V_DACCMP(x) ((x) << S_DACCMP)
#define F_DACCMP V_DACCMP(1U)
#define S_DDCCMP 7
#define V_DDCCMP(x) ((x) << S_DDCCMP)
#define F_DDCCMP V_DDCCMP(1U)
#define S_AERRFLG 6
#define V_AERRFLG(x) ((x) << S_AERRFLG)
#define F_AERRFLG V_AERRFLG(1U)
#define S_WERRFLG 5
#define V_WERRFLG(x) ((x) << S_WERRFLG)
#define F_WERRFLG V_WERRFLG(1U)
#define S_TRCMP 4
#define V_TRCMP(x) ((x) << S_TRCMP)
#define F_TRCMP V_TRCMP(1U)
#define S_VLCKF 3
#define V_VLCKF(x) ((x) << S_VLCKF)
#define F_VLCKF V_VLCKF(1U)
#define S_ROCADJ 2
#define V_ROCADJ(x) ((x) << S_ROCADJ)
#define F_ROCADJ V_ROCADJ(1U)
#define S_ROCCMP 1
#define V_ROCCMP(x) ((x) << S_ROCCMP)
#define F_ROCCMP V_ROCCMP(1U)
#define S_OCCMP 0
#define V_OCCMP(x) ((x) << S_OCCMP)
#define F_OCCMP V_OCCMP(1U)
#define A_XGMAC_PORT_HSS_RXA_DFE_FUNC_CTRL 0x197c
#define S_FDPC 15
#define V_FDPC(x) ((x) << S_FDPC)
#define F_FDPC V_FDPC(1U)
#define S_FDAC 14
#define V_FDAC(x) ((x) << S_FDAC)
#define F_FDAC V_FDAC(1U)
#define S_FDDC 13
#define V_FDDC(x) ((x) << S_FDDC)
#define F_FDDC V_FDDC(1U)
#define S_FNRND 12
#define V_FNRND(x) ((x) << S_FNRND)
#define F_FNRND V_FNRND(1U)
#define S_FVGAIN 11
#define V_FVGAIN(x) ((x) << S_FVGAIN)
#define F_FVGAIN V_FVGAIN(1U)
#define S_FVOFF 10
#define V_FVOFF(x) ((x) << S_FVOFF)
#define F_FVOFF V_FVOFF(1U)
#define S_FSDET 9
#define V_FSDET(x) ((x) << S_FSDET)
#define F_FSDET V_FSDET(1U)
#define S_FBER6 8
#define V_FBER6(x) ((x) << S_FBER6)
#define F_FBER6 V_FBER6(1U)
#define S_FROTO 7
#define V_FROTO(x) ((x) << S_FROTO)
#define F_FROTO V_FROTO(1U)
#define S_FH4H5 6
#define V_FH4H5(x) ((x) << S_FH4H5)
#define F_FH4H5 V_FH4H5(1U)
#define S_FH2H3 5
#define V_FH2H3(x) ((x) << S_FH2H3)
#define F_FH2H3 V_FH2H3(1U)
#define S_FH1 4
#define V_FH1(x) ((x) << S_FH1)
#define F_FH1 V_FH1(1U)
#define S_FH1SN 3
#define V_FH1SN(x) ((x) << S_FH1SN)
#define F_FH1SN V_FH1SN(1U)
#define S_FNRDF 2
#define V_FNRDF(x) ((x) << S_FNRDF)
#define F_FNRDF V_FNRDF(1U)
#define S_FADAC 0
#define V_FADAC(x) ((x) << S_FADAC)
#define F_FADAC V_FADAC(1U)
#define A_XGMAC_PORT_HSS_RXB_CFG_MODE 0x1980
#define A_XGMAC_PORT_HSS_RXB_TEST_CTRL 0x1984
#define A_XGMAC_PORT_HSS_RXB_PH_ROTATOR_CTRL 0x1988
#define A_XGMAC_PORT_HSS_RXB_PH_ROTATOR_OFFSET_CTRL 0x198c
#define A_XGMAC_PORT_HSS_RXB_PH_ROTATOR_POSITION1 0x1990
#define A_XGMAC_PORT_HSS_RXB_PH_ROTATOR_POSITION2 0x1994
#define A_XGMAC_PORT_HSS_RXB_PH_ROTATOR_STATIC_PH_OFFSET 0x1998
#define A_XGMAC_PORT_HSS_RXB_SIGDET_CTRL 0x199c
#define A_XGMAC_PORT_HSS_RXB_DFE_CTRL 0x19a0
#define A_XGMAC_PORT_HSS_RXB_DFE_DATA_EDGE_SAMPLE 0x19a4
#define A_XGMAC_PORT_HSS_RXB_DFE_AMP_SAMPLE 0x19a8
#define A_XGMAC_PORT_HSS_RXB_VGA_CTRL1 0x19ac
#define A_XGMAC_PORT_HSS_RXB_VGA_CTRL2 0x19b0
#define A_XGMAC_PORT_HSS_RXB_VGA_CTRL3 0x19b4
#define A_XGMAC_PORT_HSS_RXB_DFE_D00_D01_OFFSET 0x19b8
#define A_XGMAC_PORT_HSS_RXB_DFE_D10_D11_OFFSET 0x19bc
#define A_XGMAC_PORT_HSS_RXB_DFE_E0_E1_OFFSET 0x19c0
#define A_XGMAC_PORT_HSS_RXB_DACA_OFFSET 0x19c4
#define A_XGMAC_PORT_HSS_RXB_DACAP_DAC_AN_OFFSET 0x19c8
#define A_XGMAC_PORT_HSS_RXB_DACA_MIN 0x19cc
#define A_XGMAC_PORT_HSS_RXB_ADAC_CTRL 0x19d0
#define A_XGMAC_PORT_HSS_RXB_DIGITAL_EYE_CTRL 0x19d4
#define A_XGMAC_PORT_HSS_RXB_DIGITAL_EYE_METRICS 0x19d8
#define A_XGMAC_PORT_HSS_RXB_DFE_H1 0x19dc
#define A_XGMAC_PORT_HSS_RXB_DFE_H2 0x19e0
#define A_XGMAC_PORT_HSS_RXB_DFE_H3 0x19e4
#define A_XGMAC_PORT_HSS_RXB_DFE_H4 0x19e8
#define A_XGMAC_PORT_HSS_RXB_DFE_H5 0x19ec
#define A_XGMAC_PORT_HSS_RXB_DAC_DPC 0x19f0
#define A_XGMAC_PORT_HSS_RXB_DDC 0x19f4
#define A_XGMAC_PORT_HSS_RXB_INTERNAL_STATUS 0x19f8
#define A_XGMAC_PORT_HSS_RXB_DFE_FUNC_CTRL 0x19fc
#define A_XGMAC_PORT_HSS_TXC_MODE_CFG 0x1a00
#define A_XGMAC_PORT_HSS_TXC_TEST_CTRL 0x1a04
#define A_XGMAC_PORT_HSS_TXC_COEFF_CTRL 0x1a08
#define A_XGMAC_PORT_HSS_TXC_DRIVER_MODE 0x1a0c
#define A_XGMAC_PORT_HSS_TXC_DRIVER_OVR_CTRL 0x1a10
#define A_XGMAC_PORT_HSS_TXC_TDM_BIASGEN_STANDBY_TIMER 0x1a14
#define A_XGMAC_PORT_HSS_TXC_TDM_BIASGEN_PWRON_TIMER 0x1a18
#define A_XGMAC_PORT_HSS_TXC_TAP0_COEFF 0x1a20
#define A_XGMAC_PORT_HSS_TXC_TAP1_COEFF 0x1a24
#define A_XGMAC_PORT_HSS_TXC_TAP2_COEFF 0x1a28
#define A_XGMAC_PORT_HSS_TXC_PWR 0x1a30
#define A_XGMAC_PORT_HSS_TXC_POLARITY 0x1a34
#define A_XGMAC_PORT_HSS_TXC_8023AP_AE_CMD 0x1a38
#define A_XGMAC_PORT_HSS_TXC_8023AP_AE_STATUS 0x1a3c
#define A_XGMAC_PORT_HSS_TXC_TAP0_IDAC_OVR 0x1a40
#define A_XGMAC_PORT_HSS_TXC_TAP1_IDAC_OVR 0x1a44
#define A_XGMAC_PORT_HSS_TXC_TAP2_IDAC_OVR 0x1a48
#define A_XGMAC_PORT_HSS_TXC_PWR_DAC_OVR 0x1a50
#define A_XGMAC_PORT_HSS_TXC_PWR_DAC 0x1a54
#define A_XGMAC_PORT_HSS_TXC_TAP0_IDAC_APP 0x1a60
#define A_XGMAC_PORT_HSS_TXC_TAP1_IDAC_APP 0x1a64
#define A_XGMAC_PORT_HSS_TXC_TAP2_IDAC_APP 0x1a68
#define A_XGMAC_PORT_HSS_TXC_SEG_DIS_APP 0x1a70
#define A_XGMAC_PORT_HSS_TXC_EXT_ADDR_DATA 0x1a78
#define A_XGMAC_PORT_HSS_TXC_EXT_ADDR 0x1a7c
#define A_XGMAC_PORT_HSS_TXD_MODE_CFG 0x1a80
#define A_XGMAC_PORT_HSS_TXD_TEST_CTRL 0x1a84
#define A_XGMAC_PORT_HSS_TXD_COEFF_CTRL 0x1a88
#define A_XGMAC_PORT_HSS_TXD_DRIVER_MODE 0x1a8c
#define A_XGMAC_PORT_HSS_TXD_DRIVER_OVR_CTRL 0x1a90
#define A_XGMAC_PORT_HSS_TXD_TDM_BIASGEN_STANDBY_TIMER 0x1a94
#define A_XGMAC_PORT_HSS_TXD_TDM_BIASGEN_PWRON_TIMER 0x1a98
#define A_XGMAC_PORT_HSS_TXD_TAP0_COEFF 0x1aa0
#define A_XGMAC_PORT_HSS_TXD_TAP1_COEFF 0x1aa4
#define A_XGMAC_PORT_HSS_TXD_TAP2_COEFF 0x1aa8
#define A_XGMAC_PORT_HSS_TXD_PWR 0x1ab0
#define A_XGMAC_PORT_HSS_TXD_POLARITY 0x1ab4
#define A_XGMAC_PORT_HSS_TXD_8023AP_AE_CMD 0x1ab8
#define A_XGMAC_PORT_HSS_TXD_8023AP_AE_STATUS 0x1abc
#define A_XGMAC_PORT_HSS_TXD_TAP0_IDAC_OVR 0x1ac0
#define A_XGMAC_PORT_HSS_TXD_TAP1_IDAC_OVR 0x1ac4
#define A_XGMAC_PORT_HSS_TXD_TAP2_IDAC_OVR 0x1ac8
#define A_XGMAC_PORT_HSS_TXD_PWR_DAC_OVR 0x1ad0
#define A_XGMAC_PORT_HSS_TXD_PWR_DAC 0x1ad4
#define A_XGMAC_PORT_HSS_TXD_TAP0_IDAC_APP 0x1ae0
#define A_XGMAC_PORT_HSS_TXD_TAP1_IDAC_APP 0x1ae4
#define A_XGMAC_PORT_HSS_TXD_TAP2_IDAC_APP 0x1ae8
#define A_XGMAC_PORT_HSS_TXD_SEG_DIS_APP 0x1af0
#define A_XGMAC_PORT_HSS_TXD_EXT_ADDR_DATA 0x1af8
#define A_XGMAC_PORT_HSS_TXD_EXT_ADDR 0x1afc
#define A_XGMAC_PORT_HSS_RXC_CFG_MODE 0x1b00
#define A_XGMAC_PORT_HSS_RXC_TEST_CTRL 0x1b04
#define A_XGMAC_PORT_HSS_RXC_PH_ROTATOR_CTRL 0x1b08
#define A_XGMAC_PORT_HSS_RXC_PH_ROTATOR_OFFSET_CTRL 0x1b0c
#define A_XGMAC_PORT_HSS_RXC_PH_ROTATOR_POSITION1 0x1b10
#define A_XGMAC_PORT_HSS_RXC_PH_ROTATOR_POSITION2 0x1b14
#define A_XGMAC_PORT_HSS_RXC_PH_ROTATOR_STATIC_PH_OFFSET 0x1b18
#define A_XGMAC_PORT_HSS_RXC_SIGDET_CTRL 0x1b1c
#define A_XGMAC_PORT_HSS_RXC_DFE_CTRL 0x1b20
#define A_XGMAC_PORT_HSS_RXC_DFE_DATA_EDGE_SAMPLE 0x1b24
#define A_XGMAC_PORT_HSS_RXC_DFE_AMP_SAMPLE 0x1b28
#define A_XGMAC_PORT_HSS_RXC_VGA_CTRL1 0x1b2c
#define A_XGMAC_PORT_HSS_RXC_VGA_CTRL2 0x1b30
#define A_XGMAC_PORT_HSS_RXC_VGA_CTRL3 0x1b34
#define A_XGMAC_PORT_HSS_RXC_DFE_D00_D01_OFFSET 0x1b38
#define A_XGMAC_PORT_HSS_RXC_DFE_D10_D11_OFFSET 0x1b3c
#define A_XGMAC_PORT_HSS_RXC_DFE_E0_E1_OFFSET 0x1b40
#define A_XGMAC_PORT_HSS_RXC_DACA_OFFSET 0x1b44
#define A_XGMAC_PORT_HSS_RXC_DACAP_DAC_AN_OFFSET 0x1b48
#define A_XGMAC_PORT_HSS_RXC_DACA_MIN 0x1b4c
#define A_XGMAC_PORT_HSS_RXC_ADAC_CTRL 0x1b50
#define A_XGMAC_PORT_HSS_RXC_DIGITAL_EYE_CTRL 0x1b54
#define A_XGMAC_PORT_HSS_RXC_DIGITAL_EYE_METRICS 0x1b58
#define A_XGMAC_PORT_HSS_RXC_DFE_H1 0x1b5c
#define A_XGMAC_PORT_HSS_RXC_DFE_H2 0x1b60
#define A_XGMAC_PORT_HSS_RXC_DFE_H3 0x1b64
#define A_XGMAC_PORT_HSS_RXC_DFE_H4 0x1b68
#define A_XGMAC_PORT_HSS_RXC_DFE_H5 0x1b6c
#define A_XGMAC_PORT_HSS_RXC_DAC_DPC 0x1b70
#define A_XGMAC_PORT_HSS_RXC_DDC 0x1b74
#define A_XGMAC_PORT_HSS_RXC_INTERNAL_STATUS 0x1b78
#define A_XGMAC_PORT_HSS_RXC_DFE_FUNC_CTRL 0x1b7c
#define A_XGMAC_PORT_HSS_RXD_CFG_MODE 0x1b80
#define A_XGMAC_PORT_HSS_RXD_TEST_CTRL 0x1b84
#define A_XGMAC_PORT_HSS_RXD_PH_ROTATOR_CTRL 0x1b88
#define A_XGMAC_PORT_HSS_RXD_PH_ROTATOR_OFFSET_CTRL 0x1b8c
#define A_XGMAC_PORT_HSS_RXD_PH_ROTATOR_POSITION1 0x1b90
#define A_XGMAC_PORT_HSS_RXD_PH_ROTATOR_POSITION2 0x1b94
#define A_XGMAC_PORT_HSS_RXD_PH_ROTATOR_STATIC_PH_OFFSET 0x1b98
#define A_XGMAC_PORT_HSS_RXD_SIGDET_CTRL 0x1b9c
#define A_XGMAC_PORT_HSS_RXD_DFE_CTRL 0x1ba0
#define A_XGMAC_PORT_HSS_RXD_DFE_DATA_EDGE_SAMPLE 0x1ba4
#define A_XGMAC_PORT_HSS_RXD_DFE_AMP_SAMPLE 0x1ba8
#define A_XGMAC_PORT_HSS_RXD_VGA_CTRL1 0x1bac
#define A_XGMAC_PORT_HSS_RXD_VGA_CTRL2 0x1bb0
#define A_XGMAC_PORT_HSS_RXD_VGA_CTRL3 0x1bb4
#define A_XGMAC_PORT_HSS_RXD_DFE_D00_D01_OFFSET 0x1bb8
#define A_XGMAC_PORT_HSS_RXD_DFE_D10_D11_OFFSET 0x1bbc
#define A_XGMAC_PORT_HSS_RXD_DFE_E0_E1_OFFSET 0x1bc0
#define A_XGMAC_PORT_HSS_RXD_DACA_OFFSET 0x1bc4
#define A_XGMAC_PORT_HSS_RXD_DACAP_DAC_AN_OFFSET 0x1bc8
#define A_XGMAC_PORT_HSS_RXD_DACA_MIN 0x1bcc
#define A_XGMAC_PORT_HSS_RXD_ADAC_CTRL 0x1bd0
#define A_XGMAC_PORT_HSS_RXD_DIGITAL_EYE_CTRL 0x1bd4
#define A_XGMAC_PORT_HSS_RXD_DIGITAL_EYE_METRICS 0x1bd8
#define A_XGMAC_PORT_HSS_RXD_DFE_H1 0x1bdc
#define A_XGMAC_PORT_HSS_RXD_DFE_H2 0x1be0
#define A_XGMAC_PORT_HSS_RXD_DFE_H3 0x1be4
#define A_XGMAC_PORT_HSS_RXD_DFE_H4 0x1be8
#define A_XGMAC_PORT_HSS_RXD_DFE_H5 0x1bec
#define A_XGMAC_PORT_HSS_RXD_DAC_DPC 0x1bf0
#define A_XGMAC_PORT_HSS_RXD_DDC 0x1bf4
#define A_XGMAC_PORT_HSS_RXD_INTERNAL_STATUS 0x1bf8
#define A_XGMAC_PORT_HSS_RXD_DFE_FUNC_CTRL 0x1bfc
#define A_XGMAC_PORT_HSS_VCO_COARSE_CALIBRATION_0 0x1c00
#define S_BSELO 0
#define M_BSELO 0xfU
#define V_BSELO(x) ((x) << S_BSELO)
#define G_BSELO(x) (((x) >> S_BSELO) & M_BSELO)
#define A_XGMAC_PORT_HSS_VCO_COARSE_CALIBRATION_1 0x1c04
#define S_LDET 4
#define V_LDET(x) ((x) << S_LDET)
#define F_LDET V_LDET(1U)
#define S_CCERR 3
#define V_CCERR(x) ((x) << S_CCERR)
#define F_CCERR V_CCERR(1U)
#define S_CCCMP 2
#define V_CCCMP(x) ((x) << S_CCCMP)
#define F_CCCMP V_CCCMP(1U)
#define A_XGMAC_PORT_HSS_VCO_COARSE_CALIBRATION_2 0x1c08
#define S_BSELI 0
#define M_BSELI 0xfU
#define V_BSELI(x) ((x) << S_BSELI)
#define G_BSELI(x) (((x) >> S_BSELI) & M_BSELI)
#define A_XGMAC_PORT_HSS_VCO_COARSE_CALIBRATION_3 0x1c0c
#define S_VISEL 4
#define V_VISEL(x) ((x) << S_VISEL)
#define F_VISEL V_VISEL(1U)
#define S_FMIN 3
#define V_FMIN(x) ((x) << S_FMIN)
#define F_FMIN V_FMIN(1U)
#define S_FMAX 2
#define V_FMAX(x) ((x) << S_FMAX)
#define F_FMAX V_FMAX(1U)
#define S_CVHOLD 1
#define V_CVHOLD(x) ((x) << S_CVHOLD)
#define F_CVHOLD V_CVHOLD(1U)
#define S_TCDIS 0
#define V_TCDIS(x) ((x) << S_TCDIS)
#define F_TCDIS V_TCDIS(1U)
#define A_XGMAC_PORT_HSS_VCO_COARSE_CALIBRATION_4 0x1c10
#define S_CMETH 2
#define V_CMETH(x) ((x) << S_CMETH)
#define F_CMETH V_CMETH(1U)
#define S_RECAL 1
#define V_RECAL(x) ((x) << S_RECAL)
#define F_RECAL V_RECAL(1U)
#define S_CCLD 0
#define V_CCLD(x) ((x) << S_CCLD)
#define F_CCLD V_CCLD(1U)
#define A_XGMAC_PORT_HSS_ANALOG_TEST_MUX 0x1c14
#define S_ATST 0
#define M_ATST 0x1fU
#define V_ATST(x) ((x) << S_ATST)
#define G_ATST(x) (((x) >> S_ATST) & M_ATST)
#define A_XGMAC_PORT_HSS_PORT_EN_0 0x1c18
#define S_RXDEN 7
#define V_RXDEN(x) ((x) << S_RXDEN)
#define F_RXDEN V_RXDEN(1U)
#define S_RXCEN 6
#define V_RXCEN(x) ((x) << S_RXCEN)
#define F_RXCEN V_RXCEN(1U)
#define S_TXDEN 5
#define V_TXDEN(x) ((x) << S_TXDEN)
#define F_TXDEN V_TXDEN(1U)
#define S_TXCEN 4
#define V_TXCEN(x) ((x) << S_TXCEN)
#define F_TXCEN V_TXCEN(1U)
#define S_RXBEN 3
#define V_RXBEN(x) ((x) << S_RXBEN)
#define F_RXBEN V_RXBEN(1U)
#define S_RXAEN 2
#define V_RXAEN(x) ((x) << S_RXAEN)
#define F_RXAEN V_RXAEN(1U)
#define S_TXBEN 1
#define V_TXBEN(x) ((x) << S_TXBEN)
#define F_TXBEN V_TXBEN(1U)
#define S_TXAEN 0
#define V_TXAEN(x) ((x) << S_TXAEN)
#define F_TXAEN V_TXAEN(1U)
#define A_XGMAC_PORT_HSS_PORT_RESET_0 0x1c20
#define S_RXDRST 7
#define V_RXDRST(x) ((x) << S_RXDRST)
#define F_RXDRST V_RXDRST(1U)
#define S_RXCRST 6
#define V_RXCRST(x) ((x) << S_RXCRST)
#define F_RXCRST V_RXCRST(1U)
#define S_TXDRST 5
#define V_TXDRST(x) ((x) << S_TXDRST)
#define F_TXDRST V_TXDRST(1U)
#define S_TXCRST 4
#define V_TXCRST(x) ((x) << S_TXCRST)
#define F_TXCRST V_TXCRST(1U)
#define S_RXBRST 3
#define V_RXBRST(x) ((x) << S_RXBRST)
#define F_RXBRST V_RXBRST(1U)
#define S_RXARST 2
#define V_RXARST(x) ((x) << S_RXARST)
#define F_RXARST V_RXARST(1U)
#define S_TXBRST 1
#define V_TXBRST(x) ((x) << S_TXBRST)
#define F_TXBRST V_TXBRST(1U)
#define S_TXARST 0
#define V_TXARST(x) ((x) << S_TXARST)
#define F_TXARST V_TXARST(1U)
#define A_XGMAC_PORT_HSS_CHARGE_PUMP_CTRL 0x1c28
#define S_ENCPIS 2
#define V_ENCPIS(x) ((x) << S_ENCPIS)
#define F_ENCPIS V_ENCPIS(1U)
#define S_CPISEL 0
#define M_CPISEL 0x3U
#define V_CPISEL(x) ((x) << S_CPISEL)
#define G_CPISEL(x) (((x) >> S_CPISEL) & M_CPISEL)
#define A_XGMAC_PORT_HSS_BAND_GAP_CTRL 0x1c2c
#define S_BGCTL 0
#define M_BGCTL 0x1fU
#define V_BGCTL(x) ((x) << S_BGCTL)
#define G_BGCTL(x) (((x) >> S_BGCTL) & M_BGCTL)
#define A_XGMAC_PORT_HSS_LOFREQ_OVR 0x1c30
#define S_LFREQ2 3
#define V_LFREQ2(x) ((x) << S_LFREQ2)
#define F_LFREQ2 V_LFREQ2(1U)
#define S_LFREQ1 2
#define V_LFREQ1(x) ((x) << S_LFREQ1)
#define F_LFREQ1 V_LFREQ1(1U)
#define S_LFREQO 1
#define V_LFREQO(x) ((x) << S_LFREQO)
#define F_LFREQO V_LFREQO(1U)
#define S_LFSEL 0
#define V_LFSEL(x) ((x) << S_LFSEL)
#define F_LFSEL V_LFSEL(1U)
#define A_XGMAC_PORT_HSS_VOLTAGE_BOOST_CTRL 0x1c38
#define S_PFVAL 2
#define V_PFVAL(x) ((x) << S_PFVAL)
#define F_PFVAL V_PFVAL(1U)
#define S_PFEN 1
#define V_PFEN(x) ((x) << S_PFEN)
#define F_PFEN V_PFEN(1U)
#define S_VBADJ 0
#define V_VBADJ(x) ((x) << S_VBADJ)
#define F_VBADJ V_VBADJ(1U)
#define A_XGMAC_PORT_HSS_TX_MODE_CFG 0x1c80
#define A_XGMAC_PORT_HSS_TXTEST_CTRL 0x1c84
#define A_XGMAC_PORT_HSS_TX_COEFF_CTRL 0x1c88
#define A_XGMAC_PORT_HSS_TX_DRIVER_MODE 0x1c8c
#define A_XGMAC_PORT_HSS_TX_DRIVER_OVR_CTRL 0x1c90
#define A_XGMAC_PORT_HSS_TX_TDM_BIASGEN_STANDBY_TIMER 0x1c94
#define A_XGMAC_PORT_HSS_TX_TDM_BIASGEN_PWRON_TIMER 0x1c98
#define A_XGMAC_PORT_HSS_TX_TAP0_COEFF 0x1ca0
#define A_XGMAC_PORT_HSS_TX_TAP1_COEFF 0x1ca4
#define A_XGMAC_PORT_HSS_TX_TAP2_COEFF 0x1ca8
#define A_XGMAC_PORT_HSS_TX_PWR 0x1cb0
#define A_XGMAC_PORT_HSS_TX_POLARITY 0x1cb4
#define A_XGMAC_PORT_HSS_TX_8023AP_AE_CMD 0x1cb8
#define A_XGMAC_PORT_HSS_TX_8023AP_AE_STATUS 0x1cbc
#define A_XGMAC_PORT_HSS_TX_TAP0_IDAC_OVR 0x1cc0
#define A_XGMAC_PORT_HSS_TX_TAP1_IDAC_OVR 0x1cc4
#define A_XGMAC_PORT_HSS_TX_TAP2_IDAC_OVR 0x1cc8
#define A_XGMAC_PORT_HSS_TX_PWR_DAC_OVR 0x1cd0
#define A_XGMAC_PORT_HSS_TX_PWR_DAC 0x1cd4
#define A_XGMAC_PORT_HSS_TX_TAP0_IDAC_APP 0x1ce0
#define A_XGMAC_PORT_HSS_TX_TAP1_IDAC_APP 0x1ce4
#define A_XGMAC_PORT_HSS_TX_TAP2_IDAC_APP 0x1ce8
#define A_XGMAC_PORT_HSS_TX_SEG_DIS_APP 0x1cf0
#define A_XGMAC_PORT_HSS_TX_EXT_ADDR_DATA 0x1cf8
#define A_XGMAC_PORT_HSS_TX_EXT_ADDR 0x1cfc
#define A_XGMAC_PORT_HSS_RX_CFG_MODE 0x1d00
#define A_XGMAC_PORT_HSS_RXTEST_CTRL 0x1d04
#define A_XGMAC_PORT_HSS_RX_PH_ROTATOR_CTRL 0x1d08
#define A_XGMAC_PORT_HSS_RX_PH_ROTATOR_OFFSET_CTRL 0x1d0c
#define A_XGMAC_PORT_HSS_RX_PH_ROTATOR_POSITION1 0x1d10
#define A_XGMAC_PORT_HSS_RX_PH_ROTATOR_POSITION2 0x1d14
#define A_XGMAC_PORT_HSS_RX_PH_ROTATOR_STATIC_PH_OFFSET 0x1d18
#define A_XGMAC_PORT_HSS_RX_SIGDET_CTRL 0x1d1c
#define A_XGMAC_PORT_HSS_RX_DFE_CTRL 0x1d20
#define A_XGMAC_PORT_HSS_RX_DFE_DATA_EDGE_SAMPLE 0x1d24
#define A_XGMAC_PORT_HSS_RX_DFE_AMP_SAMPLE 0x1d28
#define A_XGMAC_PORT_HSS_RX_VGA_CTRL1 0x1d2c
#define A_XGMAC_PORT_HSS_RX_VGA_CTRL2 0x1d30
#define A_XGMAC_PORT_HSS_RX_VGA_CTRL3 0x1d34
#define A_XGMAC_PORT_HSS_RX_DFE_D00_D01_OFFSET 0x1d38
#define A_XGMAC_PORT_HSS_RX_DFE_D10_D11_OFFSET 0x1d3c
#define A_XGMAC_PORT_HSS_RX_DFE_E0_E1_OFFSET 0x1d40
#define A_XGMAC_PORT_HSS_RX_DACA_OFFSET 0x1d44
#define A_XGMAC_PORT_HSS_RX_DACAP_DAC_AN_OFFSET 0x1d48
#define A_XGMAC_PORT_HSS_RX_DACA_MIN 0x1d4c
#define A_XGMAC_PORT_HSS_RX_ADAC_CTRL 0x1d50
#define A_XGMAC_PORT_HSS_RX_DIGITAL_EYE_CTRL 0x1d54
#define A_XGMAC_PORT_HSS_RX_DIGITAL_EYE_METRICS 0x1d58
#define A_XGMAC_PORT_HSS_RX_DFE_H1 0x1d5c
#define A_XGMAC_PORT_HSS_RX_DFE_H2 0x1d60
#define A_XGMAC_PORT_HSS_RX_DFE_H3 0x1d64
#define A_XGMAC_PORT_HSS_RX_DFE_H4 0x1d68
#define A_XGMAC_PORT_HSS_RX_DFE_H5 0x1d6c
#define A_XGMAC_PORT_HSS_RX_DAC_DPC 0x1d70
#define A_XGMAC_PORT_HSS_RX_DDC 0x1d74
#define A_XGMAC_PORT_HSS_RX_INTERNAL_STATUS 0x1d78
#define A_XGMAC_PORT_HSS_RX_DFE_FUNC_CTRL 0x1d7c
#define A_XGMAC_PORT_HSS_TXRX_CFG_MODE 0x1e00
#define A_XGMAC_PORT_HSS_TXRXTEST_CTRL 0x1e04
/* registers for module UP */
#define UP_BASE_ADDR 0x0
#define A_UP_IBQ_CONFIG 0x0
#define S_IBQGEN2 2
#define M_IBQGEN2 0x3fffffffU
#define V_IBQGEN2(x) ((x) << S_IBQGEN2)
#define G_IBQGEN2(x) (((x) >> S_IBQGEN2) & M_IBQGEN2)
#define S_IBQBUSY 1
#define V_IBQBUSY(x) ((x) << S_IBQBUSY)
#define F_IBQBUSY V_IBQBUSY(1U)
#define S_IBQEN 0
#define V_IBQEN(x) ((x) << S_IBQEN)
#define F_IBQEN V_IBQEN(1U)
#define A_UP_OBQ_CONFIG 0x4
#define S_OBQGEN2 2
#define M_OBQGEN2 0x3fffffffU
#define V_OBQGEN2(x) ((x) << S_OBQGEN2)
#define G_OBQGEN2(x) (((x) >> S_OBQGEN2) & M_OBQGEN2)
#define S_OBQBUSY 1
#define V_OBQBUSY(x) ((x) << S_OBQBUSY)
#define F_OBQBUSY V_OBQBUSY(1U)
#define S_OBQEN 0
#define V_OBQEN(x) ((x) << S_OBQEN)
#define F_OBQEN V_OBQEN(1U)
#define A_UP_IBQ_GEN 0x8
#define S_IBQGEN0 22
#define M_IBQGEN0 0x3ffU
#define V_IBQGEN0(x) ((x) << S_IBQGEN0)
#define G_IBQGEN0(x) (((x) >> S_IBQGEN0) & M_IBQGEN0)
#define S_IBQTSCHCHNLRDY 18
#define M_IBQTSCHCHNLRDY 0xfU
#define V_IBQTSCHCHNLRDY(x) ((x) << S_IBQTSCHCHNLRDY)
#define G_IBQTSCHCHNLRDY(x) (((x) >> S_IBQTSCHCHNLRDY) & M_IBQTSCHCHNLRDY)
#define S_IBQMBVFSTATUS 17
#define V_IBQMBVFSTATUS(x) ((x) << S_IBQMBVFSTATUS)
#define F_IBQMBVFSTATUS V_IBQMBVFSTATUS(1U)
#define S_IBQMBSTATUS 16
#define V_IBQMBSTATUS(x) ((x) << S_IBQMBSTATUS)
#define F_IBQMBSTATUS V_IBQMBSTATUS(1U)
#define S_IBQGEN1 6
#define M_IBQGEN1 0x3ffU
#define V_IBQGEN1(x) ((x) << S_IBQGEN1)
#define G_IBQGEN1(x) (((x) >> S_IBQGEN1) & M_IBQGEN1)
#define S_IBQEMPTY 0
#define M_IBQEMPTY 0x3fU
#define V_IBQEMPTY(x) ((x) << S_IBQEMPTY)
#define G_IBQEMPTY(x) (((x) >> S_IBQEMPTY) & M_IBQEMPTY)
#define A_UP_OBQ_GEN 0xc
#define S_OBQGEN 6
#define M_OBQGEN 0x3ffffffU
#define V_OBQGEN(x) ((x) << S_OBQGEN)
#define G_OBQGEN(x) (((x) >> S_OBQGEN) & M_OBQGEN)
#define S_OBQFULL 0
#define M_OBQFULL 0x3fU
#define V_OBQFULL(x) ((x) << S_OBQFULL)
#define G_OBQFULL(x) (((x) >> S_OBQFULL) & M_OBQFULL)
#define S_T5_OBQGEN 8
#define M_T5_OBQGEN 0xffffffU
#define V_T5_OBQGEN(x) ((x) << S_T5_OBQGEN)
#define G_T5_OBQGEN(x) (((x) >> S_T5_OBQGEN) & M_T5_OBQGEN)
#define S_T5_OBQFULL 0
#define M_T5_OBQFULL 0xffU
#define V_T5_OBQFULL(x) ((x) << S_T5_OBQFULL)
#define G_T5_OBQFULL(x) (((x) >> S_T5_OBQFULL) & M_T5_OBQFULL)
#define A_UP_IBQ_0_RDADDR 0x10
#define S_QUEID 13
#define M_QUEID 0x7ffffU
#define V_QUEID(x) ((x) << S_QUEID)
#define G_QUEID(x) (((x) >> S_QUEID) & M_QUEID)
#define S_IBQRDADDR 0
#define M_IBQRDADDR 0x1fffU
#define V_IBQRDADDR(x) ((x) << S_IBQRDADDR)
#define G_IBQRDADDR(x) (((x) >> S_IBQRDADDR) & M_IBQRDADDR)
#define A_UP_IBQ_0_WRADDR 0x14
#define S_IBQWRADDR 0
#define M_IBQWRADDR 0x1fffU
#define V_IBQWRADDR(x) ((x) << S_IBQWRADDR)
#define G_IBQWRADDR(x) (((x) >> S_IBQWRADDR) & M_IBQWRADDR)
#define A_UP_IBQ_0_STATUS 0x18
#define S_QUEERRFRAME 31
#define V_QUEERRFRAME(x) ((x) << S_QUEERRFRAME)
#define F_QUEERRFRAME V_QUEERRFRAME(1U)
#define S_QUEREMFLITS 0
#define M_QUEREMFLITS 0x7ffU
#define V_QUEREMFLITS(x) ((x) << S_QUEREMFLITS)
#define G_QUEREMFLITS(x) (((x) >> S_QUEREMFLITS) & M_QUEREMFLITS)
#define A_UP_IBQ_0_PKTCNT 0x1c
#define S_QUEEOPCNT 16
#define M_QUEEOPCNT 0xfffU
#define V_QUEEOPCNT(x) ((x) << S_QUEEOPCNT)
#define G_QUEEOPCNT(x) (((x) >> S_QUEEOPCNT) & M_QUEEOPCNT)
#define S_QUESOPCNT 0
#define M_QUESOPCNT 0xfffU
#define V_QUESOPCNT(x) ((x) << S_QUESOPCNT)
#define G_QUESOPCNT(x) (((x) >> S_QUESOPCNT) & M_QUESOPCNT)
#define A_UP_IBQ_1_RDADDR 0x20
#define A_UP_IBQ_1_WRADDR 0x24
#define A_UP_IBQ_1_STATUS 0x28
#define A_UP_IBQ_1_PKTCNT 0x2c
#define A_UP_IBQ_2_RDADDR 0x30
#define A_UP_IBQ_2_WRADDR 0x34
#define A_UP_IBQ_2_STATUS 0x38
#define A_UP_IBQ_2_PKTCNT 0x3c
#define A_UP_IBQ_3_RDADDR 0x40
#define A_UP_IBQ_3_WRADDR 0x44
#define A_UP_IBQ_3_STATUS 0x48
#define A_UP_IBQ_3_PKTCNT 0x4c
#define A_UP_IBQ_4_RDADDR 0x50
#define A_UP_IBQ_4_WRADDR 0x54
#define A_UP_IBQ_4_STATUS 0x58
#define A_UP_IBQ_4_PKTCNT 0x5c
#define A_UP_IBQ_5_RDADDR 0x60
#define A_UP_IBQ_5_WRADDR 0x64
#define A_UP_IBQ_5_STATUS 0x68
#define A_UP_IBQ_5_PKTCNT 0x6c
#define A_UP_OBQ_0_RDADDR 0x70
#define S_OBQID 15
#define M_OBQID 0x1ffffU
#define V_OBQID(x) ((x) << S_OBQID)
#define G_OBQID(x) (((x) >> S_OBQID) & M_OBQID)
#define S_QUERDADDR 0
#define M_QUERDADDR 0x7fffU
#define V_QUERDADDR(x) ((x) << S_QUERDADDR)
#define G_QUERDADDR(x) (((x) >> S_QUERDADDR) & M_QUERDADDR)
#define A_UP_OBQ_0_WRADDR 0x74
#define S_QUEWRADDR 0
#define M_QUEWRADDR 0x7fffU
#define V_QUEWRADDR(x) ((x) << S_QUEWRADDR)
#define G_QUEWRADDR(x) (((x) >> S_QUEWRADDR) & M_QUEWRADDR)
#define A_UP_OBQ_0_STATUS 0x78
#define A_UP_OBQ_0_PKTCNT 0x7c
#define A_UP_OBQ_1_RDADDR 0x80
#define A_UP_OBQ_1_WRADDR 0x84
#define A_UP_OBQ_1_STATUS 0x88
#define A_UP_OBQ_1_PKTCNT 0x8c
#define A_UP_OBQ_2_RDADDR 0x90
#define A_UP_OBQ_2_WRADDR 0x94
#define A_UP_OBQ_2_STATUS 0x98
#define A_UP_OBQ_2_PKTCNT 0x9c
#define A_UP_OBQ_3_RDADDR 0xa0
#define A_UP_OBQ_3_WRADDR 0xa4
#define A_UP_OBQ_3_STATUS 0xa8
#define A_UP_OBQ_3_PKTCNT 0xac
#define A_UP_OBQ_4_RDADDR 0xb0
#define A_UP_OBQ_4_WRADDR 0xb4
#define A_UP_OBQ_4_STATUS 0xb8
#define A_UP_OBQ_4_PKTCNT 0xbc
#define A_UP_OBQ_5_RDADDR 0xc0
#define A_UP_OBQ_5_WRADDR 0xc4
#define A_UP_OBQ_5_STATUS 0xc8
#define A_UP_OBQ_5_PKTCNT 0xcc
#define A_UP_IBQ_0_CONFIG 0xd0
#define S_QUESIZE 26
#define M_QUESIZE 0x3fU
#define V_QUESIZE(x) ((x) << S_QUESIZE)
#define G_QUESIZE(x) (((x) >> S_QUESIZE) & M_QUESIZE)
#define S_QUEBASE 8
#define M_QUEBASE 0x3fU
#define V_QUEBASE(x) ((x) << S_QUEBASE)
#define G_QUEBASE(x) (((x) >> S_QUEBASE) & M_QUEBASE)
#define S_QUEDBG8BEN 7
#define V_QUEDBG8BEN(x) ((x) << S_QUEDBG8BEN)
#define F_QUEDBG8BEN V_QUEDBG8BEN(1U)
#define S_QUEBAREADDR 0
#define V_QUEBAREADDR(x) ((x) << S_QUEBAREADDR)
#define F_QUEBAREADDR V_QUEBAREADDR(1U)
#define S_QUE1KEN 6
#define V_QUE1KEN(x) ((x) << S_QUE1KEN)
#define F_QUE1KEN V_QUE1KEN(1U)
#define A_UP_IBQ_0_REALADDR 0xd4
#define S_QUERDADDRWRAP 31
#define V_QUERDADDRWRAP(x) ((x) << S_QUERDADDRWRAP)
#define F_QUERDADDRWRAP V_QUERDADDRWRAP(1U)
#define S_QUEWRADDRWRAP 30
#define V_QUEWRADDRWRAP(x) ((x) << S_QUEWRADDRWRAP)
#define F_QUEWRADDRWRAP V_QUEWRADDRWRAP(1U)
#define S_QUEMEMADDR 3
#define M_QUEMEMADDR 0x7ffU
#define V_QUEMEMADDR(x) ((x) << S_QUEMEMADDR)
#define G_QUEMEMADDR(x) (((x) >> S_QUEMEMADDR) & M_QUEMEMADDR)
#define A_UP_IBQ_1_CONFIG 0xd8
#define A_UP_IBQ_1_REALADDR 0xdc
#define A_UP_IBQ_2_CONFIG 0xe0
#define A_UP_IBQ_2_REALADDR 0xe4
#define A_UP_IBQ_3_CONFIG 0xe8
#define A_UP_IBQ_3_REALADDR 0xec
#define A_UP_IBQ_4_CONFIG 0xf0
#define A_UP_IBQ_4_REALADDR 0xf4
#define A_UP_IBQ_5_CONFIG 0xf8
#define A_UP_IBQ_5_REALADDR 0xfc
#define A_UP_OBQ_0_CONFIG 0x100
#define A_UP_OBQ_0_REALADDR 0x104
#define A_UP_OBQ_1_CONFIG 0x108
#define A_UP_OBQ_1_REALADDR 0x10c
#define A_UP_OBQ_2_CONFIG 0x110
#define A_UP_OBQ_2_REALADDR 0x114
#define A_UP_OBQ_3_CONFIG 0x118
#define A_UP_OBQ_3_REALADDR 0x11c
#define A_UP_OBQ_4_CONFIG 0x120
#define A_UP_OBQ_4_REALADDR 0x124
#define A_UP_OBQ_5_CONFIG 0x128
#define A_UP_OBQ_5_REALADDR 0x12c
#define A_UP_MAILBOX_STATUS 0x130
#define S_MBGEN0 20
#define M_MBGEN0 0xfffU
#define V_MBGEN0(x) ((x) << S_MBGEN0)
#define G_MBGEN0(x) (((x) >> S_MBGEN0) & M_MBGEN0)
#define S_GENTIMERTRIGGER 16
#define M_GENTIMERTRIGGER 0xfU
#define V_GENTIMERTRIGGER(x) ((x) << S_GENTIMERTRIGGER)
#define G_GENTIMERTRIGGER(x) (((x) >> S_GENTIMERTRIGGER) & M_GENTIMERTRIGGER)
#define S_MBGEN1 8
#define M_MBGEN1 0xffU
#define V_MBGEN1(x) ((x) << S_MBGEN1)
#define G_MBGEN1(x) (((x) >> S_MBGEN1) & M_MBGEN1)
#define S_MBPFINT 0
#define M_MBPFINT 0xffU
#define V_MBPFINT(x) ((x) << S_MBPFINT)
#define G_MBPFINT(x) (((x) >> S_MBPFINT) & M_MBPFINT)
#define A_UP_UP_DBG_LA_CFG 0x140
#define S_UPDBGLACAPTBUB 31
#define V_UPDBGLACAPTBUB(x) ((x) << S_UPDBGLACAPTBUB)
#define F_UPDBGLACAPTBUB V_UPDBGLACAPTBUB(1U)
#define S_UPDBGLACAPTPCONLY 30
#define V_UPDBGLACAPTPCONLY(x) ((x) << S_UPDBGLACAPTPCONLY)
#define F_UPDBGLACAPTPCONLY V_UPDBGLACAPTPCONLY(1U)
#define S_UPDBGLAMASKSTOP 29
#define V_UPDBGLAMASKSTOP(x) ((x) << S_UPDBGLAMASKSTOP)
#define F_UPDBGLAMASKSTOP V_UPDBGLAMASKSTOP(1U)
#define S_UPDBGLAMASKTRIG 28
#define V_UPDBGLAMASKTRIG(x) ((x) << S_UPDBGLAMASKTRIG)
#define F_UPDBGLAMASKTRIG V_UPDBGLAMASKTRIG(1U)
#define S_UPDBGLAWRPTR 16
#define M_UPDBGLAWRPTR 0xfffU
#define V_UPDBGLAWRPTR(x) ((x) << S_UPDBGLAWRPTR)
#define G_UPDBGLAWRPTR(x) (((x) >> S_UPDBGLAWRPTR) & M_UPDBGLAWRPTR)
#define S_UPDBGLARDPTR 2
#define M_UPDBGLARDPTR 0xfffU
#define V_UPDBGLARDPTR(x) ((x) << S_UPDBGLARDPTR)
#define G_UPDBGLARDPTR(x) (((x) >> S_UPDBGLARDPTR) & M_UPDBGLARDPTR)
#define S_UPDBGLARDEN 1
#define V_UPDBGLARDEN(x) ((x) << S_UPDBGLARDEN)
#define F_UPDBGLARDEN V_UPDBGLARDEN(1U)
#define S_UPDBGLAEN 0
#define V_UPDBGLAEN(x) ((x) << S_UPDBGLAEN)
#define F_UPDBGLAEN V_UPDBGLAEN(1U)
#define S_UPDBGLABUSY 14
#define V_UPDBGLABUSY(x) ((x) << S_UPDBGLABUSY)
#define F_UPDBGLABUSY V_UPDBGLABUSY(1U)
#define A_UP_UP_DBG_LA_DATA 0x144
#define A_UP_PIO_MST_CONFIG 0x148
#define S_FLSRC 24
#define M_FLSRC 0x7U
#define V_FLSRC(x) ((x) << S_FLSRC)
#define G_FLSRC(x) (((x) >> S_FLSRC) & M_FLSRC)
#define S_SEPROT 23
#define V_SEPROT(x) ((x) << S_SEPROT)
#define F_SEPROT V_SEPROT(1U)
#define S_SESRC 20
#define M_SESRC 0x7U
#define V_SESRC(x) ((x) << S_SESRC)
#define G_SESRC(x) (((x) >> S_SESRC) & M_SESRC)
#define S_UPRGN 19
#define V_UPRGN(x) ((x) << S_UPRGN)
#define F_UPRGN V_UPRGN(1U)
#define S_UPPF 16
#define M_UPPF 0x7U
#define V_UPPF(x) ((x) << S_UPPF)
#define G_UPPF(x) (((x) >> S_UPPF) & M_UPPF)
#define S_UPRID 0
#define M_UPRID 0xffffU
#define V_UPRID(x) ((x) << S_UPRID)
#define G_UPRID(x) (((x) >> S_UPRID) & M_UPRID)
#define S_REQVFVLD 27
#define V_REQVFVLD(x) ((x) << S_REQVFVLD)
#define F_REQVFVLD V_REQVFVLD(1U)
#define S_T5_UPRID 0
#define M_T5_UPRID 0xffU
#define V_T5_UPRID(x) ((x) << S_T5_UPRID)
#define G_T5_UPRID(x) (((x) >> S_T5_UPRID) & M_T5_UPRID)
#define S_T6_UPRID 0
#define M_T6_UPRID 0x1ffU
#define V_T6_UPRID(x) ((x) << S_T6_UPRID)
#define G_T6_UPRID(x) (((x) >> S_T6_UPRID) & M_T6_UPRID)
#define A_UP_UP_SELF_CONTROL 0x14c
#define S_UPSELFRESET 0
#define V_UPSELFRESET(x) ((x) << S_UPSELFRESET)
#define F_UPSELFRESET V_UPSELFRESET(1U)
#define A_UP_MAILBOX_PF0_CTL 0x180
#define A_UP_MAILBOX_PF1_CTL 0x190
#define A_UP_MAILBOX_PF2_CTL 0x1a0
#define A_UP_MAILBOX_PF3_CTL 0x1b0
#define A_UP_MAILBOX_PF4_CTL 0x1c0
#define A_UP_MAILBOX_PF5_CTL 0x1d0
#define A_UP_MAILBOX_PF6_CTL 0x1e0
#define A_UP_MAILBOX_PF7_CTL 0x1f0
#define A_UP_TSCH_CHNLN_CLASS_RDY 0x200
#define S_ECO_15444_SGE_DB_BUSY 31
#define V_ECO_15444_SGE_DB_BUSY(x) ((x) << S_ECO_15444_SGE_DB_BUSY)
#define F_ECO_15444_SGE_DB_BUSY V_ECO_15444_SGE_DB_BUSY(1U)
#define S_ECO_15444_PL_INTF_BUSY 30
#define V_ECO_15444_PL_INTF_BUSY(x) ((x) << S_ECO_15444_PL_INTF_BUSY)
#define F_ECO_15444_PL_INTF_BUSY V_ECO_15444_PL_INTF_BUSY(1U)
#define S_TSCHCHNLCRDY 0
#define M_TSCHCHNLCRDY 0x3fffffffU
#define V_TSCHCHNLCRDY(x) ((x) << S_TSCHCHNLCRDY)
#define G_TSCHCHNLCRDY(x) (((x) >> S_TSCHCHNLCRDY) & M_TSCHCHNLCRDY)
#define A_UP_TSCH_CHNLN_CLASS_WATCH_RDY 0x204
#define S_TSCHWRRLIMIT 16
#define M_TSCHWRRLIMIT 0xffffU
#define V_TSCHWRRLIMIT(x) ((x) << S_TSCHWRRLIMIT)
#define G_TSCHWRRLIMIT(x) (((x) >> S_TSCHWRRLIMIT) & M_TSCHWRRLIMIT)
#define S_TSCHCHNLCWRDY 0
#define M_TSCHCHNLCWRDY 0xffffU
#define V_TSCHCHNLCWRDY(x) ((x) << S_TSCHCHNLCWRDY)
#define G_TSCHCHNLCWRDY(x) (((x) >> S_TSCHCHNLCWRDY) & M_TSCHCHNLCWRDY)
#define A_UP_TSCH_CHNLN_CLASS_WATCH_LIST 0x208
#define S_TSCHWRRRELOAD 16
#define M_TSCHWRRRELOAD 0xffffU
#define V_TSCHWRRRELOAD(x) ((x) << S_TSCHWRRRELOAD)
#define G_TSCHWRRRELOAD(x) (((x) >> S_TSCHWRRRELOAD) & M_TSCHWRRRELOAD)
#define S_TSCHCHNLCWATCH 0
#define M_TSCHCHNLCWATCH 0xffffU
#define V_TSCHCHNLCWATCH(x) ((x) << S_TSCHCHNLCWATCH)
#define G_TSCHCHNLCWATCH(x) (((x) >> S_TSCHCHNLCWATCH) & M_TSCHCHNLCWATCH)
#define A_UP_TSCH_CHNLN_CLASS_TAKE 0x20c
#define S_TSCHCHNLCNUM 24
#define M_TSCHCHNLCNUM 0x1fU
#define V_TSCHCHNLCNUM(x) ((x) << S_TSCHCHNLCNUM)
#define G_TSCHCHNLCNUM(x) (((x) >> S_TSCHCHNLCNUM) & M_TSCHCHNLCNUM)
#define S_TSCHCHNLCCNT 0
#define M_TSCHCHNLCCNT 0xffffffU
#define V_TSCHCHNLCCNT(x) ((x) << S_TSCHCHNLCCNT)
#define G_TSCHCHNLCCNT(x) (((x) >> S_TSCHCHNLCCNT) & M_TSCHCHNLCCNT)
#define S_TSCHCHNLCHDIS 31
#define V_TSCHCHNLCHDIS(x) ((x) << S_TSCHCHNLCHDIS)
#define F_TSCHCHNLCHDIS V_TSCHCHNLCHDIS(1U)
#define S_TSCHCHNLWDIS 30
#define V_TSCHCHNLWDIS(x) ((x) << S_TSCHCHNLWDIS)
#define F_TSCHCHNLWDIS V_TSCHCHNLWDIS(1U)
#define S_TSCHCHNLCLDIS 29
#define V_TSCHCHNLCLDIS(x) ((x) << S_TSCHCHNLCLDIS)
#define F_TSCHCHNLCLDIS V_TSCHCHNLCLDIS(1U)
#define A_UP_UPLADBGPCCHKDATA_0 0x240
#define A_UP_UPLADBGPCCHKMASK_0 0x244
#define A_UP_UPLADBGPCCHKDATA_1 0x250
#define A_UP_UPLADBGPCCHKMASK_1 0x254
#define A_UP_UPLADBGPCCHKDATA_2 0x260
#define A_UP_UPLADBGPCCHKMASK_2 0x264
#define A_UP_UPLADBGPCCHKDATA_3 0x270
#define A_UP_UPLADBGPCCHKMASK_3 0x274
#define A_UP_IBQ_0_SHADOW_RDADDR 0x280
#define A_UP_IBQ_0_SHADOW_WRADDR 0x284
#define A_UP_IBQ_0_SHADOW_STATUS 0x288
#define A_UP_IBQ_0_SHADOW_PKTCNT 0x28c
#define A_UP_IBQ_1_SHADOW_RDADDR 0x290
#define A_UP_IBQ_1_SHADOW_WRADDR 0x294
#define A_UP_IBQ_1_SHADOW_STATUS 0x298
#define A_UP_IBQ_1_SHADOW_PKTCNT 0x29c
#define A_UP_IBQ_2_SHADOW_RDADDR 0x2a0
#define A_UP_IBQ_2_SHADOW_WRADDR 0x2a4
#define A_UP_IBQ_2_SHADOW_STATUS 0x2a8
#define A_UP_IBQ_2_SHADOW_PKTCNT 0x2ac
#define A_UP_IBQ_3_SHADOW_RDADDR 0x2b0
#define A_UP_IBQ_3_SHADOW_WRADDR 0x2b4
#define A_UP_IBQ_3_SHADOW_STATUS 0x2b8
#define A_UP_IBQ_3_SHADOW_PKTCNT 0x2bc
#define A_UP_IBQ_4_SHADOW_RDADDR 0x2c0
#define A_UP_IBQ_4_SHADOW_WRADDR 0x2c4
#define A_UP_IBQ_4_SHADOW_STATUS 0x2c8
#define A_UP_IBQ_4_SHADOW_PKTCNT 0x2cc
#define A_UP_IBQ_5_SHADOW_RDADDR 0x2d0
#define A_UP_IBQ_5_SHADOW_WRADDR 0x2d4
#define A_UP_IBQ_5_SHADOW_STATUS 0x2d8
#define A_UP_IBQ_5_SHADOW_PKTCNT 0x2dc
#define A_UP_OBQ_0_SHADOW_RDADDR 0x2e0
#define A_UP_OBQ_0_SHADOW_WRADDR 0x2e4
#define A_UP_OBQ_0_SHADOW_STATUS 0x2e8
#define A_UP_OBQ_0_SHADOW_PKTCNT 0x2ec
#define A_UP_OBQ_1_SHADOW_RDADDR 0x2f0
#define A_UP_OBQ_1_SHADOW_WRADDR 0x2f4
#define A_UP_OBQ_1_SHADOW_STATUS 0x2f8
#define A_UP_OBQ_1_SHADOW_PKTCNT 0x2fc
#define A_UP_OBQ_2_SHADOW_RDADDR 0x300
#define A_UP_OBQ_2_SHADOW_WRADDR 0x304
#define A_UP_OBQ_2_SHADOW_STATUS 0x308
#define A_UP_OBQ_2_SHADOW_PKTCNT 0x30c
#define A_UP_OBQ_3_SHADOW_RDADDR 0x310
#define A_UP_OBQ_3_SHADOW_WRADDR 0x314
#define A_UP_OBQ_3_SHADOW_STATUS 0x318
#define A_UP_OBQ_3_SHADOW_PKTCNT 0x31c
#define A_UP_OBQ_4_SHADOW_RDADDR 0x320
#define A_UP_OBQ_4_SHADOW_WRADDR 0x324
#define A_UP_OBQ_4_SHADOW_STATUS 0x328
#define A_UP_OBQ_4_SHADOW_PKTCNT 0x32c
#define A_UP_OBQ_5_SHADOW_RDADDR 0x330
#define A_UP_OBQ_5_SHADOW_WRADDR 0x334
#define A_UP_OBQ_5_SHADOW_STATUS 0x338
#define A_UP_OBQ_5_SHADOW_PKTCNT 0x33c
#define A_UP_OBQ_6_SHADOW_RDADDR 0x340
#define A_UP_OBQ_6_SHADOW_WRADDR 0x344
#define A_UP_OBQ_6_SHADOW_STATUS 0x348
#define A_UP_OBQ_6_SHADOW_PKTCNT 0x34c
#define A_UP_OBQ_7_SHADOW_RDADDR 0x350
#define A_UP_OBQ_7_SHADOW_WRADDR 0x354
#define A_UP_OBQ_7_SHADOW_STATUS 0x358
#define A_UP_OBQ_7_SHADOW_PKTCNT 0x35c
#define A_UP_IBQ_0_SHADOW_CONFIG 0x360
#define A_UP_IBQ_0_SHADOW_REALADDR 0x364
#define A_UP_IBQ_1_SHADOW_CONFIG 0x368
#define A_UP_IBQ_1_SHADOW_REALADDR 0x36c
#define A_UP_IBQ_2_SHADOW_CONFIG 0x370
#define A_UP_IBQ_2_SHADOW_REALADDR 0x374
#define A_UP_IBQ_3_SHADOW_CONFIG 0x378
#define A_UP_IBQ_3_SHADOW_REALADDR 0x37c
#define A_UP_IBQ_4_SHADOW_CONFIG 0x380
#define A_UP_IBQ_4_SHADOW_REALADDR 0x384
#define A_UP_IBQ_5_SHADOW_CONFIG 0x388
#define A_UP_IBQ_5_SHADOW_REALADDR 0x38c
#define A_UP_OBQ_0_SHADOW_CONFIG 0x390
#define A_UP_OBQ_0_SHADOW_REALADDR 0x394
#define A_UP_OBQ_1_SHADOW_CONFIG 0x398
#define A_UP_OBQ_1_SHADOW_REALADDR 0x39c
#define A_UP_OBQ_2_SHADOW_CONFIG 0x3a0
#define A_UP_OBQ_2_SHADOW_REALADDR 0x3a4
#define A_UP_OBQ_3_SHADOW_CONFIG 0x3a8
#define A_UP_OBQ_3_SHADOW_REALADDR 0x3ac
#define A_UP_OBQ_4_SHADOW_CONFIG 0x3b0
#define A_UP_OBQ_4_SHADOW_REALADDR 0x3b4
#define A_UP_OBQ_5_SHADOW_CONFIG 0x3b8
#define A_UP_OBQ_5_SHADOW_REALADDR 0x3bc
#define A_UP_OBQ_6_SHADOW_CONFIG 0x3c0
#define A_UP_OBQ_6_SHADOW_REALADDR 0x3c4
#define A_UP_OBQ_7_SHADOW_CONFIG 0x3c8
#define A_UP_OBQ_7_SHADOW_REALADDR 0x3cc
/* registers for module CIM_CTL */
#define CIM_CTL_BASE_ADDR 0x0
#define A_CIM_CTL_CONFIG 0x0
#define S_AUTOPREFLOC 17
#define M_AUTOPREFLOC 0x1fU
#define V_AUTOPREFLOC(x) ((x) << S_AUTOPREFLOC)
#define G_AUTOPREFLOC(x) (((x) >> S_AUTOPREFLOC) & M_AUTOPREFLOC)
#define S_AUTOPREFEN 16
#define V_AUTOPREFEN(x) ((x) << S_AUTOPREFEN)
#define F_AUTOPREFEN V_AUTOPREFEN(1U)
#define S_DISMATIMEOUT 15
#define V_DISMATIMEOUT(x) ((x) << S_DISMATIMEOUT)
#define F_DISMATIMEOUT V_DISMATIMEOUT(1U)
#define S_PIFMULTICMD 8
#define V_PIFMULTICMD(x) ((x) << S_PIFMULTICMD)
#define F_PIFMULTICMD V_PIFMULTICMD(1U)
#define S_UPSELFRESETTOUT 7
#define V_UPSELFRESETTOUT(x) ((x) << S_UPSELFRESETTOUT)
#define F_UPSELFRESETTOUT V_UPSELFRESETTOUT(1U)
#define S_PLSWAPDISWR 6
#define V_PLSWAPDISWR(x) ((x) << S_PLSWAPDISWR)
#define F_PLSWAPDISWR V_PLSWAPDISWR(1U)
#define S_PLSWAPDISRD 5
#define V_PLSWAPDISRD(x) ((x) << S_PLSWAPDISRD)
#define F_PLSWAPDISRD V_PLSWAPDISRD(1U)
#define S_PREFEN 0
#define V_PREFEN(x) ((x) << S_PREFEN)
#define F_PREFEN V_PREFEN(1U)
#define S_DISSLOWTIMEOUT 14
#define V_DISSLOWTIMEOUT(x) ((x) << S_DISSLOWTIMEOUT)
#define F_DISSLOWTIMEOUT V_DISSLOWTIMEOUT(1U)
#define S_INTLRSPEN 9
#define V_INTLRSPEN(x) ((x) << S_INTLRSPEN)
#define F_INTLRSPEN V_INTLRSPEN(1U)
#define A_CIM_CTL_PREFADDR 0x4
#define A_CIM_CTL_ALLOCADDR 0x8
#define A_CIM_CTL_INVLDTADDR 0xc
#define A_CIM_CTL_STATIC_PREFADDR0 0x10
#define A_CIM_CTL_STATIC_PREFADDR1 0x14
#define A_CIM_CTL_STATIC_PREFADDR2 0x18
#define A_CIM_CTL_STATIC_PREFADDR3 0x1c
#define A_CIM_CTL_STATIC_PREFADDR4 0x20
#define A_CIM_CTL_STATIC_PREFADDR5 0x24
#define A_CIM_CTL_STATIC_PREFADDR6 0x28
#define A_CIM_CTL_STATIC_PREFADDR7 0x2c
#define A_CIM_CTL_STATIC_PREFADDR8 0x30
#define A_CIM_CTL_STATIC_PREFADDR9 0x34
#define A_CIM_CTL_STATIC_PREFADDR10 0x38
#define A_CIM_CTL_STATIC_PREFADDR11 0x3c
#define A_CIM_CTL_STATIC_PREFADDR12 0x40
#define A_CIM_CTL_STATIC_PREFADDR13 0x44
#define A_CIM_CTL_STATIC_PREFADDR14 0x48
#define A_CIM_CTL_STATIC_PREFADDR15 0x4c
#define A_CIM_CTL_STATIC_ALLOCADDR0 0x50
#define A_CIM_CTL_STATIC_ALLOCADDR1 0x54
#define A_CIM_CTL_STATIC_ALLOCADDR2 0x58
#define A_CIM_CTL_STATIC_ALLOCADDR3 0x5c
#define A_CIM_CTL_STATIC_ALLOCADDR4 0x60
#define A_CIM_CTL_STATIC_ALLOCADDR5 0x64
#define A_CIM_CTL_STATIC_ALLOCADDR6 0x68
#define A_CIM_CTL_STATIC_ALLOCADDR7 0x6c
#define A_CIM_CTL_STATIC_ALLOCADDR8 0x70
#define A_CIM_CTL_STATIC_ALLOCADDR9 0x74
#define A_CIM_CTL_STATIC_ALLOCADDR10 0x78
#define A_CIM_CTL_STATIC_ALLOCADDR11 0x7c
#define A_CIM_CTL_STATIC_ALLOCADDR12 0x80
#define A_CIM_CTL_STATIC_ALLOCADDR13 0x84
#define A_CIM_CTL_STATIC_ALLOCADDR14 0x88
#define A_CIM_CTL_STATIC_ALLOCADDR15 0x8c
#define A_CIM_CTL_FIFO_CNT 0x90
#define S_CTLFIFOCNT 0
#define M_CTLFIFOCNT 0xfU
#define V_CTLFIFOCNT(x) ((x) << S_CTLFIFOCNT)
#define G_CTLFIFOCNT(x) (((x) >> S_CTLFIFOCNT) & M_CTLFIFOCNT)
#define A_CIM_CTL_GLB_TIMER 0x94
#define A_CIM_CTL_TIMER0 0x98
#define A_CIM_CTL_TIMER1 0x9c
#define A_CIM_CTL_GEN0 0xa0
#define A_CIM_CTL_GEN1 0xa4
#define A_CIM_CTL_GEN2 0xa8
#define A_CIM_CTL_GEN3 0xac
#define A_CIM_CTL_GLB_TIMER_TICK 0xb0
#define A_CIM_CTL_GEN_TIMER0_CTL 0xb4
#define S_GENTIMERRUN 7
#define V_GENTIMERRUN(x) ((x) << S_GENTIMERRUN)
#define F_GENTIMERRUN V_GENTIMERRUN(1U)
#define S_GENTIMERTRIG 6
#define V_GENTIMERTRIG(x) ((x) << S_GENTIMERTRIG)
#define F_GENTIMERTRIG V_GENTIMERTRIG(1U)
#define S_GENTIMERACT 4
#define M_GENTIMERACT 0x3U
#define V_GENTIMERACT(x) ((x) << S_GENTIMERACT)
#define G_GENTIMERACT(x) (((x) >> S_GENTIMERACT) & M_GENTIMERACT)
#define S_GENTIMERCFG 2
#define M_GENTIMERCFG 0x3U
#define V_GENTIMERCFG(x) ((x) << S_GENTIMERCFG)
#define G_GENTIMERCFG(x) (((x) >> S_GENTIMERCFG) & M_GENTIMERCFG)
#define S_GENTIMERSTOP 1
#define V_GENTIMERSTOP(x) ((x) << S_GENTIMERSTOP)
#define F_GENTIMERSTOP V_GENTIMERSTOP(1U)
#define S_GENTIMERSTRT 0
#define V_GENTIMERSTRT(x) ((x) << S_GENTIMERSTRT)
#define F_GENTIMERSTRT V_GENTIMERSTRT(1U)
#define A_CIM_CTL_GEN_TIMER0 0xb8
#define A_CIM_CTL_GEN_TIMER1_CTL 0xbc
#define A_CIM_CTL_GEN_TIMER1 0xc0
#define A_CIM_CTL_GEN_TIMER2_CTL 0xc4
#define A_CIM_CTL_GEN_TIMER2 0xc8
#define A_CIM_CTL_GEN_TIMER3_CTL 0xcc
#define A_CIM_CTL_GEN_TIMER3 0xd0
#define A_CIM_CTL_MAILBOX_VF_STATUS 0xe0
#define A_CIM_CTL_MAILBOX_VFN_CTL 0x100
#define A_CIM_CTL_TSCH_CHNLN_CTL 0x900
#define S_TSCHNLEN 31
#define V_TSCHNLEN(x) ((x) << S_TSCHNLEN)
#define F_TSCHNLEN V_TSCHNLEN(1U)
#define S_TSCHNRESET 30
#define V_TSCHNRESET(x) ((x) << S_TSCHNRESET)
#define F_TSCHNRESET V_TSCHNRESET(1U)
#define S_T6_MIN_MAX_EN 29
#define V_T6_MIN_MAX_EN(x) ((x) << S_T6_MIN_MAX_EN)
#define F_T6_MIN_MAX_EN V_T6_MIN_MAX_EN(1U)
#define A_CIM_CTL_TSCH_CHNLN_TICK 0x904
#define S_TSCHNLTICK 0
#define M_TSCHNLTICK 0xffffU
#define V_TSCHNLTICK(x) ((x) << S_TSCHNLTICK)
#define G_TSCHNLTICK(x) (((x) >> S_TSCHNLTICK) & M_TSCHNLTICK)
#define A_CIM_CTL_TSCH_CHNLN_CLASS_RATECTL 0x904
#define S_TSC15RATECTL 15
#define V_TSC15RATECTL(x) ((x) << S_TSC15RATECTL)
#define F_TSC15RATECTL V_TSC15RATECTL(1U)
#define S_TSC14RATECTL 14
#define V_TSC14RATECTL(x) ((x) << S_TSC14RATECTL)
#define F_TSC14RATECTL V_TSC14RATECTL(1U)
#define S_TSC13RATECTL 13
#define V_TSC13RATECTL(x) ((x) << S_TSC13RATECTL)
#define F_TSC13RATECTL V_TSC13RATECTL(1U)
#define S_TSC12RATECTL 12
#define V_TSC12RATECTL(x) ((x) << S_TSC12RATECTL)
#define F_TSC12RATECTL V_TSC12RATECTL(1U)
#define S_TSC11RATECTL 11
#define V_TSC11RATECTL(x) ((x) << S_TSC11RATECTL)
#define F_TSC11RATECTL V_TSC11RATECTL(1U)
#define S_TSC10RATECTL 10
#define V_TSC10RATECTL(x) ((x) << S_TSC10RATECTL)
#define F_TSC10RATECTL V_TSC10RATECTL(1U)
#define S_TSC9RATECTL 9
#define V_TSC9RATECTL(x) ((x) << S_TSC9RATECTL)
#define F_TSC9RATECTL V_TSC9RATECTL(1U)
#define S_TSC8RATECTL 8
#define V_TSC8RATECTL(x) ((x) << S_TSC8RATECTL)
#define F_TSC8RATECTL V_TSC8RATECTL(1U)
#define S_TSC7RATECTL 7
#define V_TSC7RATECTL(x) ((x) << S_TSC7RATECTL)
#define F_TSC7RATECTL V_TSC7RATECTL(1U)
#define S_TSC6RATECTL 6
#define V_TSC6RATECTL(x) ((x) << S_TSC6RATECTL)
#define F_TSC6RATECTL V_TSC6RATECTL(1U)
#define S_TSC5RATECTL 5
#define V_TSC5RATECTL(x) ((x) << S_TSC5RATECTL)
#define F_TSC5RATECTL V_TSC5RATECTL(1U)
#define S_TSC4RATECTL 4
#define V_TSC4RATECTL(x) ((x) << S_TSC4RATECTL)
#define F_TSC4RATECTL V_TSC4RATECTL(1U)
#define S_TSC3RATECTL 3
#define V_TSC3RATECTL(x) ((x) << S_TSC3RATECTL)
#define F_TSC3RATECTL V_TSC3RATECTL(1U)
#define S_TSC2RATECTL 2
#define V_TSC2RATECTL(x) ((x) << S_TSC2RATECTL)
#define F_TSC2RATECTL V_TSC2RATECTL(1U)
#define S_TSC1RATECTL 1
#define V_TSC1RATECTL(x) ((x) << S_TSC1RATECTL)
#define F_TSC1RATECTL V_TSC1RATECTL(1U)
#define S_TSC0RATECTL 0
#define V_TSC0RATECTL(x) ((x) << S_TSC0RATECTL)
#define F_TSC0RATECTL V_TSC0RATECTL(1U)
#define A_CIM_CTL_TSCH_CHNLN_CLASS_ENABLE_A 0x908
#define S_TSC15WRREN 31
#define V_TSC15WRREN(x) ((x) << S_TSC15WRREN)
#define F_TSC15WRREN V_TSC15WRREN(1U)
#define S_TSC15RATEEN 30
#define V_TSC15RATEEN(x) ((x) << S_TSC15RATEEN)
#define F_TSC15RATEEN V_TSC15RATEEN(1U)
#define S_TSC14WRREN 29
#define V_TSC14WRREN(x) ((x) << S_TSC14WRREN)
#define F_TSC14WRREN V_TSC14WRREN(1U)
#define S_TSC14RATEEN 28
#define V_TSC14RATEEN(x) ((x) << S_TSC14RATEEN)
#define F_TSC14RATEEN V_TSC14RATEEN(1U)
#define S_TSC13WRREN 27
#define V_TSC13WRREN(x) ((x) << S_TSC13WRREN)
#define F_TSC13WRREN V_TSC13WRREN(1U)
#define S_TSC13RATEEN 26
#define V_TSC13RATEEN(x) ((x) << S_TSC13RATEEN)
#define F_TSC13RATEEN V_TSC13RATEEN(1U)
#define S_TSC12WRREN 25
#define V_TSC12WRREN(x) ((x) << S_TSC12WRREN)
#define F_TSC12WRREN V_TSC12WRREN(1U)
#define S_TSC12RATEEN 24
#define V_TSC12RATEEN(x) ((x) << S_TSC12RATEEN)
#define F_TSC12RATEEN V_TSC12RATEEN(1U)
#define S_TSC11WRREN 23
#define V_TSC11WRREN(x) ((x) << S_TSC11WRREN)
#define F_TSC11WRREN V_TSC11WRREN(1U)
#define S_TSC11RATEEN 22
#define V_TSC11RATEEN(x) ((x) << S_TSC11RATEEN)
#define F_TSC11RATEEN V_TSC11RATEEN(1U)
#define S_TSC10WRREN 21
#define V_TSC10WRREN(x) ((x) << S_TSC10WRREN)
#define F_TSC10WRREN V_TSC10WRREN(1U)
#define S_TSC10RATEEN 20
#define V_TSC10RATEEN(x) ((x) << S_TSC10RATEEN)
#define F_TSC10RATEEN V_TSC10RATEEN(1U)
#define S_TSC9WRREN 19
#define V_TSC9WRREN(x) ((x) << S_TSC9WRREN)
#define F_TSC9WRREN V_TSC9WRREN(1U)
#define S_TSC9RATEEN 18
#define V_TSC9RATEEN(x) ((x) << S_TSC9RATEEN)
#define F_TSC9RATEEN V_TSC9RATEEN(1U)
#define S_TSC8WRREN 17
#define V_TSC8WRREN(x) ((x) << S_TSC8WRREN)
#define F_TSC8WRREN V_TSC8WRREN(1U)
#define S_TSC8RATEEN 16
#define V_TSC8RATEEN(x) ((x) << S_TSC8RATEEN)
#define F_TSC8RATEEN V_TSC8RATEEN(1U)
#define S_TSC7WRREN 15
#define V_TSC7WRREN(x) ((x) << S_TSC7WRREN)
#define F_TSC7WRREN V_TSC7WRREN(1U)
#define S_TSC7RATEEN 14
#define V_TSC7RATEEN(x) ((x) << S_TSC7RATEEN)
#define F_TSC7RATEEN V_TSC7RATEEN(1U)
#define S_TSC6WRREN 13
#define V_TSC6WRREN(x) ((x) << S_TSC6WRREN)
#define F_TSC6WRREN V_TSC6WRREN(1U)
#define S_TSC6RATEEN 12
#define V_TSC6RATEEN(x) ((x) << S_TSC6RATEEN)
#define F_TSC6RATEEN V_TSC6RATEEN(1U)
#define S_TSC5WRREN 11
#define V_TSC5WRREN(x) ((x) << S_TSC5WRREN)
#define F_TSC5WRREN V_TSC5WRREN(1U)
#define S_TSC5RATEEN 10
#define V_TSC5RATEEN(x) ((x) << S_TSC5RATEEN)
#define F_TSC5RATEEN V_TSC5RATEEN(1U)
#define S_TSC4WRREN 9
#define V_TSC4WRREN(x) ((x) << S_TSC4WRREN)
#define F_TSC4WRREN V_TSC4WRREN(1U)
#define S_TSC4RATEEN 8
#define V_TSC4RATEEN(x) ((x) << S_TSC4RATEEN)
#define F_TSC4RATEEN V_TSC4RATEEN(1U)
#define S_TSC3WRREN 7
#define V_TSC3WRREN(x) ((x) << S_TSC3WRREN)
#define F_TSC3WRREN V_TSC3WRREN(1U)
#define S_TSC3RATEEN 6
#define V_TSC3RATEEN(x) ((x) << S_TSC3RATEEN)
#define F_TSC3RATEEN V_TSC3RATEEN(1U)
#define S_TSC2WRREN 5
#define V_TSC2WRREN(x) ((x) << S_TSC2WRREN)
#define F_TSC2WRREN V_TSC2WRREN(1U)
#define S_TSC2RATEEN 4
#define V_TSC2RATEEN(x) ((x) << S_TSC2RATEEN)
#define F_TSC2RATEEN V_TSC2RATEEN(1U)
#define S_TSC1WRREN 3
#define V_TSC1WRREN(x) ((x) << S_TSC1WRREN)
#define F_TSC1WRREN V_TSC1WRREN(1U)
#define S_TSC1RATEEN 2
#define V_TSC1RATEEN(x) ((x) << S_TSC1RATEEN)
#define F_TSC1RATEEN V_TSC1RATEEN(1U)
#define S_TSC0WRREN 1
#define V_TSC0WRREN(x) ((x) << S_TSC0WRREN)
#define F_TSC0WRREN V_TSC0WRREN(1U)
#define S_TSC0RATEEN 0
#define V_TSC0RATEEN(x) ((x) << S_TSC0RATEEN)
#define F_TSC0RATEEN V_TSC0RATEEN(1U)
#define A_CIM_CTL_TSCH_MIN_MAX_EN 0x90c
#define S_MIN_MAX_EN 0
#define V_MIN_MAX_EN(x) ((x) << S_MIN_MAX_EN)
#define F_MIN_MAX_EN V_MIN_MAX_EN(1U)
#define A_CIM_CTL_TSCH_CHNLN_RATE_LIMITER 0x910
#define S_TSCHNLRATENEG 31
#define V_TSCHNLRATENEG(x) ((x) << S_TSCHNLRATENEG)
#define F_TSCHNLRATENEG V_TSCHNLRATENEG(1U)
#define S_TSCHNLRATEL 0
#define M_TSCHNLRATEL 0x7fffffffU
#define V_TSCHNLRATEL(x) ((x) << S_TSCHNLRATEL)
#define G_TSCHNLRATEL(x) (((x) >> S_TSCHNLRATEL) & M_TSCHNLRATEL)
#define S_TSCHNLRATEPROT 30
#define V_TSCHNLRATEPROT(x) ((x) << S_TSCHNLRATEPROT)
#define F_TSCHNLRATEPROT V_TSCHNLRATEPROT(1U)
#define S_T6_TSCHNLRATEL 0
#define M_T6_TSCHNLRATEL 0x3fffffffU
#define V_T6_TSCHNLRATEL(x) ((x) << S_T6_TSCHNLRATEL)
#define G_T6_TSCHNLRATEL(x) (((x) >> S_T6_TSCHNLRATEL) & M_T6_TSCHNLRATEL)
#define A_CIM_CTL_TSCH_CHNLN_RATE_PROPERTIES 0x914
#define S_TSCHNLRMAX 16
#define M_TSCHNLRMAX 0xffffU
#define V_TSCHNLRMAX(x) ((x) << S_TSCHNLRMAX)
#define G_TSCHNLRMAX(x) (((x) >> S_TSCHNLRMAX) & M_TSCHNLRMAX)
#define S_TSCHNLRINCR 0
#define M_TSCHNLRINCR 0xffffU
#define V_TSCHNLRINCR(x) ((x) << S_TSCHNLRINCR)
#define G_TSCHNLRINCR(x) (((x) >> S_TSCHNLRINCR) & M_TSCHNLRINCR)
#define S_TSCHNLRTSEL 14
#define M_TSCHNLRTSEL 0x3U
#define V_TSCHNLRTSEL(x) ((x) << S_TSCHNLRTSEL)
#define G_TSCHNLRTSEL(x) (((x) >> S_TSCHNLRTSEL) & M_TSCHNLRTSEL)
#define S_T6_TSCHNLRINCR 0
#define M_T6_TSCHNLRINCR 0x3fffU
#define V_T6_TSCHNLRINCR(x) ((x) << S_T6_TSCHNLRINCR)
#define G_T6_TSCHNLRINCR(x) (((x) >> S_T6_TSCHNLRINCR) & M_T6_TSCHNLRINCR)
#define A_CIM_CTL_TSCH_CHNLN_WRR 0x918
#define A_CIM_CTL_TSCH_CHNLN_WEIGHT 0x91c
#define S_TSCHNLWEIGHT 0
#define M_TSCHNLWEIGHT 0x3fffffU
#define V_TSCHNLWEIGHT(x) ((x) << S_TSCHNLWEIGHT)
#define G_TSCHNLWEIGHT(x) (((x) >> S_TSCHNLWEIGHT) & M_TSCHNLWEIGHT)
#define A_CIM_CTL_TSCH_CHNLN_CLASSM_RATE_LIMITER 0x920
#define S_TSCCLRATENEG 31
#define V_TSCCLRATENEG(x) ((x) << S_TSCCLRATENEG)
#define F_TSCCLRATENEG V_TSCCLRATENEG(1U)
#define S_TSCCLRATEL 0
#define M_TSCCLRATEL 0xffffffU
#define V_TSCCLRATEL(x) ((x) << S_TSCCLRATEL)
#define G_TSCCLRATEL(x) (((x) >> S_TSCCLRATEL) & M_TSCCLRATEL)
#define S_TSCCLRATEPROT 30
#define V_TSCCLRATEPROT(x) ((x) << S_TSCCLRATEPROT)
#define F_TSCCLRATEPROT V_TSCCLRATEPROT(1U)
#define A_CIM_CTL_TSCH_CHNLN_CLASSM_RATE_PROPERTIES 0x924
#define S_TSCCLRMAX 16
#define M_TSCCLRMAX 0xffffU
#define V_TSCCLRMAX(x) ((x) << S_TSCCLRMAX)
#define G_TSCCLRMAX(x) (((x) >> S_TSCCLRMAX) & M_TSCCLRMAX)
#define S_TSCCLRINCR 0
#define M_TSCCLRINCR 0xffffU
#define V_TSCCLRINCR(x) ((x) << S_TSCCLRINCR)
#define G_TSCCLRINCR(x) (((x) >> S_TSCCLRINCR) & M_TSCCLRINCR)
#define S_TSCCLRTSEL 14
#define M_TSCCLRTSEL 0x3U
#define V_TSCCLRTSEL(x) ((x) << S_TSCCLRTSEL)
#define G_TSCCLRTSEL(x) (((x) >> S_TSCCLRTSEL) & M_TSCCLRTSEL)
#define S_T6_TSCCLRINCR 0
#define M_T6_TSCCLRINCR 0x3fffU
#define V_T6_TSCCLRINCR(x) ((x) << S_T6_TSCCLRINCR)
#define G_T6_TSCCLRINCR(x) (((x) >> S_T6_TSCCLRINCR) & M_T6_TSCCLRINCR)
#define A_CIM_CTL_TSCH_CHNLN_CLASSM_WRR 0x928
#define S_TSCCLWRRNEG 31
#define V_TSCCLWRRNEG(x) ((x) << S_TSCCLWRRNEG)
#define F_TSCCLWRRNEG V_TSCCLWRRNEG(1U)
#define S_TSCCLWRR 0
#define M_TSCCLWRR 0x3ffffffU
#define V_TSCCLWRR(x) ((x) << S_TSCCLWRR)
#define G_TSCCLWRR(x) (((x) >> S_TSCCLWRR) & M_TSCCLWRR)
#define S_TSCCLWRRPROT 30
#define V_TSCCLWRRPROT(x) ((x) << S_TSCCLWRRPROT)
#define F_TSCCLWRRPROT V_TSCCLWRRPROT(1U)
#define A_CIM_CTL_TSCH_CHNLN_CLASSM_WEIGHT 0x92c
#define S_TSCCLWEIGHT 0
#define M_TSCCLWEIGHT 0xffffU
#define V_TSCCLWEIGHT(x) ((x) << S_TSCCLWEIGHT)
#define G_TSCCLWEIGHT(x) (((x) >> S_TSCCLWEIGHT) & M_TSCCLWEIGHT)
#define S_PAUSEVECSEL 28
#define M_PAUSEVECSEL 0x3U
#define V_PAUSEVECSEL(x) ((x) << S_PAUSEVECSEL)
#define G_PAUSEVECSEL(x) (((x) >> S_PAUSEVECSEL) & M_PAUSEVECSEL)
#define S_MPSPAUSEMASK 20
#define M_MPSPAUSEMASK 0xffU
#define V_MPSPAUSEMASK(x) ((x) << S_MPSPAUSEMASK)
#define G_MPSPAUSEMASK(x) (((x) >> S_MPSPAUSEMASK) & M_MPSPAUSEMASK)
#define A_CIM_CTL_TSCH_TICK0 0xd80
#define A_CIM_CTL_MAILBOX_PF0_CTL 0xd84
#define A_CIM_CTL_TSCH_TICK1 0xd84
#define A_CIM_CTL_MAILBOX_PF1_CTL 0xd88
#define A_CIM_CTL_TSCH_TICK2 0xd88
#define A_CIM_CTL_MAILBOX_PF2_CTL 0xd8c
#define A_CIM_CTL_TSCH_TICK3 0xd8c
#define A_CIM_CTL_MAILBOX_PF3_CTL 0xd90
#define A_T6_CIM_CTL_MAILBOX_PF0_CTL 0xd90
#define A_CIM_CTL_MAILBOX_PF4_CTL 0xd94
#define A_T6_CIM_CTL_MAILBOX_PF1_CTL 0xd94
#define A_CIM_CTL_MAILBOX_PF5_CTL 0xd98
#define A_T6_CIM_CTL_MAILBOX_PF2_CTL 0xd98
#define A_CIM_CTL_MAILBOX_PF6_CTL 0xd9c
#define A_T6_CIM_CTL_MAILBOX_PF3_CTL 0xd9c
#define A_CIM_CTL_MAILBOX_PF7_CTL 0xda0
#define A_T6_CIM_CTL_MAILBOX_PF4_CTL 0xda0
#define A_CIM_CTL_MAILBOX_CTL_OWNER_COPY 0xda4
#define S_PF7_OWNER_PL 15
#define V_PF7_OWNER_PL(x) ((x) << S_PF7_OWNER_PL)
#define F_PF7_OWNER_PL V_PF7_OWNER_PL(1U)
#define S_PF6_OWNER_PL 14
#define V_PF6_OWNER_PL(x) ((x) << S_PF6_OWNER_PL)
#define F_PF6_OWNER_PL V_PF6_OWNER_PL(1U)
#define S_PF5_OWNER_PL 13
#define V_PF5_OWNER_PL(x) ((x) << S_PF5_OWNER_PL)
#define F_PF5_OWNER_PL V_PF5_OWNER_PL(1U)
#define S_PF4_OWNER_PL 12
#define V_PF4_OWNER_PL(x) ((x) << S_PF4_OWNER_PL)
#define F_PF4_OWNER_PL V_PF4_OWNER_PL(1U)
#define S_PF3_OWNER_PL 11
#define V_PF3_OWNER_PL(x) ((x) << S_PF3_OWNER_PL)
#define F_PF3_OWNER_PL V_PF3_OWNER_PL(1U)
#define S_PF2_OWNER_PL 10
#define V_PF2_OWNER_PL(x) ((x) << S_PF2_OWNER_PL)
#define F_PF2_OWNER_PL V_PF2_OWNER_PL(1U)
#define S_PF1_OWNER_PL 9
#define V_PF1_OWNER_PL(x) ((x) << S_PF1_OWNER_PL)
#define F_PF1_OWNER_PL V_PF1_OWNER_PL(1U)
#define S_PF0_OWNER_PL 8
#define V_PF0_OWNER_PL(x) ((x) << S_PF0_OWNER_PL)
#define F_PF0_OWNER_PL V_PF0_OWNER_PL(1U)
#define S_PF7_OWNER_UP 7
#define V_PF7_OWNER_UP(x) ((x) << S_PF7_OWNER_UP)
#define F_PF7_OWNER_UP V_PF7_OWNER_UP(1U)
#define S_PF6_OWNER_UP 6
#define V_PF6_OWNER_UP(x) ((x) << S_PF6_OWNER_UP)
#define F_PF6_OWNER_UP V_PF6_OWNER_UP(1U)
#define S_PF5_OWNER_UP 5
#define V_PF5_OWNER_UP(x) ((x) << S_PF5_OWNER_UP)
#define F_PF5_OWNER_UP V_PF5_OWNER_UP(1U)
#define S_PF4_OWNER_UP 4
#define V_PF4_OWNER_UP(x) ((x) << S_PF4_OWNER_UP)
#define F_PF4_OWNER_UP V_PF4_OWNER_UP(1U)
#define S_PF3_OWNER_UP 3
#define V_PF3_OWNER_UP(x) ((x) << S_PF3_OWNER_UP)
#define F_PF3_OWNER_UP V_PF3_OWNER_UP(1U)
#define S_PF2_OWNER_UP 2
#define V_PF2_OWNER_UP(x) ((x) << S_PF2_OWNER_UP)
#define F_PF2_OWNER_UP V_PF2_OWNER_UP(1U)
#define S_PF1_OWNER_UP 1
#define V_PF1_OWNER_UP(x) ((x) << S_PF1_OWNER_UP)
#define F_PF1_OWNER_UP V_PF1_OWNER_UP(1U)
#define S_PF0_OWNER_UP 0
#define V_PF0_OWNER_UP(x) ((x) << S_PF0_OWNER_UP)
#define F_PF0_OWNER_UP V_PF0_OWNER_UP(1U)
#define A_T6_CIM_CTL_MAILBOX_PF5_CTL 0xda4
#define A_CIM_CTL_PIO_MST_CONFIG 0xda8
#define S_T5_CTLRID 0
#define M_T5_CTLRID 0xffU
#define V_T5_CTLRID(x) ((x) << S_T5_CTLRID)
#define G_T5_CTLRID(x) (((x) >> S_T5_CTLRID) & M_T5_CTLRID)
#define A_T6_CIM_CTL_MAILBOX_PF6_CTL 0xda8
#define A_T6_CIM_CTL_MAILBOX_PF7_CTL 0xdac
#define A_T6_CIM_CTL_MAILBOX_CTL_OWNER_COPY 0xdb0
#define A_T6_CIM_CTL_PIO_MST_CONFIG 0xdb4
#define S_T6_UPRID 0
#define M_T6_UPRID 0x1ffU
#define V_T6_UPRID(x) ((x) << S_T6_UPRID)
#define G_T6_UPRID(x) (((x) >> S_T6_UPRID) & M_T6_UPRID)
#define A_CIM_CTL_ULP_OBQ0_PAUSE_MASK 0xe00
#define A_CIM_CTL_ULP_OBQ1_PAUSE_MASK 0xe04
#define A_CIM_CTL_ULP_OBQ2_PAUSE_MASK 0xe08
#define A_CIM_CTL_ULP_OBQ3_PAUSE_MASK 0xe0c
#define A_CIM_CTL_ULP_OBQ_CONFIG 0xe10
#define S_CH1_PRIO_EN 1
#define V_CH1_PRIO_EN(x) ((x) << S_CH1_PRIO_EN)
#define F_CH1_PRIO_EN V_CH1_PRIO_EN(1U)
#define S_CH0_PRIO_EN 0
#define V_CH0_PRIO_EN(x) ((x) << S_CH0_PRIO_EN)
#define F_CH0_PRIO_EN V_CH0_PRIO_EN(1U)
#define A_CIM_CTL_PIF_TIMEOUT 0xe40
#define S_SLOW_TIMEOUT 16
#define M_SLOW_TIMEOUT 0xffffU
#define V_SLOW_TIMEOUT(x) ((x) << S_SLOW_TIMEOUT)
#define G_SLOW_TIMEOUT(x) (((x) >> S_SLOW_TIMEOUT) & M_SLOW_TIMEOUT)
#define S_MA_TIMEOUT 0
#define M_MA_TIMEOUT 0xffffU
#define V_MA_TIMEOUT(x) ((x) << S_MA_TIMEOUT)
#define G_MA_TIMEOUT(x) (((x) >> S_MA_TIMEOUT) & M_MA_TIMEOUT)
/* registers for module MAC */
#define MAC_BASE_ADDR 0x0
#define A_MAC_PORT_CFG 0x800
#define S_MAC_CLK_SEL 29
#define M_MAC_CLK_SEL 0x7U
#define V_MAC_CLK_SEL(x) ((x) << S_MAC_CLK_SEL)
#define G_MAC_CLK_SEL(x) (((x) >> S_MAC_CLK_SEL) & M_MAC_CLK_SEL)
#define S_SMUXTXSEL 9
#define V_SMUXTXSEL(x) ((x) << S_SMUXTXSEL)
#define F_SMUXTXSEL V_SMUXTXSEL(1U)
#define S_SMUXRXSEL 8
#define V_SMUXRXSEL(x) ((x) << S_SMUXRXSEL)
#define F_SMUXRXSEL V_SMUXRXSEL(1U)
#define S_PORTSPEED 4
#define M_PORTSPEED 0x3U
#define V_PORTSPEED(x) ((x) << S_PORTSPEED)
#define G_PORTSPEED(x) (((x) >> S_PORTSPEED) & M_PORTSPEED)
#define S_ENA_ERR_RSP 28
#define V_ENA_ERR_RSP(x) ((x) << S_ENA_ERR_RSP)
#define F_ENA_ERR_RSP V_ENA_ERR_RSP(1U)
#define S_DEBUG_CLR 25
#define V_DEBUG_CLR(x) ((x) << S_DEBUG_CLR)
#define F_DEBUG_CLR V_DEBUG_CLR(1U)
#define S_PLL_SEL 23
#define V_PLL_SEL(x) ((x) << S_PLL_SEL)
#define F_PLL_SEL V_PLL_SEL(1U)
#define S_PORT_MAP 20
#define M_PORT_MAP 0x7U
#define V_PORT_MAP(x) ((x) << S_PORT_MAP)
#define G_PORT_MAP(x) (((x) >> S_PORT_MAP) & M_PORT_MAP)
#define S_AEC_PAT_DATA 15
#define V_AEC_PAT_DATA(x) ((x) << S_AEC_PAT_DATA)
#define F_AEC_PAT_DATA V_AEC_PAT_DATA(1U)
#define S_MACCLK_SEL 13
#define V_MACCLK_SEL(x) ((x) << S_MACCLK_SEL)
#define F_MACCLK_SEL V_MACCLK_SEL(1U)
#define S_XGMII_SEL 12
#define V_XGMII_SEL(x) ((x) << S_XGMII_SEL)
#define F_XGMII_SEL V_XGMII_SEL(1U)
#define S_DEBUG_PORT_SEL 10
#define M_DEBUG_PORT_SEL 0x3U
#define V_DEBUG_PORT_SEL(x) ((x) << S_DEBUG_PORT_SEL)
#define G_DEBUG_PORT_SEL(x) (((x) >> S_DEBUG_PORT_SEL) & M_DEBUG_PORT_SEL)
#define S_ENABLE_25G 7
#define V_ENABLE_25G(x) ((x) << S_ENABLE_25G)
#define F_ENABLE_25G V_ENABLE_25G(1U)
#define S_ENABLE_50G 6
#define V_ENABLE_50G(x) ((x) << S_ENABLE_50G)
#define F_ENABLE_50G V_ENABLE_50G(1U)
#define S_DEBUG_TX_RX_SEL 1
#define V_DEBUG_TX_RX_SEL(x) ((x) << S_DEBUG_TX_RX_SEL)
#define F_DEBUG_TX_RX_SEL V_DEBUG_TX_RX_SEL(1U)
#define A_MAC_PORT_RESET_CTRL 0x804
#define S_TWGDSK_HSSC16B 31
#define V_TWGDSK_HSSC16B(x) ((x) << S_TWGDSK_HSSC16B)
#define F_TWGDSK_HSSC16B V_TWGDSK_HSSC16B(1U)
#define S_EEE_RESET 30
#define V_EEE_RESET(x) ((x) << S_EEE_RESET)
#define F_EEE_RESET V_EEE_RESET(1U)
#define S_PTP_TIMER 29
#define V_PTP_TIMER(x) ((x) << S_PTP_TIMER)
#define F_PTP_TIMER V_PTP_TIMER(1U)
#define S_MTIPREFRESET 28
#define V_MTIPREFRESET(x) ((x) << S_MTIPREFRESET)
#define F_MTIPREFRESET V_MTIPREFRESET(1U)
#define S_MTIPTXFFRESET 27
#define V_MTIPTXFFRESET(x) ((x) << S_MTIPTXFFRESET)
#define F_MTIPTXFFRESET V_MTIPTXFFRESET(1U)
#define S_MTIPRXFFRESET 26
#define V_MTIPRXFFRESET(x) ((x) << S_MTIPRXFFRESET)
#define F_MTIPRXFFRESET V_MTIPRXFFRESET(1U)
#define S_MTIPREGRESET 25
#define V_MTIPREGRESET(x) ((x) << S_MTIPREGRESET)
#define F_MTIPREGRESET V_MTIPREGRESET(1U)
#define S_AEC3RESET 23
#define V_AEC3RESET(x) ((x) << S_AEC3RESET)
#define F_AEC3RESET V_AEC3RESET(1U)
#define S_AEC2RESET 22
#define V_AEC2RESET(x) ((x) << S_AEC2RESET)
#define F_AEC2RESET V_AEC2RESET(1U)
#define S_AEC1RESET 21
#define V_AEC1RESET(x) ((x) << S_AEC1RESET)
#define F_AEC1RESET V_AEC1RESET(1U)
#define S_AEC0RESET 20
#define V_AEC0RESET(x) ((x) << S_AEC0RESET)
#define F_AEC0RESET V_AEC0RESET(1U)
#define S_AET3RESET 19
#define V_AET3RESET(x) ((x) << S_AET3RESET)
#define F_AET3RESET V_AET3RESET(1U)
#define S_AET2RESET 18
#define V_AET2RESET(x) ((x) << S_AET2RESET)
#define F_AET2RESET V_AET2RESET(1U)
#define S_AET1RESET 17
#define V_AET1RESET(x) ((x) << S_AET1RESET)
#define F_AET1RESET V_AET1RESET(1U)
#define S_AET0RESET 16
#define V_AET0RESET(x) ((x) << S_AET0RESET)
#define F_AET0RESET V_AET0RESET(1U)
#define S_TXIF_RESET 12
#define V_TXIF_RESET(x) ((x) << S_TXIF_RESET)
#define F_TXIF_RESET V_TXIF_RESET(1U)
#define S_RXIF_RESET 11
#define V_RXIF_RESET(x) ((x) << S_RXIF_RESET)
#define F_RXIF_RESET V_RXIF_RESET(1U)
#define S_MTIPSD3TXRST 9
#define V_MTIPSD3TXRST(x) ((x) << S_MTIPSD3TXRST)
#define F_MTIPSD3TXRST V_MTIPSD3TXRST(1U)
#define S_MTIPSD2TXRST 8
#define V_MTIPSD2TXRST(x) ((x) << S_MTIPSD2TXRST)
#define F_MTIPSD2TXRST V_MTIPSD2TXRST(1U)
#define S_MTIPSD1TXRST 7
#define V_MTIPSD1TXRST(x) ((x) << S_MTIPSD1TXRST)
#define F_MTIPSD1TXRST V_MTIPSD1TXRST(1U)
#define S_MTIPSD0TXRST 6
#define V_MTIPSD0TXRST(x) ((x) << S_MTIPSD0TXRST)
#define F_MTIPSD0TXRST V_MTIPSD0TXRST(1U)
#define S_MTIPSD3RXRST 5
#define V_MTIPSD3RXRST(x) ((x) << S_MTIPSD3RXRST)
#define F_MTIPSD3RXRST V_MTIPSD3RXRST(1U)
#define S_MTIPSD2RXRST 4
#define V_MTIPSD2RXRST(x) ((x) << S_MTIPSD2RXRST)
#define F_MTIPSD2RXRST V_MTIPSD2RXRST(1U)
#define S_MTIPSD1RXRST 3
#define V_MTIPSD1RXRST(x) ((x) << S_MTIPSD1RXRST)
#define F_MTIPSD1RXRST V_MTIPSD1RXRST(1U)
#define S_MTIPSD0RXRST 1
#define V_MTIPSD0RXRST(x) ((x) << S_MTIPSD0RXRST)
#define F_MTIPSD0RXRST V_MTIPSD0RXRST(1U)
#define S_MAC100G40G_RESET 27
#define V_MAC100G40G_RESET(x) ((x) << S_MAC100G40G_RESET)
#define F_MAC100G40G_RESET V_MAC100G40G_RESET(1U)
#define S_MAC10G1G_RESET 26
#define V_MAC10G1G_RESET(x) ((x) << S_MAC10G1G_RESET)
#define F_MAC10G1G_RESET V_MAC10G1G_RESET(1U)
#define S_PCS1G_RESET 24
#define V_PCS1G_RESET(x) ((x) << S_PCS1G_RESET)
#define F_PCS1G_RESET V_PCS1G_RESET(1U)
#define S_PCS10G_RESET 15
#define V_PCS10G_RESET(x) ((x) << S_PCS10G_RESET)
#define F_PCS10G_RESET V_PCS10G_RESET(1U)
#define S_PCS40G_RESET 14
#define V_PCS40G_RESET(x) ((x) << S_PCS40G_RESET)
#define F_PCS40G_RESET V_PCS40G_RESET(1U)
#define S_PCS100G_RESET 13
#define V_PCS100G_RESET(x) ((x) << S_PCS100G_RESET)
#define F_PCS100G_RESET V_PCS100G_RESET(1U)
#define A_MAC_PORT_LED_CFG 0x808
#define S_LED1_CFG1 14
#define M_LED1_CFG1 0x3U
#define V_LED1_CFG1(x) ((x) << S_LED1_CFG1)
#define G_LED1_CFG1(x) (((x) >> S_LED1_CFG1) & M_LED1_CFG1)
#define S_LED0_CFG1 12
#define M_LED0_CFG1 0x3U
#define V_LED0_CFG1(x) ((x) << S_LED0_CFG1)
#define G_LED0_CFG1(x) (((x) >> S_LED0_CFG1) & M_LED0_CFG1)
#define S_LED1_TLO 11
#define V_LED1_TLO(x) ((x) << S_LED1_TLO)
#define F_LED1_TLO V_LED1_TLO(1U)
#define S_LED1_THI 10
#define V_LED1_THI(x) ((x) << S_LED1_THI)
#define F_LED1_THI V_LED1_THI(1U)
#define S_LED0_TLO 9
#define V_LED0_TLO(x) ((x) << S_LED0_TLO)
#define F_LED0_TLO V_LED0_TLO(1U)
#define S_LED0_THI 8
#define V_LED0_THI(x) ((x) << S_LED0_THI)
#define F_LED0_THI V_LED0_THI(1U)
#define A_MAC_PORT_LED_COUNTHI 0x80c
#define A_MAC_PORT_LED_COUNTLO 0x810
#define A_MAC_PORT_CFG3 0x814
#define S_T5_FPGA_PTP_PORT 26
#define M_T5_FPGA_PTP_PORT 0x3U
#define V_T5_FPGA_PTP_PORT(x) ((x) << S_T5_FPGA_PTP_PORT)
#define G_T5_FPGA_PTP_PORT(x) (((x) >> S_T5_FPGA_PTP_PORT) & M_T5_FPGA_PTP_PORT)
#define S_FCSDISCTRL 25
#define V_FCSDISCTRL(x) ((x) << S_FCSDISCTRL)
#define F_FCSDISCTRL V_FCSDISCTRL(1U)
#define S_SIGDETCTRL 24
#define V_SIGDETCTRL(x) ((x) << S_SIGDETCTRL)
#define F_SIGDETCTRL V_SIGDETCTRL(1U)
#define S_TX_LANE 23
#define V_TX_LANE(x) ((x) << S_TX_LANE)
#define F_TX_LANE V_TX_LANE(1U)
#define S_RX_LANE 22
#define V_RX_LANE(x) ((x) << S_RX_LANE)
#define F_RX_LANE V_RX_LANE(1U)
#define S_SE_CLR 21
#define V_SE_CLR(x) ((x) << S_SE_CLR)
#define F_SE_CLR V_SE_CLR(1U)
#define S_AN_ENA 17
#define M_AN_ENA 0xfU
#define V_AN_ENA(x) ((x) << S_AN_ENA)
#define G_AN_ENA(x) (((x) >> S_AN_ENA) & M_AN_ENA)
#define S_SD_RX_CLK_ENA 13
#define M_SD_RX_CLK_ENA 0xfU
#define V_SD_RX_CLK_ENA(x) ((x) << S_SD_RX_CLK_ENA)
#define G_SD_RX_CLK_ENA(x) (((x) >> S_SD_RX_CLK_ENA) & M_SD_RX_CLK_ENA)
#define S_SD_TX_CLK_ENA 9
#define M_SD_TX_CLK_ENA 0xfU
#define V_SD_TX_CLK_ENA(x) ((x) << S_SD_TX_CLK_ENA)
#define G_SD_TX_CLK_ENA(x) (((x) >> S_SD_TX_CLK_ENA) & M_SD_TX_CLK_ENA)
#define S_SGMIISEL 8
#define V_SGMIISEL(x) ((x) << S_SGMIISEL)
#define F_SGMIISEL V_SGMIISEL(1U)
#define S_HSSPLLSEL 4
#define M_HSSPLLSEL 0xfU
#define V_HSSPLLSEL(x) ((x) << S_HSSPLLSEL)
#define G_HSSPLLSEL(x) (((x) >> S_HSSPLLSEL) & M_HSSPLLSEL)
#define S_HSSC16C20SEL 0
#define M_HSSC16C20SEL 0xfU
#define V_HSSC16C20SEL(x) ((x) << S_HSSC16C20SEL)
#define G_HSSC16C20SEL(x) (((x) >> S_HSSC16C20SEL) & M_HSSC16C20SEL)
#define S_REF_CLK_SEL 30
#define M_REF_CLK_SEL 0x3U
#define V_REF_CLK_SEL(x) ((x) << S_REF_CLK_SEL)
#define G_REF_CLK_SEL(x) (((x) >> S_REF_CLK_SEL) & M_REF_CLK_SEL)
#define S_SGMII_SD_SIG_DET 29
#define V_SGMII_SD_SIG_DET(x) ((x) << S_SGMII_SD_SIG_DET)
#define F_SGMII_SD_SIG_DET V_SGMII_SD_SIG_DET(1U)
#define S_SGMII_SGPCS_ENA 28
#define V_SGMII_SGPCS_ENA(x) ((x) << S_SGMII_SGPCS_ENA)
#define F_SGMII_SGPCS_ENA V_SGMII_SGPCS_ENA(1U)
#define S_MAC_FPGA_PTP_PORT 26
#define M_MAC_FPGA_PTP_PORT 0x3U
#define V_MAC_FPGA_PTP_PORT(x) ((x) << S_MAC_FPGA_PTP_PORT)
#define G_MAC_FPGA_PTP_PORT(x) (((x) >> S_MAC_FPGA_PTP_PORT) & M_MAC_FPGA_PTP_PORT)
#define A_MAC_PORT_CFG2 0x818
#define S_T5_AEC_PMA_TX_READY 4
#define M_T5_AEC_PMA_TX_READY 0xfU
#define V_T5_AEC_PMA_TX_READY(x) ((x) << S_T5_AEC_PMA_TX_READY)
#define G_T5_AEC_PMA_TX_READY(x) (((x) >> S_T5_AEC_PMA_TX_READY) & M_T5_AEC_PMA_TX_READY)
#define S_T5_AEC_PMA_RX_READY 0
#define M_T5_AEC_PMA_RX_READY 0xfU
#define V_T5_AEC_PMA_RX_READY(x) ((x) << S_T5_AEC_PMA_RX_READY)
#define G_T5_AEC_PMA_RX_READY(x) (((x) >> S_T5_AEC_PMA_RX_READY) & M_T5_AEC_PMA_RX_READY)
#define S_AN_DATA_CTL 19
#define V_AN_DATA_CTL(x) ((x) << S_AN_DATA_CTL)
#define F_AN_DATA_CTL V_AN_DATA_CTL(1U)
#define A_MAC_PORT_PKT_COUNT 0x81c
#define A_MAC_PORT_CFG4 0x820
#define S_AEC3_RX_WIDTH 14
#define M_AEC3_RX_WIDTH 0x3U
#define V_AEC3_RX_WIDTH(x) ((x) << S_AEC3_RX_WIDTH)
#define G_AEC3_RX_WIDTH(x) (((x) >> S_AEC3_RX_WIDTH) & M_AEC3_RX_WIDTH)
#define S_AEC2_RX_WIDTH 12
#define M_AEC2_RX_WIDTH 0x3U
#define V_AEC2_RX_WIDTH(x) ((x) << S_AEC2_RX_WIDTH)
#define G_AEC2_RX_WIDTH(x) (((x) >> S_AEC2_RX_WIDTH) & M_AEC2_RX_WIDTH)
#define S_AEC1_RX_WIDTH 10
#define M_AEC1_RX_WIDTH 0x3U
#define V_AEC1_RX_WIDTH(x) ((x) << S_AEC1_RX_WIDTH)
#define G_AEC1_RX_WIDTH(x) (((x) >> S_AEC1_RX_WIDTH) & M_AEC1_RX_WIDTH)
#define S_AEC0_RX_WIDTH 8
#define M_AEC0_RX_WIDTH 0x3U
#define V_AEC0_RX_WIDTH(x) ((x) << S_AEC0_RX_WIDTH)
#define G_AEC0_RX_WIDTH(x) (((x) >> S_AEC0_RX_WIDTH) & M_AEC0_RX_WIDTH)
#define S_AEC3_TX_WIDTH 6
#define M_AEC3_TX_WIDTH 0x3U
#define V_AEC3_TX_WIDTH(x) ((x) << S_AEC3_TX_WIDTH)
#define G_AEC3_TX_WIDTH(x) (((x) >> S_AEC3_TX_WIDTH) & M_AEC3_TX_WIDTH)
#define S_AEC2_TX_WIDTH 4
#define M_AEC2_TX_WIDTH 0x3U
#define V_AEC2_TX_WIDTH(x) ((x) << S_AEC2_TX_WIDTH)
#define G_AEC2_TX_WIDTH(x) (((x) >> S_AEC2_TX_WIDTH) & M_AEC2_TX_WIDTH)
#define S_AEC1_TX_WIDTH 2
#define M_AEC1_TX_WIDTH 0x3U
#define V_AEC1_TX_WIDTH(x) ((x) << S_AEC1_TX_WIDTH)
#define G_AEC1_TX_WIDTH(x) (((x) >> S_AEC1_TX_WIDTH) & M_AEC1_TX_WIDTH)
#define S_AEC0_TX_WIDTH 0
#define M_AEC0_TX_WIDTH 0x3U
#define V_AEC0_TX_WIDTH(x) ((x) << S_AEC0_TX_WIDTH)
#define G_AEC0_TX_WIDTH(x) (((x) >> S_AEC0_TX_WIDTH) & M_AEC0_TX_WIDTH)
#define A_MAC_PORT_MAGIC_MACID_LO 0x824
#define A_MAC_PORT_MAGIC_MACID_HI 0x828
#define A_MAC_PORT_MTIP_RESET_CTRL 0x82c
#define S_AN_RESET_SD_TX_CLK 31
#define V_AN_RESET_SD_TX_CLK(x) ((x) << S_AN_RESET_SD_TX_CLK)
#define F_AN_RESET_SD_TX_CLK V_AN_RESET_SD_TX_CLK(1U)
#define S_AN_RESET_SD_RX_CLK 30
#define V_AN_RESET_SD_RX_CLK(x) ((x) << S_AN_RESET_SD_RX_CLK)
#define F_AN_RESET_SD_RX_CLK V_AN_RESET_SD_RX_CLK(1U)
#define S_SGMII_RESET_TX_CLK 29
#define V_SGMII_RESET_TX_CLK(x) ((x) << S_SGMII_RESET_TX_CLK)
#define F_SGMII_RESET_TX_CLK V_SGMII_RESET_TX_CLK(1U)
#define S_SGMII_RESET_RX_CLK 28
#define V_SGMII_RESET_RX_CLK(x) ((x) << S_SGMII_RESET_RX_CLK)
#define F_SGMII_RESET_RX_CLK V_SGMII_RESET_RX_CLK(1U)
#define S_SGMII_RESET_REF_CLK 27
#define V_SGMII_RESET_REF_CLK(x) ((x) << S_SGMII_RESET_REF_CLK)
#define F_SGMII_RESET_REF_CLK V_SGMII_RESET_REF_CLK(1U)
#define S_PCS10G_RESET_XFI_RXCLK 26
#define V_PCS10G_RESET_XFI_RXCLK(x) ((x) << S_PCS10G_RESET_XFI_RXCLK)
#define F_PCS10G_RESET_XFI_RXCLK V_PCS10G_RESET_XFI_RXCLK(1U)
#define S_PCS10G_RESET_XFI_TXCLK 25
#define V_PCS10G_RESET_XFI_TXCLK(x) ((x) << S_PCS10G_RESET_XFI_TXCLK)
#define F_PCS10G_RESET_XFI_TXCLK V_PCS10G_RESET_XFI_TXCLK(1U)
#define S_PCS10G_RESET_SD_TX_CLK 24
#define V_PCS10G_RESET_SD_TX_CLK(x) ((x) << S_PCS10G_RESET_SD_TX_CLK)
#define F_PCS10G_RESET_SD_TX_CLK V_PCS10G_RESET_SD_TX_CLK(1U)
#define S_PCS10G_RESET_SD_RX_CLK 23
#define V_PCS10G_RESET_SD_RX_CLK(x) ((x) << S_PCS10G_RESET_SD_RX_CLK)
#define F_PCS10G_RESET_SD_RX_CLK V_PCS10G_RESET_SD_RX_CLK(1U)
#define S_PCS40G_RESET_RXCLK 22
#define V_PCS40G_RESET_RXCLK(x) ((x) << S_PCS40G_RESET_RXCLK)
#define F_PCS40G_RESET_RXCLK V_PCS40G_RESET_RXCLK(1U)
#define S_PCS40G_RESET_SD_TX_CLK 21
#define V_PCS40G_RESET_SD_TX_CLK(x) ((x) << S_PCS40G_RESET_SD_TX_CLK)
#define F_PCS40G_RESET_SD_TX_CLK V_PCS40G_RESET_SD_TX_CLK(1U)
#define S_PCS40G_RESET_SD0_RX_CLK 20
#define V_PCS40G_RESET_SD0_RX_CLK(x) ((x) << S_PCS40G_RESET_SD0_RX_CLK)
#define F_PCS40G_RESET_SD0_RX_CLK V_PCS40G_RESET_SD0_RX_CLK(1U)
#define S_PCS40G_RESET_SD1_RX_CLK 19
#define V_PCS40G_RESET_SD1_RX_CLK(x) ((x) << S_PCS40G_RESET_SD1_RX_CLK)
#define F_PCS40G_RESET_SD1_RX_CLK V_PCS40G_RESET_SD1_RX_CLK(1U)
#define S_PCS40G_RESET_SD2_RX_CLK 18
#define V_PCS40G_RESET_SD2_RX_CLK(x) ((x) << S_PCS40G_RESET_SD2_RX_CLK)
#define F_PCS40G_RESET_SD2_RX_CLK V_PCS40G_RESET_SD2_RX_CLK(1U)
#define S_PCS40G_RESET_SD3_RX_CLK 17
#define V_PCS40G_RESET_SD3_RX_CLK(x) ((x) << S_PCS40G_RESET_SD3_RX_CLK)
#define F_PCS40G_RESET_SD3_RX_CLK V_PCS40G_RESET_SD3_RX_CLK(1U)
#define S_PCS100G_RESET_CGMII_RXCLK 16
#define V_PCS100G_RESET_CGMII_RXCLK(x) ((x) << S_PCS100G_RESET_CGMII_RXCLK)
#define F_PCS100G_RESET_CGMII_RXCLK V_PCS100G_RESET_CGMII_RXCLK(1U)
#define S_PCS100G_RESET_CGMII_TXCLK 15
#define V_PCS100G_RESET_CGMII_TXCLK(x) ((x) << S_PCS100G_RESET_CGMII_TXCLK)
#define F_PCS100G_RESET_CGMII_TXCLK V_PCS100G_RESET_CGMII_TXCLK(1U)
#define S_PCS100G_RESET_TX_CLK 14
#define V_PCS100G_RESET_TX_CLK(x) ((x) << S_PCS100G_RESET_TX_CLK)
#define F_PCS100G_RESET_TX_CLK V_PCS100G_RESET_TX_CLK(1U)
#define S_PCS100G_RESET_SD0_RX_CLK 13
#define V_PCS100G_RESET_SD0_RX_CLK(x) ((x) << S_PCS100G_RESET_SD0_RX_CLK)
#define F_PCS100G_RESET_SD0_RX_CLK V_PCS100G_RESET_SD0_RX_CLK(1U)
#define S_PCS100G_RESET_SD1_RX_CLK 12
#define V_PCS100G_RESET_SD1_RX_CLK(x) ((x) << S_PCS100G_RESET_SD1_RX_CLK)
#define F_PCS100G_RESET_SD1_RX_CLK V_PCS100G_RESET_SD1_RX_CLK(1U)
#define S_PCS100G_RESET_SD2_RX_CLK 11
#define V_PCS100G_RESET_SD2_RX_CLK(x) ((x) << S_PCS100G_RESET_SD2_RX_CLK)
#define F_PCS100G_RESET_SD2_RX_CLK V_PCS100G_RESET_SD2_RX_CLK(1U)
#define S_PCS100G_RESET_SD3_RX_CLK 10
#define V_PCS100G_RESET_SD3_RX_CLK(x) ((x) << S_PCS100G_RESET_SD3_RX_CLK)
#define F_PCS100G_RESET_SD3_RX_CLK V_PCS100G_RESET_SD3_RX_CLK(1U)
#define S_MAC40G100G_RESET_TXCLK 9
#define V_MAC40G100G_RESET_TXCLK(x) ((x) << S_MAC40G100G_RESET_TXCLK)
#define F_MAC40G100G_RESET_TXCLK V_MAC40G100G_RESET_TXCLK(1U)
#define S_MAC40G100G_RESET_RXCLK 8
#define V_MAC40G100G_RESET_RXCLK(x) ((x) << S_MAC40G100G_RESET_RXCLK)
#define F_MAC40G100G_RESET_RXCLK V_MAC40G100G_RESET_RXCLK(1U)
#define S_MAC40G100G_RESET_FF_TX_CLK 7
#define V_MAC40G100G_RESET_FF_TX_CLK(x) ((x) << S_MAC40G100G_RESET_FF_TX_CLK)
#define F_MAC40G100G_RESET_FF_TX_CLK V_MAC40G100G_RESET_FF_TX_CLK(1U)
#define S_MAC40G100G_RESET_FF_RX_CLK 6
#define V_MAC40G100G_RESET_FF_RX_CLK(x) ((x) << S_MAC40G100G_RESET_FF_RX_CLK)
#define F_MAC40G100G_RESET_FF_RX_CLK V_MAC40G100G_RESET_FF_RX_CLK(1U)
#define S_MAC40G100G_RESET_TS_CLK 5
#define V_MAC40G100G_RESET_TS_CLK(x) ((x) << S_MAC40G100G_RESET_TS_CLK)
#define F_MAC40G100G_RESET_TS_CLK V_MAC40G100G_RESET_TS_CLK(1U)
#define S_MAC1G10G_RESET_RXCLK 4
#define V_MAC1G10G_RESET_RXCLK(x) ((x) << S_MAC1G10G_RESET_RXCLK)
#define F_MAC1G10G_RESET_RXCLK V_MAC1G10G_RESET_RXCLK(1U)
#define S_MAC1G10G_RESET_TXCLK 3
#define V_MAC1G10G_RESET_TXCLK(x) ((x) << S_MAC1G10G_RESET_TXCLK)
#define F_MAC1G10G_RESET_TXCLK V_MAC1G10G_RESET_TXCLK(1U)
#define S_MAC1G10G_RESET_FF_RX_CLK 2
#define V_MAC1G10G_RESET_FF_RX_CLK(x) ((x) << S_MAC1G10G_RESET_FF_RX_CLK)
#define F_MAC1G10G_RESET_FF_RX_CLK V_MAC1G10G_RESET_FF_RX_CLK(1U)
#define S_MAC1G10G_RESET_FF_TX_CLK 1
#define V_MAC1G10G_RESET_FF_TX_CLK(x) ((x) << S_MAC1G10G_RESET_FF_TX_CLK)
#define F_MAC1G10G_RESET_FF_TX_CLK V_MAC1G10G_RESET_FF_TX_CLK(1U)
#define S_XGMII_CLK_RESET 0
#define V_XGMII_CLK_RESET(x) ((x) << S_XGMII_CLK_RESET)
#define F_XGMII_CLK_RESET V_XGMII_CLK_RESET(1U)
#define A_MAC_PORT_MTIP_GATE_CTRL 0x830
#define S_AN_GATE_SD_TX_CLK 31
#define V_AN_GATE_SD_TX_CLK(x) ((x) << S_AN_GATE_SD_TX_CLK)
#define F_AN_GATE_SD_TX_CLK V_AN_GATE_SD_TX_CLK(1U)
#define S_AN_GATE_SD_RX_CLK 30
#define V_AN_GATE_SD_RX_CLK(x) ((x) << S_AN_GATE_SD_RX_CLK)
#define F_AN_GATE_SD_RX_CLK V_AN_GATE_SD_RX_CLK(1U)
#define S_SGMII_GATE_TX_CLK 29
#define V_SGMII_GATE_TX_CLK(x) ((x) << S_SGMII_GATE_TX_CLK)
#define F_SGMII_GATE_TX_CLK V_SGMII_GATE_TX_CLK(1U)
#define S_SGMII_GATE_RX_CLK 28
#define V_SGMII_GATE_RX_CLK(x) ((x) << S_SGMII_GATE_RX_CLK)
#define F_SGMII_GATE_RX_CLK V_SGMII_GATE_RX_CLK(1U)
#define S_SGMII_GATE_REF_CLK 27
#define V_SGMII_GATE_REF_CLK(x) ((x) << S_SGMII_GATE_REF_CLK)
#define F_SGMII_GATE_REF_CLK V_SGMII_GATE_REF_CLK(1U)
#define S_PCS10G_GATE_XFI_RXCLK 26
#define V_PCS10G_GATE_XFI_RXCLK(x) ((x) << S_PCS10G_GATE_XFI_RXCLK)
#define F_PCS10G_GATE_XFI_RXCLK V_PCS10G_GATE_XFI_RXCLK(1U)
#define S_PCS10G_GATE_XFI_TXCLK 25
#define V_PCS10G_GATE_XFI_TXCLK(x) ((x) << S_PCS10G_GATE_XFI_TXCLK)
#define F_PCS10G_GATE_XFI_TXCLK V_PCS10G_GATE_XFI_TXCLK(1U)
#define S_PCS10G_GATE_SD_TX_CLK 24
#define V_PCS10G_GATE_SD_TX_CLK(x) ((x) << S_PCS10G_GATE_SD_TX_CLK)
#define F_PCS10G_GATE_SD_TX_CLK V_PCS10G_GATE_SD_TX_CLK(1U)
#define S_PCS10G_GATE_SD_RX_CLK 23
#define V_PCS10G_GATE_SD_RX_CLK(x) ((x) << S_PCS10G_GATE_SD_RX_CLK)
#define F_PCS10G_GATE_SD_RX_CLK V_PCS10G_GATE_SD_RX_CLK(1U)
#define S_PCS40G_GATE_RXCLK 22
#define V_PCS40G_GATE_RXCLK(x) ((x) << S_PCS40G_GATE_RXCLK)
#define F_PCS40G_GATE_RXCLK V_PCS40G_GATE_RXCLK(1U)
#define S_PCS40G_GATE_SD_TX_CLK 21
#define V_PCS40G_GATE_SD_TX_CLK(x) ((x) << S_PCS40G_GATE_SD_TX_CLK)
#define F_PCS40G_GATE_SD_TX_CLK V_PCS40G_GATE_SD_TX_CLK(1U)
#define S_PCS40G_GATE_SD_RX_CLK 20
#define V_PCS40G_GATE_SD_RX_CLK(x) ((x) << S_PCS40G_GATE_SD_RX_CLK)
#define F_PCS40G_GATE_SD_RX_CLK V_PCS40G_GATE_SD_RX_CLK(1U)
#define S_PCS100G_GATE_CGMII_RXCLK 19
#define V_PCS100G_GATE_CGMII_RXCLK(x) ((x) << S_PCS100G_GATE_CGMII_RXCLK)
#define F_PCS100G_GATE_CGMII_RXCLK V_PCS100G_GATE_CGMII_RXCLK(1U)
#define S_PCS100G_GATE_CGMII_TXCLK 18
#define V_PCS100G_GATE_CGMII_TXCLK(x) ((x) << S_PCS100G_GATE_CGMII_TXCLK)
#define F_PCS100G_GATE_CGMII_TXCLK V_PCS100G_GATE_CGMII_TXCLK(1U)
#define S_PCS100G_GATE_TX_CLK 17
#define V_PCS100G_GATE_TX_CLK(x) ((x) << S_PCS100G_GATE_TX_CLK)
#define F_PCS100G_GATE_TX_CLK V_PCS100G_GATE_TX_CLK(1U)
#define S_PCS100G_GATE_SD_RX_CLK 16
#define V_PCS100G_GATE_SD_RX_CLK(x) ((x) << S_PCS100G_GATE_SD_RX_CLK)
#define F_PCS100G_GATE_SD_RX_CLK V_PCS100G_GATE_SD_RX_CLK(1U)
#define S_MAC40G100G_GATE_TXCLK 15
#define V_MAC40G100G_GATE_TXCLK(x) ((x) << S_MAC40G100G_GATE_TXCLK)
#define F_MAC40G100G_GATE_TXCLK V_MAC40G100G_GATE_TXCLK(1U)
#define S_MAC40G100G_GATE_RXCLK 14
#define V_MAC40G100G_GATE_RXCLK(x) ((x) << S_MAC40G100G_GATE_RXCLK)
#define F_MAC40G100G_GATE_RXCLK V_MAC40G100G_GATE_RXCLK(1U)
#define S_MAC40G100G_GATE_FF_TX_CLK 13
#define V_MAC40G100G_GATE_FF_TX_CLK(x) ((x) << S_MAC40G100G_GATE_FF_TX_CLK)
#define F_MAC40G100G_GATE_FF_TX_CLK V_MAC40G100G_GATE_FF_TX_CLK(1U)
#define S_MAC40G100G_GATE_FF_RX_CLK 12
#define V_MAC40G100G_GATE_FF_RX_CLK(x) ((x) << S_MAC40G100G_GATE_FF_RX_CLK)
#define F_MAC40G100G_GATE_FF_RX_CLK V_MAC40G100G_GATE_FF_RX_CLK(1U)
#define S_MAC40G100G_TS_CLK 11
#define V_MAC40G100G_TS_CLK(x) ((x) << S_MAC40G100G_TS_CLK)
#define F_MAC40G100G_TS_CLK V_MAC40G100G_TS_CLK(1U)
#define S_MAC1G10G_GATE_RXCLK 10
#define V_MAC1G10G_GATE_RXCLK(x) ((x) << S_MAC1G10G_GATE_RXCLK)
#define F_MAC1G10G_GATE_RXCLK V_MAC1G10G_GATE_RXCLK(1U)
#define S_MAC1G10G_GATE_TXCLK 9
#define V_MAC1G10G_GATE_TXCLK(x) ((x) << S_MAC1G10G_GATE_TXCLK)
#define F_MAC1G10G_GATE_TXCLK V_MAC1G10G_GATE_TXCLK(1U)
#define S_MAC1G10G_GATE_FF_RX_CLK 8
#define V_MAC1G10G_GATE_FF_RX_CLK(x) ((x) << S_MAC1G10G_GATE_FF_RX_CLK)
#define F_MAC1G10G_GATE_FF_RX_CLK V_MAC1G10G_GATE_FF_RX_CLK(1U)
#define S_MAC1G10G_GATE_FF_TX_CLK 7
#define V_MAC1G10G_GATE_FF_TX_CLK(x) ((x) << S_MAC1G10G_GATE_FF_TX_CLK)
#define F_MAC1G10G_GATE_FF_TX_CLK V_MAC1G10G_GATE_FF_TX_CLK(1U)
#define S_AEC_RX 6
#define V_AEC_RX(x) ((x) << S_AEC_RX)
#define F_AEC_RX V_AEC_RX(1U)
#define S_AEC_TX 5
#define V_AEC_TX(x) ((x) << S_AEC_TX)
#define F_AEC_TX V_AEC_TX(1U)
#define S_PCS100G_CLK_ENABLE 4
#define V_PCS100G_CLK_ENABLE(x) ((x) << S_PCS100G_CLK_ENABLE)
#define F_PCS100G_CLK_ENABLE V_PCS100G_CLK_ENABLE(1U)
#define S_PCS40G_CLK_ENABLE 3
#define V_PCS40G_CLK_ENABLE(x) ((x) << S_PCS40G_CLK_ENABLE)
#define F_PCS40G_CLK_ENABLE V_PCS40G_CLK_ENABLE(1U)
#define S_PCS10G_CLK_ENABLE 2
#define V_PCS10G_CLK_ENABLE(x) ((x) << S_PCS10G_CLK_ENABLE)
#define F_PCS10G_CLK_ENABLE V_PCS10G_CLK_ENABLE(1U)
#define S_PCS1G_CLK_ENABLE 1
#define V_PCS1G_CLK_ENABLE(x) ((x) << S_PCS1G_CLK_ENABLE)
#define F_PCS1G_CLK_ENABLE V_PCS1G_CLK_ENABLE(1U)
#define S_AN_CLK_ENABLE 0
#define V_AN_CLK_ENABLE(x) ((x) << S_AN_CLK_ENABLE)
#define F_AN_CLK_ENABLE V_AN_CLK_ENABLE(1U)
#define A_MAC_PORT_LINK_STATUS 0x834
#define S_AN_DONE 6
#define V_AN_DONE(x) ((x) << S_AN_DONE)
#define F_AN_DONE V_AN_DONE(1U)
#define S_ALIGN_DONE 5
#define V_ALIGN_DONE(x) ((x) << S_ALIGN_DONE)
#define F_ALIGN_DONE V_ALIGN_DONE(1U)
#define S_BLOCK_LOCK 4
#define V_BLOCK_LOCK(x) ((x) << S_BLOCK_LOCK)
#define F_BLOCK_LOCK V_BLOCK_LOCK(1U)
#define S_HI_BER_ST 7
#define V_HI_BER_ST(x) ((x) << S_HI_BER_ST)
#define F_HI_BER_ST V_HI_BER_ST(1U)
#define S_AN_DONE_ST 6
#define V_AN_DONE_ST(x) ((x) << S_AN_DONE_ST)
#define F_AN_DONE_ST V_AN_DONE_ST(1U)
#define A_MAC_PORT_AEC_ADD_CTL_STAT_0 0x838
#define S_AEC_SYS_LANE_TYPE_3 11
#define V_AEC_SYS_LANE_TYPE_3(x) ((x) << S_AEC_SYS_LANE_TYPE_3)
#define F_AEC_SYS_LANE_TYPE_3 V_AEC_SYS_LANE_TYPE_3(1U)
#define S_AEC_SYS_LANE_TYPE_2 10
#define V_AEC_SYS_LANE_TYPE_2(x) ((x) << S_AEC_SYS_LANE_TYPE_2)
#define F_AEC_SYS_LANE_TYPE_2 V_AEC_SYS_LANE_TYPE_2(1U)
#define S_AEC_SYS_LANE_TYPE_1 9
#define V_AEC_SYS_LANE_TYPE_1(x) ((x) << S_AEC_SYS_LANE_TYPE_1)
#define F_AEC_SYS_LANE_TYPE_1 V_AEC_SYS_LANE_TYPE_1(1U)
#define S_AEC_SYS_LANE_TYPE_0 8
#define V_AEC_SYS_LANE_TYPE_0(x) ((x) << S_AEC_SYS_LANE_TYPE_0)
#define F_AEC_SYS_LANE_TYPE_0 V_AEC_SYS_LANE_TYPE_0(1U)
#define S_AEC_SYS_LANE_SELECT_3 6
#define M_AEC_SYS_LANE_SELECT_3 0x3U
#define V_AEC_SYS_LANE_SELECT_3(x) ((x) << S_AEC_SYS_LANE_SELECT_3)
#define G_AEC_SYS_LANE_SELECT_3(x) (((x) >> S_AEC_SYS_LANE_SELECT_3) & M_AEC_SYS_LANE_SELECT_3)
#define S_AEC_SYS_LANE_SELECT_2 4
#define M_AEC_SYS_LANE_SELECT_2 0x3U
#define V_AEC_SYS_LANE_SELECT_2(x) ((x) << S_AEC_SYS_LANE_SELECT_2)
#define G_AEC_SYS_LANE_SELECT_2(x) (((x) >> S_AEC_SYS_LANE_SELECT_2) & M_AEC_SYS_LANE_SELECT_2)
#define S_AEC_SYS_LANE_SELECT_1 2
#define M_AEC_SYS_LANE_SELECT_1 0x3U
#define V_AEC_SYS_LANE_SELECT_1(x) ((x) << S_AEC_SYS_LANE_SELECT_1)
#define G_AEC_SYS_LANE_SELECT_1(x) (((x) >> S_AEC_SYS_LANE_SELECT_1) & M_AEC_SYS_LANE_SELECT_1)
#define S_AEC_SYS_LANE_SELECT_O 0
#define M_AEC_SYS_LANE_SELECT_O 0x3U
#define V_AEC_SYS_LANE_SELECT_O(x) ((x) << S_AEC_SYS_LANE_SELECT_O)
#define G_AEC_SYS_LANE_SELECT_O(x) (((x) >> S_AEC_SYS_LANE_SELECT_O) & M_AEC_SYS_LANE_SELECT_O)
#define A_MAC_PORT_AEC_ADD_CTL_STAT_1 0x83c
#define S_AEC_RX_UNKNOWN_LANE_3 11
#define V_AEC_RX_UNKNOWN_LANE_3(x) ((x) << S_AEC_RX_UNKNOWN_LANE_3)
#define F_AEC_RX_UNKNOWN_LANE_3 V_AEC_RX_UNKNOWN_LANE_3(1U)
#define S_AEC_RX_UNKNOWN_LANE_2 10
#define V_AEC_RX_UNKNOWN_LANE_2(x) ((x) << S_AEC_RX_UNKNOWN_LANE_2)
#define F_AEC_RX_UNKNOWN_LANE_2 V_AEC_RX_UNKNOWN_LANE_2(1U)
#define S_AEC_RX_UNKNOWN_LANE_1 9
#define V_AEC_RX_UNKNOWN_LANE_1(x) ((x) << S_AEC_RX_UNKNOWN_LANE_1)
#define F_AEC_RX_UNKNOWN_LANE_1 V_AEC_RX_UNKNOWN_LANE_1(1U)
#define S_AEC_RX_UNKNOWN_LANE_0 8
#define V_AEC_RX_UNKNOWN_LANE_0(x) ((x) << S_AEC_RX_UNKNOWN_LANE_0)
#define F_AEC_RX_UNKNOWN_LANE_0 V_AEC_RX_UNKNOWN_LANE_0(1U)
#define S_AEC_RX_LANE_ID_3 6
#define M_AEC_RX_LANE_ID_3 0x3U
#define V_AEC_RX_LANE_ID_3(x) ((x) << S_AEC_RX_LANE_ID_3)
#define G_AEC_RX_LANE_ID_3(x) (((x) >> S_AEC_RX_LANE_ID_3) & M_AEC_RX_LANE_ID_3)
#define S_AEC_RX_LANE_ID_2 4
#define M_AEC_RX_LANE_ID_2 0x3U
#define V_AEC_RX_LANE_ID_2(x) ((x) << S_AEC_RX_LANE_ID_2)
#define G_AEC_RX_LANE_ID_2(x) (((x) >> S_AEC_RX_LANE_ID_2) & M_AEC_RX_LANE_ID_2)
#define S_AEC_RX_LANE_ID_1 2
#define M_AEC_RX_LANE_ID_1 0x3U
#define V_AEC_RX_LANE_ID_1(x) ((x) << S_AEC_RX_LANE_ID_1)
#define G_AEC_RX_LANE_ID_1(x) (((x) >> S_AEC_RX_LANE_ID_1) & M_AEC_RX_LANE_ID_1)
#define S_AEC_RX_LANE_ID_O 0
#define M_AEC_RX_LANE_ID_O 0x3U
#define V_AEC_RX_LANE_ID_O(x) ((x) << S_AEC_RX_LANE_ID_O)
#define G_AEC_RX_LANE_ID_O(x) (((x) >> S_AEC_RX_LANE_ID_O) & M_AEC_RX_LANE_ID_O)
#define A_MAC_PORT_AEC_XGMII_TIMER_LO_40G 0x840
#define S_XGMII_CLK_IN_1MS_LO_40G 0
#define M_XGMII_CLK_IN_1MS_LO_40G 0xffffU
#define V_XGMII_CLK_IN_1MS_LO_40G(x) ((x) << S_XGMII_CLK_IN_1MS_LO_40G)
#define G_XGMII_CLK_IN_1MS_LO_40G(x) (((x) >> S_XGMII_CLK_IN_1MS_LO_40G) & M_XGMII_CLK_IN_1MS_LO_40G)
#define A_MAC_PORT_AEC_XGMII_TIMER_HI_40G 0x844
#define S_XGMII_CLK_IN_1MS_HI_40G 0
#define M_XGMII_CLK_IN_1MS_HI_40G 0xfU
#define V_XGMII_CLK_IN_1MS_HI_40G(x) ((x) << S_XGMII_CLK_IN_1MS_HI_40G)
#define G_XGMII_CLK_IN_1MS_HI_40G(x) (((x) >> S_XGMII_CLK_IN_1MS_HI_40G) & M_XGMII_CLK_IN_1MS_HI_40G)
#define A_MAC_PORT_AEC_XGMII_TIMER_LO_100G 0x848
#define S_XGMII_CLK_IN_1MS_LO_100G 0
#define M_XGMII_CLK_IN_1MS_LO_100G 0xffffU
#define V_XGMII_CLK_IN_1MS_LO_100G(x) ((x) << S_XGMII_CLK_IN_1MS_LO_100G)
#define G_XGMII_CLK_IN_1MS_LO_100G(x) (((x) >> S_XGMII_CLK_IN_1MS_LO_100G) & M_XGMII_CLK_IN_1MS_LO_100G)
#define A_MAC_PORT_AEC_XGMII_TIMER_HI_100G 0x84c
#define S_XGMII_CLK_IN_1MS_HI_100G 0
#define M_XGMII_CLK_IN_1MS_HI_100G 0xfU
#define V_XGMII_CLK_IN_1MS_HI_100G(x) ((x) << S_XGMII_CLK_IN_1MS_HI_100G)
#define G_XGMII_CLK_IN_1MS_HI_100G(x) (((x) >> S_XGMII_CLK_IN_1MS_HI_100G) & M_XGMII_CLK_IN_1MS_HI_100G)
#define A_MAC_PORT_AEC_DEBUG_LO_0 0x850
#define S_CTL_FSM_CUR_STATE 28
#define M_CTL_FSM_CUR_STATE 0x7U
#define V_CTL_FSM_CUR_STATE(x) ((x) << S_CTL_FSM_CUR_STATE)
#define G_CTL_FSM_CUR_STATE(x) (((x) >> S_CTL_FSM_CUR_STATE) & M_CTL_FSM_CUR_STATE)
#define S_CIN_FSM_CUR_STATE 26
#define M_CIN_FSM_CUR_STATE 0x3U
#define V_CIN_FSM_CUR_STATE(x) ((x) << S_CIN_FSM_CUR_STATE)
#define G_CIN_FSM_CUR_STATE(x) (((x) >> S_CIN_FSM_CUR_STATE) & M_CIN_FSM_CUR_STATE)
#define S_CRI_FSM_CUR_STATE 23
#define M_CRI_FSM_CUR_STATE 0x7U
#define V_CRI_FSM_CUR_STATE(x) ((x) << S_CRI_FSM_CUR_STATE)
#define G_CRI_FSM_CUR_STATE(x) (((x) >> S_CRI_FSM_CUR_STATE) & M_CRI_FSM_CUR_STATE)
#define S_CU_C3_ACK_VALUE 21
#define M_CU_C3_ACK_VALUE 0x3U
#define V_CU_C3_ACK_VALUE(x) ((x) << S_CU_C3_ACK_VALUE)
#define G_CU_C3_ACK_VALUE(x) (((x) >> S_CU_C3_ACK_VALUE) & M_CU_C3_ACK_VALUE)
#define S_CU_C2_ACK_VALUE 19
#define M_CU_C2_ACK_VALUE 0x3U
#define V_CU_C2_ACK_VALUE(x) ((x) << S_CU_C2_ACK_VALUE)
#define G_CU_C2_ACK_VALUE(x) (((x) >> S_CU_C2_ACK_VALUE) & M_CU_C2_ACK_VALUE)
#define S_CU_C1_ACK_VALUE 17
#define M_CU_C1_ACK_VALUE 0x3U
#define V_CU_C1_ACK_VALUE(x) ((x) << S_CU_C1_ACK_VALUE)
#define G_CU_C1_ACK_VALUE(x) (((x) >> S_CU_C1_ACK_VALUE) & M_CU_C1_ACK_VALUE)
#define S_CU_C0_ACK_VALUE 15
#define M_CU_C0_ACK_VALUE 0x3U
#define V_CU_C0_ACK_VALUE(x) ((x) << S_CU_C0_ACK_VALUE)
#define G_CU_C0_ACK_VALUE(x) (((x) >> S_CU_C0_ACK_VALUE) & M_CU_C0_ACK_VALUE)
#define S_CX_INIT 13
#define V_CX_INIT(x) ((x) << S_CX_INIT)
#define F_CX_INIT V_CX_INIT(1U)
#define S_CX_PRESET 12
#define V_CX_PRESET(x) ((x) << S_CX_PRESET)
#define F_CX_PRESET V_CX_PRESET(1U)
#define S_CUF_C3_UPDATE 9
#define M_CUF_C3_UPDATE 0x3U
#define V_CUF_C3_UPDATE(x) ((x) << S_CUF_C3_UPDATE)
#define G_CUF_C3_UPDATE(x) (((x) >> S_CUF_C3_UPDATE) & M_CUF_C3_UPDATE)
#define S_CUF_C2_UPDATE 7
#define M_CUF_C2_UPDATE 0x3U
#define V_CUF_C2_UPDATE(x) ((x) << S_CUF_C2_UPDATE)
#define G_CUF_C2_UPDATE(x) (((x) >> S_CUF_C2_UPDATE) & M_CUF_C2_UPDATE)
#define S_CUF_C1_UPDATE 5
#define M_CUF_C1_UPDATE 0x3U
#define V_CUF_C1_UPDATE(x) ((x) << S_CUF_C1_UPDATE)
#define G_CUF_C1_UPDATE(x) (((x) >> S_CUF_C1_UPDATE) & M_CUF_C1_UPDATE)
#define S_CUF_C0_UPDATE 3
#define M_CUF_C0_UPDATE 0x3U
#define V_CUF_C0_UPDATE(x) ((x) << S_CUF_C0_UPDATE)
#define G_CUF_C0_UPDATE(x) (((x) >> S_CUF_C0_UPDATE) & M_CUF_C0_UPDATE)
#define S_REG_FPH_ATTR_TXUPDAT_VALID 2
#define V_REG_FPH_ATTR_TXUPDAT_VALID(x) ((x) << S_REG_FPH_ATTR_TXUPDAT_VALID)
#define F_REG_FPH_ATTR_TXUPDAT_VALID V_REG_FPH_ATTR_TXUPDAT_VALID(1U)
#define S_REG_FPH_ATTR_TXSTAT_VALID 1
#define V_REG_FPH_ATTR_TXSTAT_VALID(x) ((x) << S_REG_FPH_ATTR_TXSTAT_VALID)
#define F_REG_FPH_ATTR_TXSTAT_VALID V_REG_FPH_ATTR_TXSTAT_VALID(1U)
#define S_REG_MAN_DEC_REQ 0
#define V_REG_MAN_DEC_REQ(x) ((x) << S_REG_MAN_DEC_REQ)
#define F_REG_MAN_DEC_REQ V_REG_MAN_DEC_REQ(1U)
#define A_MAC_PORT_AEC_DEBUG_HI_0 0x854
#define S_FC_LSNA_ 12
#define V_FC_LSNA_(x) ((x) << S_FC_LSNA_)
#define F_FC_LSNA_ V_FC_LSNA_(1U)
#define S_CUF_C0_FSM_DEBUG 9
#define M_CUF_C0_FSM_DEBUG 0x7U
#define V_CUF_C0_FSM_DEBUG(x) ((x) << S_CUF_C0_FSM_DEBUG)
#define G_CUF_C0_FSM_DEBUG(x) (((x) >> S_CUF_C0_FSM_DEBUG) & M_CUF_C0_FSM_DEBUG)
#define S_CUF_C1_FSM_DEBUG 6
#define M_CUF_C1_FSM_DEBUG 0x7U
#define V_CUF_C1_FSM_DEBUG(x) ((x) << S_CUF_C1_FSM_DEBUG)
#define G_CUF_C1_FSM_DEBUG(x) (((x) >> S_CUF_C1_FSM_DEBUG) & M_CUF_C1_FSM_DEBUG)
#define S_CUF_C2_FSM_DEBUG 3
#define M_CUF_C2_FSM_DEBUG 0x7U
#define V_CUF_C2_FSM_DEBUG(x) ((x) << S_CUF_C2_FSM_DEBUG)
#define G_CUF_C2_FSM_DEBUG(x) (((x) >> S_CUF_C2_FSM_DEBUG) & M_CUF_C2_FSM_DEBUG)
#define S_LCK_FSM_CUR_STATE 0
#define M_LCK_FSM_CUR_STATE 0x7U
#define V_LCK_FSM_CUR_STATE(x) ((x) << S_LCK_FSM_CUR_STATE)
#define G_LCK_FSM_CUR_STATE(x) (((x) >> S_LCK_FSM_CUR_STATE) & M_LCK_FSM_CUR_STATE)
#define A_MAC_PORT_AEC_DEBUG_LO_1 0x858
#define A_MAC_PORT_AEC_DEBUG_HI_1 0x85c
#define A_MAC_PORT_AEC_DEBUG_LO_2 0x860
#define A_MAC_PORT_AEC_DEBUG_HI_2 0x864
#define A_MAC_PORT_AEC_DEBUG_LO_3 0x868
#define A_MAC_PORT_AEC_DEBUG_HI_3 0x86c
#define A_MAC_PORT_MAC_DEBUG_RO 0x870
#define S_MAC40G100G_TX_UNDERFLOW 13
#define V_MAC40G100G_TX_UNDERFLOW(x) ((x) << S_MAC40G100G_TX_UNDERFLOW)
#define F_MAC40G100G_TX_UNDERFLOW V_MAC40G100G_TX_UNDERFLOW(1U)
#define S_MAC1G10G_MAGIC_IND 12
#define V_MAC1G10G_MAGIC_IND(x) ((x) << S_MAC1G10G_MAGIC_IND)
#define F_MAC1G10G_MAGIC_IND V_MAC1G10G_MAGIC_IND(1U)
#define S_MAC1G10G_FF_RX_EMPTY 11
#define V_MAC1G10G_FF_RX_EMPTY(x) ((x) << S_MAC1G10G_FF_RX_EMPTY)
#define F_MAC1G10G_FF_RX_EMPTY V_MAC1G10G_FF_RX_EMPTY(1U)
#define S_MAC1G10G_FF_TX_OVR_ERR 10
#define V_MAC1G10G_FF_TX_OVR_ERR(x) ((x) << S_MAC1G10G_FF_TX_OVR_ERR)
#define F_MAC1G10G_FF_TX_OVR_ERR V_MAC1G10G_FF_TX_OVR_ERR(1U)
#define S_MAC1G10G_IF_MODE_ENA 8
#define M_MAC1G10G_IF_MODE_ENA 0x3U
#define V_MAC1G10G_IF_MODE_ENA(x) ((x) << S_MAC1G10G_IF_MODE_ENA)
#define G_MAC1G10G_IF_MODE_ENA(x) (((x) >> S_MAC1G10G_IF_MODE_ENA) & M_MAC1G10G_IF_MODE_ENA)
#define S_MAC1G10G_MII_ENA_10 7
#define V_MAC1G10G_MII_ENA_10(x) ((x) << S_MAC1G10G_MII_ENA_10)
#define F_MAC1G10G_MII_ENA_10 V_MAC1G10G_MII_ENA_10(1U)
#define S_MAC1G10G_PAUSE_ON 6
#define V_MAC1G10G_PAUSE_ON(x) ((x) << S_MAC1G10G_PAUSE_ON)
#define F_MAC1G10G_PAUSE_ON V_MAC1G10G_PAUSE_ON(1U)
#define S_MAC1G10G_PFC_MODE 5
#define V_MAC1G10G_PFC_MODE(x) ((x) << S_MAC1G10G_PFC_MODE)
#define F_MAC1G10G_PFC_MODE V_MAC1G10G_PFC_MODE(1U)
#define S_MAC1G10G_RX_SFD_O 4
#define V_MAC1G10G_RX_SFD_O(x) ((x) << S_MAC1G10G_RX_SFD_O)
#define F_MAC1G10G_RX_SFD_O V_MAC1G10G_RX_SFD_O(1U)
#define S_MAC1G10G_TX_EMPTY 3
#define V_MAC1G10G_TX_EMPTY(x) ((x) << S_MAC1G10G_TX_EMPTY)
#define F_MAC1G10G_TX_EMPTY V_MAC1G10G_TX_EMPTY(1U)
#define S_MAC1G10G_TX_SFD_O 2
#define V_MAC1G10G_TX_SFD_O(x) ((x) << S_MAC1G10G_TX_SFD_O)
#define F_MAC1G10G_TX_SFD_O V_MAC1G10G_TX_SFD_O(1U)
#define S_MAC1G10G_TX_TS_FRM_OUT 1
#define V_MAC1G10G_TX_TS_FRM_OUT(x) ((x) << S_MAC1G10G_TX_TS_FRM_OUT)
#define F_MAC1G10G_TX_TS_FRM_OUT V_MAC1G10G_TX_TS_FRM_OUT(1U)
#define S_MAC1G10G_TX_UNDERFLOW 0
#define V_MAC1G10G_TX_UNDERFLOW(x) ((x) << S_MAC1G10G_TX_UNDERFLOW)
#define F_MAC1G10G_TX_UNDERFLOW V_MAC1G10G_TX_UNDERFLOW(1U)
#define A_MAC_PORT_MAC_CTRL_RW 0x874
#define S_MAC40G100G_FF_TX_PFC_XOFF 17
#define M_MAC40G100G_FF_TX_PFC_XOFF 0xffU
#define V_MAC40G100G_FF_TX_PFC_XOFF(x) ((x) << S_MAC40G100G_FF_TX_PFC_XOFF)
#define G_MAC40G100G_FF_TX_PFC_XOFF(x) (((x) >> S_MAC40G100G_FF_TX_PFC_XOFF) & M_MAC40G100G_FF_TX_PFC_XOFF)
#define S_MAC40G100G_TX_LOC_FAULT 16
#define V_MAC40G100G_TX_LOC_FAULT(x) ((x) << S_MAC40G100G_TX_LOC_FAULT)
#define F_MAC40G100G_TX_LOC_FAULT V_MAC40G100G_TX_LOC_FAULT(1U)
#define S_MAC40G100G_TX_REM_FAULT 15
#define V_MAC40G100G_TX_REM_FAULT(x) ((x) << S_MAC40G100G_TX_REM_FAULT)
#define F_MAC40G100G_TX_REM_FAULT V_MAC40G100G_TX_REM_FAULT(1U)
#define S_MAC40G_LOOP_BCK 14
#define V_MAC40G_LOOP_BCK(x) ((x) << S_MAC40G_LOOP_BCK)
#define F_MAC40G_LOOP_BCK V_MAC40G_LOOP_BCK(1U)
#define S_MAC1G10G_MAGIC_ENA 13
#define V_MAC1G10G_MAGIC_ENA(x) ((x) << S_MAC1G10G_MAGIC_ENA)
#define F_MAC1G10G_MAGIC_ENA V_MAC1G10G_MAGIC_ENA(1U)
#define S_MAC1G10G_IF_MODE_SET 11
#define M_MAC1G10G_IF_MODE_SET 0x3U
#define V_MAC1G10G_IF_MODE_SET(x) ((x) << S_MAC1G10G_IF_MODE_SET)
#define G_MAC1G10G_IF_MODE_SET(x) (((x) >> S_MAC1G10G_IF_MODE_SET) & M_MAC1G10G_IF_MODE_SET)
#define S_MAC1G10G_TX_LOC_FAULT 10
#define V_MAC1G10G_TX_LOC_FAULT(x) ((x) << S_MAC1G10G_TX_LOC_FAULT)
#define F_MAC1G10G_TX_LOC_FAULT V_MAC1G10G_TX_LOC_FAULT(1U)
#define S_MAC1G10G_TX_REM_FAULT 9
#define V_MAC1G10G_TX_REM_FAULT(x) ((x) << S_MAC1G10G_TX_REM_FAULT)
#define F_MAC1G10G_TX_REM_FAULT V_MAC1G10G_TX_REM_FAULT(1U)
#define S_MAC1G10G_XOFF_GEN 1
#define M_MAC1G10G_XOFF_GEN 0xffU
#define V_MAC1G10G_XOFF_GEN(x) ((x) << S_MAC1G10G_XOFF_GEN)
#define G_MAC1G10G_XOFF_GEN(x) (((x) >> S_MAC1G10G_XOFF_GEN) & M_MAC1G10G_XOFF_GEN)
#define S_MAC1G_LOOP_BCK 0
#define V_MAC1G_LOOP_BCK(x) ((x) << S_MAC1G_LOOP_BCK)
#define F_MAC1G_LOOP_BCK V_MAC1G_LOOP_BCK(1U)
#define A_MAC_PORT_PCS_DEBUG0_RO 0x878
#define S_FPGA_LOCK 26
#define M_FPGA_LOCK 0xfU
#define V_FPGA_LOCK(x) ((x) << S_FPGA_LOCK)
#define G_FPGA_LOCK(x) (((x) >> S_FPGA_LOCK) & M_FPGA_LOCK)
#define S_T6_AN_DONE 25
#define V_T6_AN_DONE(x) ((x) << S_T6_AN_DONE)
#define F_T6_AN_DONE V_T6_AN_DONE(1U)
#define S_AN_INT 24
#define V_AN_INT(x) ((x) << S_AN_INT)
#define F_AN_INT V_AN_INT(1U)
#define S_AN_PCS_RX_CLK_ENA 23
#define V_AN_PCS_RX_CLK_ENA(x) ((x) << S_AN_PCS_RX_CLK_ENA)
#define F_AN_PCS_RX_CLK_ENA V_AN_PCS_RX_CLK_ENA(1U)
#define S_AN_PCS_TX_CLK_ENA 22
#define V_AN_PCS_TX_CLK_ENA(x) ((x) << S_AN_PCS_TX_CLK_ENA)
#define F_AN_PCS_TX_CLK_ENA V_AN_PCS_TX_CLK_ENA(1U)
#define S_AN_SELECT 17
#define M_AN_SELECT 0x1fU
#define V_AN_SELECT(x) ((x) << S_AN_SELECT)
#define G_AN_SELECT(x) (((x) >> S_AN_SELECT) & M_AN_SELECT)
#define S_AN_PROG 16
#define V_AN_PROG(x) ((x) << S_AN_PROG)
#define F_AN_PROG V_AN_PROG(1U)
#define S_PCS40G_BLOCK_LOCK 12
#define M_PCS40G_BLOCK_LOCK 0xfU
#define V_PCS40G_BLOCK_LOCK(x) ((x) << S_PCS40G_BLOCK_LOCK)
#define G_PCS40G_BLOCK_LOCK(x) (((x) >> S_PCS40G_BLOCK_LOCK) & M_PCS40G_BLOCK_LOCK)
#define S_PCS40G_BER_TIMER_DONE 11
#define V_PCS40G_BER_TIMER_DONE(x) ((x) << S_PCS40G_BER_TIMER_DONE)
#define F_PCS40G_BER_TIMER_DONE V_PCS40G_BER_TIMER_DONE(1U)
#define S_PCS10G_FEC_LOCKED 10
#define V_PCS10G_FEC_LOCKED(x) ((x) << S_PCS10G_FEC_LOCKED)
#define F_PCS10G_FEC_LOCKED V_PCS10G_FEC_LOCKED(1U)
#define S_PCS10G_BLOCK_LOCK 9
#define V_PCS10G_BLOCK_LOCK(x) ((x) << S_PCS10G_BLOCK_LOCK)
#define F_PCS10G_BLOCK_LOCK V_PCS10G_BLOCK_LOCK(1U)
#define S_SGMII_GMII_COL 8
#define V_SGMII_GMII_COL(x) ((x) << S_SGMII_GMII_COL)
#define F_SGMII_GMII_COL V_SGMII_GMII_COL(1U)
#define S_SGMII_GMII_CRS 7
#define V_SGMII_GMII_CRS(x) ((x) << S_SGMII_GMII_CRS)
#define F_SGMII_GMII_CRS V_SGMII_GMII_CRS(1U)
#define S_SGMII_SD_LOOPBACK 6
#define V_SGMII_SD_LOOPBACK(x) ((x) << S_SGMII_SD_LOOPBACK)
#define F_SGMII_SD_LOOPBACK V_SGMII_SD_LOOPBACK(1U)
#define S_SGMII_SG_AN_DONE 5
#define V_SGMII_SG_AN_DONE(x) ((x) << S_SGMII_SG_AN_DONE)
#define F_SGMII_SG_AN_DONE V_SGMII_SG_AN_DONE(1U)
#define S_SGMII_SG_HD 4
#define V_SGMII_SG_HD(x) ((x) << S_SGMII_SG_HD)
#define F_SGMII_SG_HD V_SGMII_SG_HD(1U)
#define S_SGMII_SG_PAGE_RX 3
#define V_SGMII_SG_PAGE_RX(x) ((x) << S_SGMII_SG_PAGE_RX)
#define F_SGMII_SG_PAGE_RX V_SGMII_SG_PAGE_RX(1U)
#define S_SGMII_SG_RX_SYNC 2
#define V_SGMII_SG_RX_SYNC(x) ((x) << S_SGMII_SG_RX_SYNC)
#define F_SGMII_SG_RX_SYNC V_SGMII_SG_RX_SYNC(1U)
#define S_SGMII_SG_SPEED 0
#define M_SGMII_SG_SPEED 0x3U
#define V_SGMII_SG_SPEED(x) ((x) << S_SGMII_SG_SPEED)
#define G_SGMII_SG_SPEED(x) (((x) >> S_SGMII_SG_SPEED) & M_SGMII_SG_SPEED)
#define A_MAC_PORT_PCS_CTRL_RW 0x87c
#define S_TX_LI_FAULT 31
#define V_TX_LI_FAULT(x) ((x) << S_TX_LI_FAULT)
#define F_TX_LI_FAULT V_TX_LI_FAULT(1U)
#define S_T6_PAD 30
#define V_T6_PAD(x) ((x) << S_T6_PAD)
#define F_T6_PAD V_T6_PAD(1U)
#define S_BLK_STB_VAL 22
#define M_BLK_STB_VAL 0xffU
#define V_BLK_STB_VAL(x) ((x) << S_BLK_STB_VAL)
#define G_BLK_STB_VAL(x) (((x) >> S_BLK_STB_VAL) & M_BLK_STB_VAL)
#define S_DEBUG_SEL 18
#define M_DEBUG_SEL 0xfU
#define V_DEBUG_SEL(x) ((x) << S_DEBUG_SEL)
#define G_DEBUG_SEL(x) (((x) >> S_DEBUG_SEL) & M_DEBUG_SEL)
#define S_SGMII_LOOP 15
#define M_SGMII_LOOP 0x7U
#define V_SGMII_LOOP(x) ((x) << S_SGMII_LOOP)
#define G_SGMII_LOOP(x) (((x) >> S_SGMII_LOOP) & M_SGMII_LOOP)
#define S_AN_DIS_TIMER 14
#define V_AN_DIS_TIMER(x) ((x) << S_AN_DIS_TIMER)
#define F_AN_DIS_TIMER V_AN_DIS_TIMER(1U)
#define S_PCS100G_BER_TIMER_SHORT 13
#define V_PCS100G_BER_TIMER_SHORT(x) ((x) << S_PCS100G_BER_TIMER_SHORT)
#define F_PCS100G_BER_TIMER_SHORT V_PCS100G_BER_TIMER_SHORT(1U)
#define S_PCS100G_TX_LANE_THRESH 9
#define M_PCS100G_TX_LANE_THRESH 0xfU
#define V_PCS100G_TX_LANE_THRESH(x) ((x) << S_PCS100G_TX_LANE_THRESH)
#define G_PCS100G_TX_LANE_THRESH(x) (((x) >> S_PCS100G_TX_LANE_THRESH) & M_PCS100G_TX_LANE_THRESH)
#define S_PCS100G_VL_INTVL 8
#define V_PCS100G_VL_INTVL(x) ((x) << S_PCS100G_VL_INTVL)
#define F_PCS100G_VL_INTVL V_PCS100G_VL_INTVL(1U)
#define S_SGMII_TX_LANE_CKMULT 4
#define M_SGMII_TX_LANE_CKMULT 0x7U
#define V_SGMII_TX_LANE_CKMULT(x) ((x) << S_SGMII_TX_LANE_CKMULT)
#define G_SGMII_TX_LANE_CKMULT(x) (((x) >> S_SGMII_TX_LANE_CKMULT) & M_SGMII_TX_LANE_CKMULT)
#define S_SGMII_TX_LANE_THRESH 0
#define M_SGMII_TX_LANE_THRESH 0xfU
#define V_SGMII_TX_LANE_THRESH(x) ((x) << S_SGMII_TX_LANE_THRESH)
#define G_SGMII_TX_LANE_THRESH(x) (((x) >> S_SGMII_TX_LANE_THRESH) & M_SGMII_TX_LANE_THRESH)
#define A_MAC_PORT_PCS_DEBUG1_RO 0x880
#define S_PCS100G_ALIGN_LOCK 21
#define V_PCS100G_ALIGN_LOCK(x) ((x) << S_PCS100G_ALIGN_LOCK)
#define F_PCS100G_ALIGN_LOCK V_PCS100G_ALIGN_LOCK(1U)
#define S_PCS100G_BER_TIMER_DONE 20
#define V_PCS100G_BER_TIMER_DONE(x) ((x) << S_PCS100G_BER_TIMER_DONE)
#define F_PCS100G_BER_TIMER_DONE V_PCS100G_BER_TIMER_DONE(1U)
#define S_PCS100G_BLOCK_LOCK 0
#define M_PCS100G_BLOCK_LOCK 0xfffffU
#define V_PCS100G_BLOCK_LOCK(x) ((x) << S_PCS100G_BLOCK_LOCK)
#define G_PCS100G_BLOCK_LOCK(x) (((x) >> S_PCS100G_BLOCK_LOCK) & M_PCS100G_BLOCK_LOCK)
#define A_MAC_PORT_PERR_INT_EN_100G 0x884
#define S_PERR_RX_FEC100G_DLY 29
#define V_PERR_RX_FEC100G_DLY(x) ((x) << S_PERR_RX_FEC100G_DLY)
#define F_PERR_RX_FEC100G_DLY V_PERR_RX_FEC100G_DLY(1U)
#define S_PERR_RX_FEC100G 28
#define V_PERR_RX_FEC100G(x) ((x) << S_PERR_RX_FEC100G)
#define F_PERR_RX_FEC100G V_PERR_RX_FEC100G(1U)
#define S_PERR_RX3_FEC100G_DK 27
#define V_PERR_RX3_FEC100G_DK(x) ((x) << S_PERR_RX3_FEC100G_DK)
#define F_PERR_RX3_FEC100G_DK V_PERR_RX3_FEC100G_DK(1U)
#define S_PERR_RX2_FEC100G_DK 26
#define V_PERR_RX2_FEC100G_DK(x) ((x) << S_PERR_RX2_FEC100G_DK)
#define F_PERR_RX2_FEC100G_DK V_PERR_RX2_FEC100G_DK(1U)
#define S_PERR_RX1_FEC100G_DK 25
#define V_PERR_RX1_FEC100G_DK(x) ((x) << S_PERR_RX1_FEC100G_DK)
#define F_PERR_RX1_FEC100G_DK V_PERR_RX1_FEC100G_DK(1U)
#define S_PERR_RX0_FEC100G_DK 24
#define V_PERR_RX0_FEC100G_DK(x) ((x) << S_PERR_RX0_FEC100G_DK)
#define F_PERR_RX0_FEC100G_DK V_PERR_RX0_FEC100G_DK(1U)
#define S_PERR_TX3_PCS100G 23
#define V_PERR_TX3_PCS100G(x) ((x) << S_PERR_TX3_PCS100G)
#define F_PERR_TX3_PCS100G V_PERR_TX3_PCS100G(1U)
#define S_PERR_TX2_PCS100G 22
#define V_PERR_TX2_PCS100G(x) ((x) << S_PERR_TX2_PCS100G)
#define F_PERR_TX2_PCS100G V_PERR_TX2_PCS100G(1U)
#define S_PERR_TX1_PCS100G 21
#define V_PERR_TX1_PCS100G(x) ((x) << S_PERR_TX1_PCS100G)
#define F_PERR_TX1_PCS100G V_PERR_TX1_PCS100G(1U)
#define S_PERR_TX0_PCS100G 20
#define V_PERR_TX0_PCS100G(x) ((x) << S_PERR_TX0_PCS100G)
#define F_PERR_TX0_PCS100G V_PERR_TX0_PCS100G(1U)
#define S_PERR_RX19_PCS100G 19
#define V_PERR_RX19_PCS100G(x) ((x) << S_PERR_RX19_PCS100G)
#define F_PERR_RX19_PCS100G V_PERR_RX19_PCS100G(1U)
#define S_PERR_RX18_PCS100G 18
#define V_PERR_RX18_PCS100G(x) ((x) << S_PERR_RX18_PCS100G)
#define F_PERR_RX18_PCS100G V_PERR_RX18_PCS100G(1U)
#define S_PERR_RX17_PCS100G 17
#define V_PERR_RX17_PCS100G(x) ((x) << S_PERR_RX17_PCS100G)
#define F_PERR_RX17_PCS100G V_PERR_RX17_PCS100G(1U)
#define S_PERR_RX16_PCS100G 16
#define V_PERR_RX16_PCS100G(x) ((x) << S_PERR_RX16_PCS100G)
#define F_PERR_RX16_PCS100G V_PERR_RX16_PCS100G(1U)
#define S_PERR_RX15_PCS100G 15
#define V_PERR_RX15_PCS100G(x) ((x) << S_PERR_RX15_PCS100G)
#define F_PERR_RX15_PCS100G V_PERR_RX15_PCS100G(1U)
#define S_PERR_RX14_PCS100G 14
#define V_PERR_RX14_PCS100G(x) ((x) << S_PERR_RX14_PCS100G)
#define F_PERR_RX14_PCS100G V_PERR_RX14_PCS100G(1U)
#define S_PERR_RX13_PCS100G 13
#define V_PERR_RX13_PCS100G(x) ((x) << S_PERR_RX13_PCS100G)
#define F_PERR_RX13_PCS100G V_PERR_RX13_PCS100G(1U)
#define S_PERR_RX12_PCS100G 12
#define V_PERR_RX12_PCS100G(x) ((x) << S_PERR_RX12_PCS100G)
#define F_PERR_RX12_PCS100G V_PERR_RX12_PCS100G(1U)
#define S_PERR_RX11_PCS100G 11
#define V_PERR_RX11_PCS100G(x) ((x) << S_PERR_RX11_PCS100G)
#define F_PERR_RX11_PCS100G V_PERR_RX11_PCS100G(1U)
#define S_PERR_RX10_PCS100G 10
#define V_PERR_RX10_PCS100G(x) ((x) << S_PERR_RX10_PCS100G)
#define F_PERR_RX10_PCS100G V_PERR_RX10_PCS100G(1U)
#define S_PERR_RX9_PCS100G 9
#define V_PERR_RX9_PCS100G(x) ((x) << S_PERR_RX9_PCS100G)
#define F_PERR_RX9_PCS100G V_PERR_RX9_PCS100G(1U)
#define S_PERR_RX8_PCS100G 8
#define V_PERR_RX8_PCS100G(x) ((x) << S_PERR_RX8_PCS100G)
#define F_PERR_RX8_PCS100G V_PERR_RX8_PCS100G(1U)
#define S_PERR_RX7_PCS100G 7
#define V_PERR_RX7_PCS100G(x) ((x) << S_PERR_RX7_PCS100G)
#define F_PERR_RX7_PCS100G V_PERR_RX7_PCS100G(1U)
#define S_PERR_RX6_PCS100G 6
#define V_PERR_RX6_PCS100G(x) ((x) << S_PERR_RX6_PCS100G)
#define F_PERR_RX6_PCS100G V_PERR_RX6_PCS100G(1U)
#define S_PERR_RX5_PCS100G 5
#define V_PERR_RX5_PCS100G(x) ((x) << S_PERR_RX5_PCS100G)
#define F_PERR_RX5_PCS100G V_PERR_RX5_PCS100G(1U)
#define S_PERR_RX4_PCS100G 4
#define V_PERR_RX4_PCS100G(x) ((x) << S_PERR_RX4_PCS100G)
#define F_PERR_RX4_PCS100G V_PERR_RX4_PCS100G(1U)
#define S_PERR_RX3_PCS100G 3
#define V_PERR_RX3_PCS100G(x) ((x) << S_PERR_RX3_PCS100G)
#define F_PERR_RX3_PCS100G V_PERR_RX3_PCS100G(1U)
#define S_PERR_RX2_PCS100G 2
#define V_PERR_RX2_PCS100G(x) ((x) << S_PERR_RX2_PCS100G)
#define F_PERR_RX2_PCS100G V_PERR_RX2_PCS100G(1U)
#define S_PERR_RX1_PCS100G 1
#define V_PERR_RX1_PCS100G(x) ((x) << S_PERR_RX1_PCS100G)
#define F_PERR_RX1_PCS100G V_PERR_RX1_PCS100G(1U)
#define S_PERR_RX0_PCS100G 0
#define V_PERR_RX0_PCS100G(x) ((x) << S_PERR_RX0_PCS100G)
#define F_PERR_RX0_PCS100G V_PERR_RX0_PCS100G(1U)
#define A_MAC_PORT_PERR_INT_CAUSE_100G 0x888
#define A_MAC_PORT_PERR_ENABLE_100G 0x88c
#define A_MAC_PORT_MAC_STAT_DEBUG 0x890
#define A_MAC_PORT_MAC_25G_50G_AM0 0x894
#define A_MAC_PORT_MAC_25G_50G_AM1 0x898
#define A_MAC_PORT_MAC_25G_50G_AM2 0x89c
#define A_MAC_PORT_MAC_25G_50G_AM3 0x8a0
#define A_MAC_PORT_MAC_AN_STATE_STATUS 0x8a4
#define A_MAC_PORT_EPIO_DATA0 0x8c0
#define A_MAC_PORT_EPIO_DATA1 0x8c4
#define A_MAC_PORT_EPIO_DATA2 0x8c8
#define A_MAC_PORT_EPIO_DATA3 0x8cc
#define A_MAC_PORT_EPIO_OP 0x8d0
#define A_MAC_PORT_WOL_STATUS 0x8d4
#define A_MAC_PORT_INT_EN 0x8d8
#define S_TX_TS_AVAIL 29
#define V_TX_TS_AVAIL(x) ((x) << S_TX_TS_AVAIL)
#define F_TX_TS_AVAIL V_TX_TS_AVAIL(1U)
#define S_AN_PAGE_RCVD 2
#define V_AN_PAGE_RCVD(x) ((x) << S_AN_PAGE_RCVD)
#define F_AN_PAGE_RCVD V_AN_PAGE_RCVD(1U)
#define S_PPS 30
#define V_PPS(x) ((x) << S_PPS)
#define F_PPS V_PPS(1U)
#define S_SINGLE_ALARM 28
#define V_SINGLE_ALARM(x) ((x) << S_SINGLE_ALARM)
#define F_SINGLE_ALARM V_SINGLE_ALARM(1U)
#define S_PERIODIC_ALARM 27
#define V_PERIODIC_ALARM(x) ((x) << S_PERIODIC_ALARM)
#define F_PERIODIC_ALARM V_PERIODIC_ALARM(1U)
#define A_MAC_PORT_INT_CAUSE 0x8dc
#define A_MAC_PORT_PERR_INT_EN 0x8e0
#define S_PERR_PKT_RAM 24
#define V_PERR_PKT_RAM(x) ((x) << S_PERR_PKT_RAM)
#define F_PERR_PKT_RAM V_PERR_PKT_RAM(1U)
#define S_PERR_MASK_RAM 23
#define V_PERR_MASK_RAM(x) ((x) << S_PERR_MASK_RAM)
#define F_PERR_MASK_RAM V_PERR_MASK_RAM(1U)
#define S_PERR_CRC_RAM 22
#define V_PERR_CRC_RAM(x) ((x) << S_PERR_CRC_RAM)
#define F_PERR_CRC_RAM V_PERR_CRC_RAM(1U)
#define S_RX_DFF_SEG0 21
#define V_RX_DFF_SEG0(x) ((x) << S_RX_DFF_SEG0)
#define F_RX_DFF_SEG0 V_RX_DFF_SEG0(1U)
#define S_RX_SFF_SEG0 20
#define V_RX_SFF_SEG0(x) ((x) << S_RX_SFF_SEG0)
#define F_RX_SFF_SEG0 V_RX_SFF_SEG0(1U)
#define S_RX_DFF_MAC10 19
#define V_RX_DFF_MAC10(x) ((x) << S_RX_DFF_MAC10)
#define F_RX_DFF_MAC10 V_RX_DFF_MAC10(1U)
#define S_RX_SFF_MAC10 18
#define V_RX_SFF_MAC10(x) ((x) << S_RX_SFF_MAC10)
#define F_RX_SFF_MAC10 V_RX_SFF_MAC10(1U)
#define S_TX_DFF_SEG0 17
#define V_TX_DFF_SEG0(x) ((x) << S_TX_DFF_SEG0)
#define F_TX_DFF_SEG0 V_TX_DFF_SEG0(1U)
#define S_TX_SFF_SEG0 16
#define V_TX_SFF_SEG0(x) ((x) << S_TX_SFF_SEG0)
#define F_TX_SFF_SEG0 V_TX_SFF_SEG0(1U)
#define S_TX_DFF_MAC10 15
#define V_TX_DFF_MAC10(x) ((x) << S_TX_DFF_MAC10)
#define F_TX_DFF_MAC10 V_TX_DFF_MAC10(1U)
#define S_TX_SFF_MAC10 14
#define V_TX_SFF_MAC10(x) ((x) << S_TX_SFF_MAC10)
#define F_TX_SFF_MAC10 V_TX_SFF_MAC10(1U)
#define S_RX_STATS 13
#define V_RX_STATS(x) ((x) << S_RX_STATS)
#define F_RX_STATS V_RX_STATS(1U)
#define S_TX_STATS 12
#define V_TX_STATS(x) ((x) << S_TX_STATS)
#define F_TX_STATS V_TX_STATS(1U)
#define S_PERR3_RX_MIX 11
#define V_PERR3_RX_MIX(x) ((x) << S_PERR3_RX_MIX)
#define F_PERR3_RX_MIX V_PERR3_RX_MIX(1U)
#define S_PERR3_RX_SD 10
#define V_PERR3_RX_SD(x) ((x) << S_PERR3_RX_SD)
#define F_PERR3_RX_SD V_PERR3_RX_SD(1U)
#define S_PERR3_TX 9
#define V_PERR3_TX(x) ((x) << S_PERR3_TX)
#define F_PERR3_TX V_PERR3_TX(1U)
#define S_PERR2_RX_MIX 8
#define V_PERR2_RX_MIX(x) ((x) << S_PERR2_RX_MIX)
#define F_PERR2_RX_MIX V_PERR2_RX_MIX(1U)
#define S_PERR2_RX_SD 7
#define V_PERR2_RX_SD(x) ((x) << S_PERR2_RX_SD)
#define F_PERR2_RX_SD V_PERR2_RX_SD(1U)
#define S_PERR2_TX 6
#define V_PERR2_TX(x) ((x) << S_PERR2_TX)
#define F_PERR2_TX V_PERR2_TX(1U)
#define S_PERR1_RX_MIX 5
#define V_PERR1_RX_MIX(x) ((x) << S_PERR1_RX_MIX)
#define F_PERR1_RX_MIX V_PERR1_RX_MIX(1U)
#define S_PERR1_RX_SD 4
#define V_PERR1_RX_SD(x) ((x) << S_PERR1_RX_SD)
#define F_PERR1_RX_SD V_PERR1_RX_SD(1U)
#define S_PERR1_TX 3
#define V_PERR1_TX(x) ((x) << S_PERR1_TX)
#define F_PERR1_TX V_PERR1_TX(1U)
#define S_PERR0_RX_MIX 2
#define V_PERR0_RX_MIX(x) ((x) << S_PERR0_RX_MIX)
#define F_PERR0_RX_MIX V_PERR0_RX_MIX(1U)
#define S_PERR0_RX_SD 1
#define V_PERR0_RX_SD(x) ((x) << S_PERR0_RX_SD)
#define F_PERR0_RX_SD V_PERR0_RX_SD(1U)
#define S_PERR0_TX 0
#define V_PERR0_TX(x) ((x) << S_PERR0_TX)
#define F_PERR0_TX V_PERR0_TX(1U)
#define S_T6_PERR_PKT_RAM 31
#define V_T6_PERR_PKT_RAM(x) ((x) << S_T6_PERR_PKT_RAM)
#define F_T6_PERR_PKT_RAM V_T6_PERR_PKT_RAM(1U)
#define S_T6_PERR_MASK_RAM 30
#define V_T6_PERR_MASK_RAM(x) ((x) << S_T6_PERR_MASK_RAM)
#define F_T6_PERR_MASK_RAM V_T6_PERR_MASK_RAM(1U)
#define S_T6_PERR_CRC_RAM 29
#define V_T6_PERR_CRC_RAM(x) ((x) << S_T6_PERR_CRC_RAM)
#define F_T6_PERR_CRC_RAM V_T6_PERR_CRC_RAM(1U)
#define S_RX_MAC40G 28
#define V_RX_MAC40G(x) ((x) << S_RX_MAC40G)
#define F_RX_MAC40G V_RX_MAC40G(1U)
#define S_TX_MAC40G 27
#define V_TX_MAC40G(x) ((x) << S_TX_MAC40G)
#define F_TX_MAC40G V_TX_MAC40G(1U)
#define S_RX_ST_MAC40G 26
#define V_RX_ST_MAC40G(x) ((x) << S_RX_ST_MAC40G)
#define F_RX_ST_MAC40G V_RX_ST_MAC40G(1U)
#define S_TX_ST_MAC40G 25
#define V_TX_ST_MAC40G(x) ((x) << S_TX_ST_MAC40G)
#define F_TX_ST_MAC40G V_TX_ST_MAC40G(1U)
#define S_TX_MAC1G10G 24
#define V_TX_MAC1G10G(x) ((x) << S_TX_MAC1G10G)
#define F_TX_MAC1G10G V_TX_MAC1G10G(1U)
#define S_RX_MAC1G10G 23
#define V_RX_MAC1G10G(x) ((x) << S_RX_MAC1G10G)
#define F_RX_MAC1G10G V_RX_MAC1G10G(1U)
#define S_RX_STATUS_MAC1G10G 22
#define V_RX_STATUS_MAC1G10G(x) ((x) << S_RX_STATUS_MAC1G10G)
#define F_RX_STATUS_MAC1G10G V_RX_STATUS_MAC1G10G(1U)
#define S_RX_ST_MAC1G10G 21
#define V_RX_ST_MAC1G10G(x) ((x) << S_RX_ST_MAC1G10G)
#define F_RX_ST_MAC1G10G V_RX_ST_MAC1G10G(1U)
#define S_TX_ST_MAC1G10G 20
#define V_TX_ST_MAC1G10G(x) ((x) << S_TX_ST_MAC1G10G)
#define F_TX_ST_MAC1G10G V_TX_ST_MAC1G10G(1U)
#define S_PERR_TX0_PCS40G 19
#define V_PERR_TX0_PCS40G(x) ((x) << S_PERR_TX0_PCS40G)
#define F_PERR_TX0_PCS40G V_PERR_TX0_PCS40G(1U)
#define S_PERR_TX1_PCS40G 18
#define V_PERR_TX1_PCS40G(x) ((x) << S_PERR_TX1_PCS40G)
#define F_PERR_TX1_PCS40G V_PERR_TX1_PCS40G(1U)
#define S_PERR_TX2_PCS40G 17
#define V_PERR_TX2_PCS40G(x) ((x) << S_PERR_TX2_PCS40G)
#define F_PERR_TX2_PCS40G V_PERR_TX2_PCS40G(1U)
#define S_PERR_TX3_PCS40G 16
#define V_PERR_TX3_PCS40G(x) ((x) << S_PERR_TX3_PCS40G)
#define F_PERR_TX3_PCS40G V_PERR_TX3_PCS40G(1U)
#define S_PERR_TX0_FEC40G 15
#define V_PERR_TX0_FEC40G(x) ((x) << S_PERR_TX0_FEC40G)
#define F_PERR_TX0_FEC40G V_PERR_TX0_FEC40G(1U)
#define S_PERR_TX1_FEC40G 14
#define V_PERR_TX1_FEC40G(x) ((x) << S_PERR_TX1_FEC40G)
#define F_PERR_TX1_FEC40G V_PERR_TX1_FEC40G(1U)
#define S_PERR_TX2_FEC40G 13
#define V_PERR_TX2_FEC40G(x) ((x) << S_PERR_TX2_FEC40G)
#define F_PERR_TX2_FEC40G V_PERR_TX2_FEC40G(1U)
#define S_PERR_TX3_FEC40G 12
#define V_PERR_TX3_FEC40G(x) ((x) << S_PERR_TX3_FEC40G)
#define F_PERR_TX3_FEC40G V_PERR_TX3_FEC40G(1U)
#define S_PERR_RX0_PCS40G 11
#define V_PERR_RX0_PCS40G(x) ((x) << S_PERR_RX0_PCS40G)
#define F_PERR_RX0_PCS40G V_PERR_RX0_PCS40G(1U)
#define S_PERR_RX1_PCS40G 10
#define V_PERR_RX1_PCS40G(x) ((x) << S_PERR_RX1_PCS40G)
#define F_PERR_RX1_PCS40G V_PERR_RX1_PCS40G(1U)
#define S_PERR_RX2_PCS40G 9
#define V_PERR_RX2_PCS40G(x) ((x) << S_PERR_RX2_PCS40G)
#define F_PERR_RX2_PCS40G V_PERR_RX2_PCS40G(1U)
#define S_PERR_RX3_PCS40G 8
#define V_PERR_RX3_PCS40G(x) ((x) << S_PERR_RX3_PCS40G)
#define F_PERR_RX3_PCS40G V_PERR_RX3_PCS40G(1U)
#define S_PERR_RX0_FEC40G 7
#define V_PERR_RX0_FEC40G(x) ((x) << S_PERR_RX0_FEC40G)
#define F_PERR_RX0_FEC40G V_PERR_RX0_FEC40G(1U)
#define S_PERR_RX1_FEC40G 6
#define V_PERR_RX1_FEC40G(x) ((x) << S_PERR_RX1_FEC40G)
#define F_PERR_RX1_FEC40G V_PERR_RX1_FEC40G(1U)
#define S_PERR_RX2_FEC40G 5
#define V_PERR_RX2_FEC40G(x) ((x) << S_PERR_RX2_FEC40G)
#define F_PERR_RX2_FEC40G V_PERR_RX2_FEC40G(1U)
#define S_PERR_RX3_FEC40G 4
#define V_PERR_RX3_FEC40G(x) ((x) << S_PERR_RX3_FEC40G)
#define F_PERR_RX3_FEC40G V_PERR_RX3_FEC40G(1U)
#define S_PERR_RX_PCS10G_LPBK 3
#define V_PERR_RX_PCS10G_LPBK(x) ((x) << S_PERR_RX_PCS10G_LPBK)
#define F_PERR_RX_PCS10G_LPBK V_PERR_RX_PCS10G_LPBK(1U)
#define S_PERR_RX_PCS10G 2
#define V_PERR_RX_PCS10G(x) ((x) << S_PERR_RX_PCS10G)
#define F_PERR_RX_PCS10G V_PERR_RX_PCS10G(1U)
#define S_PERR_RX_PCS1G 1
#define V_PERR_RX_PCS1G(x) ((x) << S_PERR_RX_PCS1G)
#define F_PERR_RX_PCS1G V_PERR_RX_PCS1G(1U)
#define S_PERR_TX_PCS1G 0
#define V_PERR_TX_PCS1G(x) ((x) << S_PERR_TX_PCS1G)
#define F_PERR_TX_PCS1G V_PERR_TX_PCS1G(1U)
#define A_MAC_PORT_PERR_INT_CAUSE 0x8e4
#define S_T6_PERR_PKT_RAM 31
#define V_T6_PERR_PKT_RAM(x) ((x) << S_T6_PERR_PKT_RAM)
#define F_T6_PERR_PKT_RAM V_T6_PERR_PKT_RAM(1U)
#define S_T6_PERR_MASK_RAM 30
#define V_T6_PERR_MASK_RAM(x) ((x) << S_T6_PERR_MASK_RAM)
#define F_T6_PERR_MASK_RAM V_T6_PERR_MASK_RAM(1U)
#define S_T6_PERR_CRC_RAM 29
#define V_T6_PERR_CRC_RAM(x) ((x) << S_T6_PERR_CRC_RAM)
#define F_T6_PERR_CRC_RAM V_T6_PERR_CRC_RAM(1U)
#define A_MAC_PORT_PERR_ENABLE 0x8e8
#define S_T6_PERR_PKT_RAM 31
#define V_T6_PERR_PKT_RAM(x) ((x) << S_T6_PERR_PKT_RAM)
#define F_T6_PERR_PKT_RAM V_T6_PERR_PKT_RAM(1U)
#define S_T6_PERR_MASK_RAM 30
#define V_T6_PERR_MASK_RAM(x) ((x) << S_T6_PERR_MASK_RAM)
#define F_T6_PERR_MASK_RAM V_T6_PERR_MASK_RAM(1U)
#define S_T6_PERR_CRC_RAM 29
#define V_T6_PERR_CRC_RAM(x) ((x) << S_T6_PERR_CRC_RAM)
#define F_T6_PERR_CRC_RAM V_T6_PERR_CRC_RAM(1U)
#define A_MAC_PORT_PERR_INJECT 0x8ec
#define S_MEMSEL_PERR 1
#define M_MEMSEL_PERR 0x3fU
#define V_MEMSEL_PERR(x) ((x) << S_MEMSEL_PERR)
#define G_MEMSEL_PERR(x) (((x) >> S_MEMSEL_PERR) & M_MEMSEL_PERR)
#define A_MAC_PORT_HSS_CFG0 0x8f0
#define S_HSSREFCLKVALIDA 20
#define V_HSSREFCLKVALIDA(x) ((x) << S_HSSREFCLKVALIDA)
#define F_HSSREFCLKVALIDA V_HSSREFCLKVALIDA(1U)
#define S_HSSREFCLKVALIDB 19
#define V_HSSREFCLKVALIDB(x) ((x) << S_HSSREFCLKVALIDB)
#define F_HSSREFCLKVALIDB V_HSSREFCLKVALIDB(1U)
#define S_HSSRESYNCA 18
#define V_HSSRESYNCA(x) ((x) << S_HSSRESYNCA)
#define F_HSSRESYNCA V_HSSRESYNCA(1U)
#define S_HSSRESYNCB 16
#define V_HSSRESYNCB(x) ((x) << S_HSSRESYNCB)
#define F_HSSRESYNCB V_HSSRESYNCB(1U)
#define S_HSSRECCALA 15
#define V_HSSRECCALA(x) ((x) << S_HSSRECCALA)
#define F_HSSRECCALA V_HSSRECCALA(1U)
#define S_HSSRECCALB 13
#define V_HSSRECCALB(x) ((x) << S_HSSRECCALB)
#define F_HSSRECCALB V_HSSRECCALB(1U)
#define S_HSSPLLBYPA 12
#define V_HSSPLLBYPA(x) ((x) << S_HSSPLLBYPA)
#define F_HSSPLLBYPA V_HSSPLLBYPA(1U)
#define S_HSSPLLBYPB 11
#define V_HSSPLLBYPB(x) ((x) << S_HSSPLLBYPB)
#define F_HSSPLLBYPB V_HSSPLLBYPB(1U)
#define S_HSSPDWNPLLA 10
#define V_HSSPDWNPLLA(x) ((x) << S_HSSPDWNPLLA)
#define F_HSSPDWNPLLA V_HSSPDWNPLLA(1U)
#define S_HSSPDWNPLLB 9
#define V_HSSPDWNPLLB(x) ((x) << S_HSSPDWNPLLB)
#define F_HSSPDWNPLLB V_HSSPDWNPLLB(1U)
#define S_HSSVCOSELA 8
#define V_HSSVCOSELA(x) ((x) << S_HSSVCOSELA)
#define F_HSSVCOSELA V_HSSVCOSELA(1U)
#define S_HSSVCOSELB 7
#define V_HSSVCOSELB(x) ((x) << S_HSSVCOSELB)
#define F_HSSVCOSELB V_HSSVCOSELB(1U)
#define S_HSSCALCOMP 6
#define V_HSSCALCOMP(x) ((x) << S_HSSCALCOMP)
#define F_HSSCALCOMP V_HSSCALCOMP(1U)
#define S_HSSCALENAB 5
#define V_HSSCALENAB(x) ((x) << S_HSSCALENAB)
#define F_HSSCALENAB V_HSSCALENAB(1U)
#define A_MAC_PORT_HSS_CFG1 0x8f4
#define S_RXACONFIGSEL 30
#define M_RXACONFIGSEL 0x3U
#define V_RXACONFIGSEL(x) ((x) << S_RXACONFIGSEL)
#define G_RXACONFIGSEL(x) (((x) >> S_RXACONFIGSEL) & M_RXACONFIGSEL)
#define S_RXAQUIET 29
#define V_RXAQUIET(x) ((x) << S_RXAQUIET)
#define F_RXAQUIET V_RXAQUIET(1U)
#define S_RXAREFRESH 28
#define V_RXAREFRESH(x) ((x) << S_RXAREFRESH)
#define F_RXAREFRESH V_RXAREFRESH(1U)
#define S_RXBCONFIGSEL 26
#define M_RXBCONFIGSEL 0x3U
#define V_RXBCONFIGSEL(x) ((x) << S_RXBCONFIGSEL)
#define G_RXBCONFIGSEL(x) (((x) >> S_RXBCONFIGSEL) & M_RXBCONFIGSEL)
#define S_RXBQUIET 25
#define V_RXBQUIET(x) ((x) << S_RXBQUIET)
#define F_RXBQUIET V_RXBQUIET(1U)
#define S_RXBREFRESH 24
#define V_RXBREFRESH(x) ((x) << S_RXBREFRESH)
#define F_RXBREFRESH V_RXBREFRESH(1U)
#define S_RXCCONFIGSEL 22
#define M_RXCCONFIGSEL 0x3U
#define V_RXCCONFIGSEL(x) ((x) << S_RXCCONFIGSEL)
#define G_RXCCONFIGSEL(x) (((x) >> S_RXCCONFIGSEL) & M_RXCCONFIGSEL)
#define S_RXCQUIET 21
#define V_RXCQUIET(x) ((x) << S_RXCQUIET)
#define F_RXCQUIET V_RXCQUIET(1U)
#define S_RXCREFRESH 20
#define V_RXCREFRESH(x) ((x) << S_RXCREFRESH)
#define F_RXCREFRESH V_RXCREFRESH(1U)
#define S_RXDCONFIGSEL 18
#define M_RXDCONFIGSEL 0x3U
#define V_RXDCONFIGSEL(x) ((x) << S_RXDCONFIGSEL)
#define G_RXDCONFIGSEL(x) (((x) >> S_RXDCONFIGSEL) & M_RXDCONFIGSEL)
#define S_RXDQUIET 17
#define V_RXDQUIET(x) ((x) << S_RXDQUIET)
#define F_RXDQUIET V_RXDQUIET(1U)
#define S_RXDREFRESH 16
#define V_RXDREFRESH(x) ((x) << S_RXDREFRESH)
#define F_RXDREFRESH V_RXDREFRESH(1U)
#define S_TXACONFIGSEL 14
#define M_TXACONFIGSEL 0x3U
#define V_TXACONFIGSEL(x) ((x) << S_TXACONFIGSEL)
#define G_TXACONFIGSEL(x) (((x) >> S_TXACONFIGSEL) & M_TXACONFIGSEL)
#define S_TXAQUIET 13
#define V_TXAQUIET(x) ((x) << S_TXAQUIET)
#define F_TXAQUIET V_TXAQUIET(1U)
#define S_TXAREFRESH 12
#define V_TXAREFRESH(x) ((x) << S_TXAREFRESH)
#define F_TXAREFRESH V_TXAREFRESH(1U)
#define S_TXBCONFIGSEL 10
#define M_TXBCONFIGSEL 0x3U
#define V_TXBCONFIGSEL(x) ((x) << S_TXBCONFIGSEL)
#define G_TXBCONFIGSEL(x) (((x) >> S_TXBCONFIGSEL) & M_TXBCONFIGSEL)
#define S_TXBQUIET 9
#define V_TXBQUIET(x) ((x) << S_TXBQUIET)
#define F_TXBQUIET V_TXBQUIET(1U)
#define S_TXBREFRESH 8
#define V_TXBREFRESH(x) ((x) << S_TXBREFRESH)
#define F_TXBREFRESH V_TXBREFRESH(1U)
#define S_TXCCONFIGSEL 6
#define M_TXCCONFIGSEL 0x3U
#define V_TXCCONFIGSEL(x) ((x) << S_TXCCONFIGSEL)
#define G_TXCCONFIGSEL(x) (((x) >> S_TXCCONFIGSEL) & M_TXCCONFIGSEL)
#define S_TXCQUIET 5
#define V_TXCQUIET(x) ((x) << S_TXCQUIET)
#define F_TXCQUIET V_TXCQUIET(1U)
#define S_TXCREFRESH 4
#define V_TXCREFRESH(x) ((x) << S_TXCREFRESH)
#define F_TXCREFRESH V_TXCREFRESH(1U)
#define S_TXDCONFIGSEL 2
#define M_TXDCONFIGSEL 0x3U
#define V_TXDCONFIGSEL(x) ((x) << S_TXDCONFIGSEL)
#define G_TXDCONFIGSEL(x) (((x) >> S_TXDCONFIGSEL) & M_TXDCONFIGSEL)
#define S_TXDQUIET 1
#define V_TXDQUIET(x) ((x) << S_TXDQUIET)
#define F_TXDQUIET V_TXDQUIET(1U)
#define S_TXDREFRESH 0
#define V_TXDREFRESH(x) ((x) << S_TXDREFRESH)
#define F_TXDREFRESH V_TXDREFRESH(1U)
#define A_MAC_PORT_HSS_CFG2 0x8f8
#define S_RXAASSTCLK 31
#define V_RXAASSTCLK(x) ((x) << S_RXAASSTCLK)
#define F_RXAASSTCLK V_RXAASSTCLK(1U)
#define S_T5RXAPRBSRST 30
#define V_T5RXAPRBSRST(x) ((x) << S_T5RXAPRBSRST)
#define F_T5RXAPRBSRST V_T5RXAPRBSRST(1U)
#define S_RXBASSTCLK 29
#define V_RXBASSTCLK(x) ((x) << S_RXBASSTCLK)
#define F_RXBASSTCLK V_RXBASSTCLK(1U)
#define S_T5RXBPRBSRST 28
#define V_T5RXBPRBSRST(x) ((x) << S_T5RXBPRBSRST)
#define F_T5RXBPRBSRST V_T5RXBPRBSRST(1U)
#define S_RXCASSTCLK 27
#define V_RXCASSTCLK(x) ((x) << S_RXCASSTCLK)
#define F_RXCASSTCLK V_RXCASSTCLK(1U)
#define S_T5RXCPRBSRST 26
#define V_T5RXCPRBSRST(x) ((x) << S_T5RXCPRBSRST)
#define F_T5RXCPRBSRST V_T5RXCPRBSRST(1U)
#define S_RXDASSTCLK 25
#define V_RXDASSTCLK(x) ((x) << S_RXDASSTCLK)
#define F_RXDASSTCLK V_RXDASSTCLK(1U)
#define S_T5RXDPRBSRST 24
#define V_T5RXDPRBSRST(x) ((x) << S_T5RXDPRBSRST)
#define F_T5RXDPRBSRST V_T5RXDPRBSRST(1U)
#define A_MAC_PORT_HSS_CFG3 0x8fc
#define S_HSSCALSSTN 25
#define M_HSSCALSSTN 0x7U
#define V_HSSCALSSTN(x) ((x) << S_HSSCALSSTN)
#define G_HSSCALSSTN(x) (((x) >> S_HSSCALSSTN) & M_HSSCALSSTN)
#define S_HSSCALSSTP 22
#define M_HSSCALSSTP 0x7U
#define V_HSSCALSSTP(x) ((x) << S_HSSCALSSTP)
#define G_HSSCALSSTP(x) (((x) >> S_HSSCALSSTP) & M_HSSCALSSTP)
#define S_HSSVBOOSTDIVB 19
#define M_HSSVBOOSTDIVB 0x7U
#define V_HSSVBOOSTDIVB(x) ((x) << S_HSSVBOOSTDIVB)
#define G_HSSVBOOSTDIVB(x) (((x) >> S_HSSVBOOSTDIVB) & M_HSSVBOOSTDIVB)
#define S_HSSVBOOSTDIVA 16
#define M_HSSVBOOSTDIVA 0x7U
#define V_HSSVBOOSTDIVA(x) ((x) << S_HSSVBOOSTDIVA)
#define G_HSSVBOOSTDIVA(x) (((x) >> S_HSSVBOOSTDIVA) & M_HSSVBOOSTDIVA)
#define S_HSSPLLCONFIGB 8
#define M_HSSPLLCONFIGB 0xffU
#define V_HSSPLLCONFIGB(x) ((x) << S_HSSPLLCONFIGB)
#define G_HSSPLLCONFIGB(x) (((x) >> S_HSSPLLCONFIGB) & M_HSSPLLCONFIGB)
#define S_HSSPLLCONFIGA 0
#define M_HSSPLLCONFIGA 0xffU
#define V_HSSPLLCONFIGA(x) ((x) << S_HSSPLLCONFIGA)
#define G_HSSPLLCONFIGA(x) (((x) >> S_HSSPLLCONFIGA) & M_HSSPLLCONFIGA)
#define S_T6_HSSCALSSTN 22
#define M_T6_HSSCALSSTN 0x3fU
#define V_T6_HSSCALSSTN(x) ((x) << S_T6_HSSCALSSTN)
#define G_T6_HSSCALSSTN(x) (((x) >> S_T6_HSSCALSSTN) & M_T6_HSSCALSSTN)
#define S_T6_HSSCALSSTP 16
#define M_T6_HSSCALSSTP 0x3fU
#define V_T6_HSSCALSSTP(x) ((x) << S_T6_HSSCALSSTP)
#define G_T6_HSSCALSSTP(x) (((x) >> S_T6_HSSCALSSTP) & M_T6_HSSCALSSTP)
#define A_MAC_PORT_HSS_CFG4 0x900
#define S_HSSDIVSELA 9
#define M_HSSDIVSELA 0x1ffU
#define V_HSSDIVSELA(x) ((x) << S_HSSDIVSELA)
#define G_HSSDIVSELA(x) (((x) >> S_HSSDIVSELA) & M_HSSDIVSELA)
#define S_HSSDIVSELB 0
#define M_HSSDIVSELB 0x1ffU
#define V_HSSDIVSELB(x) ((x) << S_HSSDIVSELB)
#define G_HSSDIVSELB(x) (((x) >> S_HSSDIVSELB) & M_HSSDIVSELB)
#define S_HSSREFDIVA 24
#define M_HSSREFDIVA 0xfU
#define V_HSSREFDIVA(x) ((x) << S_HSSREFDIVA)
#define G_HSSREFDIVA(x) (((x) >> S_HSSREFDIVA) & M_HSSREFDIVA)
#define S_HSSREFDIVB 20
#define M_HSSREFDIVB 0xfU
#define V_HSSREFDIVB(x) ((x) << S_HSSREFDIVB)
#define G_HSSREFDIVB(x) (((x) >> S_HSSREFDIVB) & M_HSSREFDIVB)
#define S_HSSPLLDIV2B 19
#define V_HSSPLLDIV2B(x) ((x) << S_HSSPLLDIV2B)
#define F_HSSPLLDIV2B V_HSSPLLDIV2B(1U)
#define S_HSSPLLDIV2A 18
#define V_HSSPLLDIV2A(x) ((x) << S_HSSPLLDIV2A)
#define F_HSSPLLDIV2A V_HSSPLLDIV2A(1U)
#define A_MAC_PORT_HSS_STATUS 0x904
#define S_HSSPLLLOCKB 3
#define V_HSSPLLLOCKB(x) ((x) << S_HSSPLLLOCKB)
#define F_HSSPLLLOCKB V_HSSPLLLOCKB(1U)
#define S_HSSPLLLOCKA 2
#define V_HSSPLLLOCKA(x) ((x) << S_HSSPLLLOCKA)
#define F_HSSPLLLOCKA V_HSSPLLLOCKA(1U)
#define S_HSSPRTREADYB 1
#define V_HSSPRTREADYB(x) ((x) << S_HSSPRTREADYB)
#define F_HSSPRTREADYB V_HSSPRTREADYB(1U)
#define S_HSSPRTREADYA 0
#define V_HSSPRTREADYA(x) ((x) << S_HSSPRTREADYA)
#define F_HSSPRTREADYA V_HSSPRTREADYA(1U)
#define S_RXDERROFLOW 19
#define V_RXDERROFLOW(x) ((x) << S_RXDERROFLOW)
#define F_RXDERROFLOW V_RXDERROFLOW(1U)
#define S_RXCERROFLOW 18
#define V_RXCERROFLOW(x) ((x) << S_RXCERROFLOW)
#define F_RXCERROFLOW V_RXCERROFLOW(1U)
#define S_RXBERROFLOW 17
#define V_RXBERROFLOW(x) ((x) << S_RXBERROFLOW)
#define F_RXBERROFLOW V_RXBERROFLOW(1U)
#define S_RXAERROFLOW 16
#define V_RXAERROFLOW(x) ((x) << S_RXAERROFLOW)
#define F_RXAERROFLOW V_RXAERROFLOW(1U)
#define A_MAC_PORT_HSS_EEE_STATUS 0x908
#define S_RXAQUIET_STATUS 15
#define V_RXAQUIET_STATUS(x) ((x) << S_RXAQUIET_STATUS)
#define F_RXAQUIET_STATUS V_RXAQUIET_STATUS(1U)
#define S_RXAREFRESH_STATUS 14
#define V_RXAREFRESH_STATUS(x) ((x) << S_RXAREFRESH_STATUS)
#define F_RXAREFRESH_STATUS V_RXAREFRESH_STATUS(1U)
#define S_RXBQUIET_STATUS 13
#define V_RXBQUIET_STATUS(x) ((x) << S_RXBQUIET_STATUS)
#define F_RXBQUIET_STATUS V_RXBQUIET_STATUS(1U)
#define S_RXBREFRESH_STATUS 12
#define V_RXBREFRESH_STATUS(x) ((x) << S_RXBREFRESH_STATUS)
#define F_RXBREFRESH_STATUS V_RXBREFRESH_STATUS(1U)
#define S_RXCQUIET_STATUS 11
#define V_RXCQUIET_STATUS(x) ((x) << S_RXCQUIET_STATUS)
#define F_RXCQUIET_STATUS V_RXCQUIET_STATUS(1U)
#define S_RXCREFRESH_STATUS 10
#define V_RXCREFRESH_STATUS(x) ((x) << S_RXCREFRESH_STATUS)
#define F_RXCREFRESH_STATUS V_RXCREFRESH_STATUS(1U)
#define S_RXDQUIET_STATUS 9
#define V_RXDQUIET_STATUS(x) ((x) << S_RXDQUIET_STATUS)
#define F_RXDQUIET_STATUS V_RXDQUIET_STATUS(1U)
#define S_RXDREFRESH_STATUS 8
#define V_RXDREFRESH_STATUS(x) ((x) << S_RXDREFRESH_STATUS)
#define F_RXDREFRESH_STATUS V_RXDREFRESH_STATUS(1U)
#define S_TXAQUIET_STATUS 7
#define V_TXAQUIET_STATUS(x) ((x) << S_TXAQUIET_STATUS)
#define F_TXAQUIET_STATUS V_TXAQUIET_STATUS(1U)
#define S_TXAREFRESH_STATUS 6
#define V_TXAREFRESH_STATUS(x) ((x) << S_TXAREFRESH_STATUS)
#define F_TXAREFRESH_STATUS V_TXAREFRESH_STATUS(1U)
#define S_TXBQUIET_STATUS 5
#define V_TXBQUIET_STATUS(x) ((x) << S_TXBQUIET_STATUS)
#define F_TXBQUIET_STATUS V_TXBQUIET_STATUS(1U)
#define S_TXBREFRESH_STATUS 4
#define V_TXBREFRESH_STATUS(x) ((x) << S_TXBREFRESH_STATUS)
#define F_TXBREFRESH_STATUS V_TXBREFRESH_STATUS(1U)
#define S_TXCQUIET_STATUS 3
#define V_TXCQUIET_STATUS(x) ((x) << S_TXCQUIET_STATUS)
#define F_TXCQUIET_STATUS V_TXCQUIET_STATUS(1U)
#define S_TXCREFRESH_STATUS 2
#define V_TXCREFRESH_STATUS(x) ((x) << S_TXCREFRESH_STATUS)
#define F_TXCREFRESH_STATUS V_TXCREFRESH_STATUS(1U)
#define S_TXDQUIET_STATUS 1
#define V_TXDQUIET_STATUS(x) ((x) << S_TXDQUIET_STATUS)
#define F_TXDQUIET_STATUS V_TXDQUIET_STATUS(1U)
#define S_TXDREFRESH_STATUS 0
#define V_TXDREFRESH_STATUS(x) ((x) << S_TXDREFRESH_STATUS)
#define F_TXDREFRESH_STATUS V_TXDREFRESH_STATUS(1U)
#define A_MAC_PORT_HSS_SIGDET_STATUS 0x90c
#define A_MAC_PORT_HSS_PL_CTL 0x910
#define S_TOV 16
#define M_TOV 0xffU
#define V_TOV(x) ((x) << S_TOV)
#define G_TOV(x) (((x) >> S_TOV) & M_TOV)
#define S_TSU 8
#define M_TSU 0xffU
#define V_TSU(x) ((x) << S_TSU)
#define G_TSU(x) (((x) >> S_TSU) & M_TSU)
#define S_IPW 0
#define M_IPW 0xffU
#define V_IPW(x) ((x) << S_IPW)
#define G_IPW(x) (((x) >> S_IPW) & M_IPW)
#define A_MAC_PORT_RUNT_FRAME 0x914
#define S_RUNTCLEAR 16
#define V_RUNTCLEAR(x) ((x) << S_RUNTCLEAR)
#define F_RUNTCLEAR V_RUNTCLEAR(1U)
#define S_RUNT 0
#define M_RUNT 0xffffU
#define V_RUNT(x) ((x) << S_RUNT)
#define G_RUNT(x) (((x) >> S_RUNT) & M_RUNT)
#define A_MAC_PORT_EEE_STATUS 0x918
#define S_EEE_TX_10G_STATE 10
#define M_EEE_TX_10G_STATE 0x3U
#define V_EEE_TX_10G_STATE(x) ((x) << S_EEE_TX_10G_STATE)
#define G_EEE_TX_10G_STATE(x) (((x) >> S_EEE_TX_10G_STATE) & M_EEE_TX_10G_STATE)
#define S_EEE_RX_10G_STATE 8
#define M_EEE_RX_10G_STATE 0x3U
#define V_EEE_RX_10G_STATE(x) ((x) << S_EEE_RX_10G_STATE)
#define G_EEE_RX_10G_STATE(x) (((x) >> S_EEE_RX_10G_STATE) & M_EEE_RX_10G_STATE)
#define S_EEE_TX_1G_STATE 6
#define M_EEE_TX_1G_STATE 0x3U
#define V_EEE_TX_1G_STATE(x) ((x) << S_EEE_TX_1G_STATE)
#define G_EEE_TX_1G_STATE(x) (((x) >> S_EEE_TX_1G_STATE) & M_EEE_TX_1G_STATE)
#define S_EEE_RX_1G_STATE 4
#define M_EEE_RX_1G_STATE 0x3U
#define V_EEE_RX_1G_STATE(x) ((x) << S_EEE_RX_1G_STATE)
#define G_EEE_RX_1G_STATE(x) (((x) >> S_EEE_RX_1G_STATE) & M_EEE_RX_1G_STATE)
#define S_PMA_RX_REFRESH 3
#define V_PMA_RX_REFRESH(x) ((x) << S_PMA_RX_REFRESH)
#define F_PMA_RX_REFRESH V_PMA_RX_REFRESH(1U)
#define S_PMA_RX_QUIET 2
#define V_PMA_RX_QUIET(x) ((x) << S_PMA_RX_QUIET)
#define F_PMA_RX_QUIET V_PMA_RX_QUIET(1U)
#define S_PMA_TX_REFRESH 1
#define V_PMA_TX_REFRESH(x) ((x) << S_PMA_TX_REFRESH)
#define F_PMA_TX_REFRESH V_PMA_TX_REFRESH(1U)
#define S_PMA_TX_QUIET 0
#define V_PMA_TX_QUIET(x) ((x) << S_PMA_TX_QUIET)
#define F_PMA_TX_QUIET V_PMA_TX_QUIET(1U)
#define A_MAC_PORT_CGEN 0x91c
#define S_CGEN 8
#define V_CGEN(x) ((x) << S_CGEN)
#define F_CGEN V_CGEN(1U)
#define S_SD7_CGEN 7
#define V_SD7_CGEN(x) ((x) << S_SD7_CGEN)
#define F_SD7_CGEN V_SD7_CGEN(1U)
#define S_SD6_CGEN 6
#define V_SD6_CGEN(x) ((x) << S_SD6_CGEN)
#define F_SD6_CGEN V_SD6_CGEN(1U)
#define S_SD5_CGEN 5
#define V_SD5_CGEN(x) ((x) << S_SD5_CGEN)
#define F_SD5_CGEN V_SD5_CGEN(1U)
#define S_SD4_CGEN 4
#define V_SD4_CGEN(x) ((x) << S_SD4_CGEN)
#define F_SD4_CGEN V_SD4_CGEN(1U)
#define S_SD3_CGEN 3
#define V_SD3_CGEN(x) ((x) << S_SD3_CGEN)
#define F_SD3_CGEN V_SD3_CGEN(1U)
#define S_SD2_CGEN 2
#define V_SD2_CGEN(x) ((x) << S_SD2_CGEN)
#define F_SD2_CGEN V_SD2_CGEN(1U)
#define S_SD1_CGEN 1
#define V_SD1_CGEN(x) ((x) << S_SD1_CGEN)
#define F_SD1_CGEN V_SD1_CGEN(1U)
#define S_SD0_CGEN 0
#define V_SD0_CGEN(x) ((x) << S_SD0_CGEN)
#define F_SD0_CGEN V_SD0_CGEN(1U)
#define A_MAC_PORT_CGEN_MTIP 0x920
#define S_MACSEG5_CGEN 11
#define V_MACSEG5_CGEN(x) ((x) << S_MACSEG5_CGEN)
#define F_MACSEG5_CGEN V_MACSEG5_CGEN(1U)
#define S_PCSSEG5_CGEN 10
#define V_PCSSEG5_CGEN(x) ((x) << S_PCSSEG5_CGEN)
#define F_PCSSEG5_CGEN V_PCSSEG5_CGEN(1U)
#define S_MACSEG4_CGEN 9
#define V_MACSEG4_CGEN(x) ((x) << S_MACSEG4_CGEN)
#define F_MACSEG4_CGEN V_MACSEG4_CGEN(1U)
#define S_PCSSEG4_CGEN 8
#define V_PCSSEG4_CGEN(x) ((x) << S_PCSSEG4_CGEN)
#define F_PCSSEG4_CGEN V_PCSSEG4_CGEN(1U)
#define S_MACSEG3_CGEN 7
#define V_MACSEG3_CGEN(x) ((x) << S_MACSEG3_CGEN)
#define F_MACSEG3_CGEN V_MACSEG3_CGEN(1U)
#define S_PCSSEG3_CGEN 6
#define V_PCSSEG3_CGEN(x) ((x) << S_PCSSEG3_CGEN)
#define F_PCSSEG3_CGEN V_PCSSEG3_CGEN(1U)
#define S_MACSEG2_CGEN 5
#define V_MACSEG2_CGEN(x) ((x) << S_MACSEG2_CGEN)
#define F_MACSEG2_CGEN V_MACSEG2_CGEN(1U)
#define S_PCSSEG2_CGEN 4
#define V_PCSSEG2_CGEN(x) ((x) << S_PCSSEG2_CGEN)
#define F_PCSSEG2_CGEN V_PCSSEG2_CGEN(1U)
#define S_MACSEG1_CGEN 3
#define V_MACSEG1_CGEN(x) ((x) << S_MACSEG1_CGEN)
#define F_MACSEG1_CGEN V_MACSEG1_CGEN(1U)
#define S_PCSSEG1_CGEN 2
#define V_PCSSEG1_CGEN(x) ((x) << S_PCSSEG1_CGEN)
#define F_PCSSEG1_CGEN V_PCSSEG1_CGEN(1U)
#define S_MACSEG0_CGEN 1
#define V_MACSEG0_CGEN(x) ((x) << S_MACSEG0_CGEN)
#define F_MACSEG0_CGEN V_MACSEG0_CGEN(1U)
#define S_PCSSEG0_CGEN 0
#define V_PCSSEG0_CGEN(x) ((x) << S_PCSSEG0_CGEN)
#define F_PCSSEG0_CGEN V_PCSSEG0_CGEN(1U)
#define A_MAC_PORT_TX_TS_ID 0x924
#define S_TS_ID 0
#define M_TS_ID 0x7U
#define V_TS_ID(x) ((x) << S_TS_ID)
#define G_TS_ID(x) (((x) >> S_TS_ID) & M_TS_ID)
#define A_MAC_PORT_TX_TS_VAL_LO 0x928
#define A_MAC_PORT_TX_TS_VAL_HI 0x92c
#define A_MAC_PORT_EEE_CTL 0x930
#define S_EEE_CTRL 2
#define M_EEE_CTRL 0x3fffffffU
#define V_EEE_CTRL(x) ((x) << S_EEE_CTRL)
#define G_EEE_CTRL(x) (((x) >> S_EEE_CTRL) & M_EEE_CTRL)
#define S_TICK_START 1
#define V_TICK_START(x) ((x) << S_TICK_START)
#define F_TICK_START V_TICK_START(1U)
#define S_EEE_ENABLE 0
#define V_EEE_ENABLE(x) ((x) << S_EEE_ENABLE)
#define F_EEE_ENABLE V_EEE_ENABLE(1U)
#define A_MAC_PORT_EEE_TX_CTL 0x934
#define S_WAKE_TIMER 16
#define M_WAKE_TIMER 0xffffU
#define V_WAKE_TIMER(x) ((x) << S_WAKE_TIMER)
#define G_WAKE_TIMER(x) (((x) >> S_WAKE_TIMER) & M_WAKE_TIMER)
#define S_HSS_TIMER 5
#define M_HSS_TIMER 0xfU
#define V_HSS_TIMER(x) ((x) << S_HSS_TIMER)
#define G_HSS_TIMER(x) (((x) >> S_HSS_TIMER) & M_HSS_TIMER)
#define S_HSS_CTL 4
#define V_HSS_CTL(x) ((x) << S_HSS_CTL)
#define F_HSS_CTL V_HSS_CTL(1U)
#define S_LPI_ACTIVE 3
#define V_LPI_ACTIVE(x) ((x) << S_LPI_ACTIVE)
#define F_LPI_ACTIVE V_LPI_ACTIVE(1U)
#define S_LPI_TXHOLD 2
#define V_LPI_TXHOLD(x) ((x) << S_LPI_TXHOLD)
#define F_LPI_TXHOLD V_LPI_TXHOLD(1U)
#define S_LPI_REQ 1
#define V_LPI_REQ(x) ((x) << S_LPI_REQ)
#define F_LPI_REQ V_LPI_REQ(1U)
#define S_EEE_TX_RESET 0
#define V_EEE_TX_RESET(x) ((x) << S_EEE_TX_RESET)
#define F_EEE_TX_RESET V_EEE_TX_RESET(1U)
#define A_MAC_PORT_EEE_RX_CTL 0x938
#define S_LPI_IND 1
#define V_LPI_IND(x) ((x) << S_LPI_IND)
#define F_LPI_IND V_LPI_IND(1U)
#define S_EEE_RX_RESET 0
#define V_EEE_RX_RESET(x) ((x) << S_EEE_RX_RESET)
#define F_EEE_RX_RESET V_EEE_RX_RESET(1U)
#define A_MAC_PORT_EEE_TX_10G_SLEEP_TIMER 0x93c
#define A_MAC_PORT_EEE_TX_10G_QUIET_TIMER 0x940
#define A_MAC_PORT_EEE_TX_10G_WAKE_TIMER 0x944
#define A_MAC_PORT_EEE_TX_1G_SLEEP_TIMER 0x948
#define A_MAC_PORT_EEE_TX_1G_QUIET_TIMER 0x94c
#define A_MAC_PORT_EEE_TX_1G_REFRESH_TIMER 0x950
#define A_MAC_PORT_EEE_RX_10G_QUIET_TIMER 0x954
#define A_MAC_PORT_EEE_RX_10G_WAKE_TIMER 0x958
#define A_MAC_PORT_EEE_RX_10G_WF_TIMER 0x95c
#define A_MAC_PORT_EEE_RX_1G_QUIET_TIMER 0x960
#define A_MAC_PORT_EEE_RX_1G_WAKE_TIMER 0x964
#define A_MAC_PORT_EEE_WF_COUNT 0x968
#define S_WAKE_CNT_CLR 16
#define V_WAKE_CNT_CLR(x) ((x) << S_WAKE_CNT_CLR)
#define F_WAKE_CNT_CLR V_WAKE_CNT_CLR(1U)
#define S_WAKE_CNT 0
#define M_WAKE_CNT 0xffffU
#define V_WAKE_CNT(x) ((x) << S_WAKE_CNT)
#define G_WAKE_CNT(x) (((x) >> S_WAKE_CNT) & M_WAKE_CNT)
#define A_MAC_PORT_PTP_TIMER_RD0_LO 0x96c
#define A_MAC_PORT_PTP_TIMER_RD0_HI 0x970
#define A_MAC_PORT_PTP_TIMER_RD1_LO 0x974
#define A_MAC_PORT_PTP_TIMER_RD1_HI 0x978
#define A_MAC_PORT_PTP_TIMER_WR_LO 0x97c
#define A_MAC_PORT_PTP_TIMER_WR_HI 0x980
#define A_MAC_PORT_PTP_TIMER_OFFSET_0 0x984
#define A_MAC_PORT_PTP_TIMER_OFFSET_1 0x988
#define A_MAC_PORT_PTP_TIMER_OFFSET_2 0x98c
#define S_PTP_OFFSET 0
#define M_PTP_OFFSET 0xffU
#define V_PTP_OFFSET(x) ((x) << S_PTP_OFFSET)
#define G_PTP_OFFSET(x) (((x) >> S_PTP_OFFSET) & M_PTP_OFFSET)
#define A_MAC_PORT_PTP_SUM_LO 0x990
#define A_MAC_PORT_PTP_SUM_HI 0x994
#define A_MAC_PORT_PTP_TIMER_INCR0 0x998
#define S_Y 16
#define M_Y 0xffffU
#define V_Y(x) ((x) << S_Y)
#define G_Y(x) (((x) >> S_Y) & M_Y)
#define S_X 0
#define M_X 0xffffU
#define V_X(x) ((x) << S_X)
#define G_X(x) (((x) >> S_X) & M_X)
#define A_MAC_PORT_PTP_TIMER_INCR1 0x99c
#define S_Y_TICK 16
#define M_Y_TICK 0xffffU
#define V_Y_TICK(x) ((x) << S_Y_TICK)
#define G_Y_TICK(x) (((x) >> S_Y_TICK) & M_Y_TICK)
#define S_X_TICK 0
#define M_X_TICK 0xffffU
#define V_X_TICK(x) ((x) << S_X_TICK)
#define G_X_TICK(x) (((x) >> S_X_TICK) & M_X_TICK)
#define A_MAC_PORT_PTP_DRIFT_ADJUST_COUNT 0x9a0
#define A_MAC_PORT_PTP_OFFSET_ADJUST_FINE 0x9a4
#define S_B 16
#define M_B 0xffffU
#define V_B(x) ((x) << S_B)
#define G_B(x) (((x) >> S_B) & M_B)
#define S_A 0
#define M_A 0xffffU
#define V_A(x) ((x) << S_A)
#define G_A(x) (((x) >> S_A) & M_A)
#define A_MAC_PORT_PTP_OFFSET_ADJUST_TOTAL 0x9a8
#define A_MAC_PORT_PTP_CFG 0x9ac
#define S_FRZ 18
#define V_FRZ(x) ((x) << S_FRZ)
#define F_FRZ V_FRZ(1U)
#define S_OFFSER_ADJUST_SIGN 17
#define V_OFFSER_ADJUST_SIGN(x) ((x) << S_OFFSER_ADJUST_SIGN)
#define F_OFFSER_ADJUST_SIGN V_OFFSER_ADJUST_SIGN(1U)
#define S_ADD_OFFSET 16
#define V_ADD_OFFSET(x) ((x) << S_ADD_OFFSET)
#define F_ADD_OFFSET V_ADD_OFFSET(1U)
#define S_CYCLE1 8
#define M_CYCLE1 0xffU
#define V_CYCLE1(x) ((x) << S_CYCLE1)
#define G_CYCLE1(x) (((x) >> S_CYCLE1) & M_CYCLE1)
#define S_Q 0
#define M_Q 0xffU
#define V_Q(x) ((x) << S_Q)
#define G_Q(x) (((x) >> S_Q) & M_Q)
#define S_ALARM_EN 21
#define V_ALARM_EN(x) ((x) << S_ALARM_EN)
#define F_ALARM_EN V_ALARM_EN(1U)
#define S_ALARM_START 20
#define V_ALARM_START(x) ((x) << S_ALARM_START)
#define F_ALARM_START V_ALARM_START(1U)
#define S_PPS_EN 19
#define V_PPS_EN(x) ((x) << S_PPS_EN)
#define F_PPS_EN V_PPS_EN(1U)
#define A_MAC_PORT_PTP_PPS 0x9b0
#define A_MAC_PORT_PTP_SINGLE_ALARM 0x9b4
#define A_MAC_PORT_PTP_PERIODIC_ALARM 0x9b8
#define A_MAC_PORT_PTP_STATUS 0x9bc
#define S_ALARM_DONE 0
#define V_ALARM_DONE(x) ((x) << S_ALARM_DONE)
#define F_ALARM_DONE V_ALARM_DONE(1U)
#define A_MAC_PORT_MTIP_REVISION 0xa00
#define S_CUSTREV 16
#define M_CUSTREV 0xffffU
#define V_CUSTREV(x) ((x) << S_CUSTREV)
#define G_CUSTREV(x) (((x) >> S_CUSTREV) & M_CUSTREV)
#define S_VER 8
#define M_VER 0xffU
#define V_VER(x) ((x) << S_VER)
#define G_VER(x) (((x) >> S_VER) & M_VER)
#define S_MTIP_REV 0
#define M_MTIP_REV 0xffU
#define V_MTIP_REV(x) ((x) << S_MTIP_REV)
#define G_MTIP_REV(x) (((x) >> S_MTIP_REV) & M_MTIP_REV)
#define A_MAC_PORT_MTIP_SCRATCH 0xa04
#define A_MAC_PORT_MTIP_COMMAND_CONFIG 0xa08
#define S_TX_FLUSH_ENABLE 22
#define V_TX_FLUSH_ENABLE(x) ((x) << S_TX_FLUSH_ENABLE)
#define F_TX_FLUSH_ENABLE V_TX_FLUSH_ENABLE(1U)
#define S_RX_SFD_ANY 21
#define V_RX_SFD_ANY(x) ((x) << S_RX_SFD_ANY)
#define F_RX_SFD_ANY V_RX_SFD_ANY(1U)
#define S_PAUSE_PFC_COMP 20
#define V_PAUSE_PFC_COMP(x) ((x) << S_PAUSE_PFC_COMP)
#define F_PAUSE_PFC_COMP V_PAUSE_PFC_COMP(1U)
#define S_PFC_MODE 19
#define V_PFC_MODE(x) ((x) << S_PFC_MODE)
#define F_PFC_MODE V_PFC_MODE(1U)
#define S_RS_COL_CNT_EXT 18
#define V_RS_COL_CNT_EXT(x) ((x) << S_RS_COL_CNT_EXT)
#define F_RS_COL_CNT_EXT V_RS_COL_CNT_EXT(1U)
#define S_NO_LGTH_CHECK 17
#define V_NO_LGTH_CHECK(x) ((x) << S_NO_LGTH_CHECK)
#define F_NO_LGTH_CHECK V_NO_LGTH_CHECK(1U)
#define S_SEND_IDLE 16
#define V_SEND_IDLE(x) ((x) << S_SEND_IDLE)
#define F_SEND_IDLE V_SEND_IDLE(1U)
#define S_PHY_TXENA 15
#define V_PHY_TXENA(x) ((x) << S_PHY_TXENA)
#define F_PHY_TXENA V_PHY_TXENA(1U)
#define S_RX_ERR_DISC 14
#define V_RX_ERR_DISC(x) ((x) << S_RX_ERR_DISC)
#define F_RX_ERR_DISC V_RX_ERR_DISC(1U)
#define S_CMD_FRAME_ENA 13
#define V_CMD_FRAME_ENA(x) ((x) << S_CMD_FRAME_ENA)
#define F_CMD_FRAME_ENA V_CMD_FRAME_ENA(1U)
#define S_SW_RESET 12
#define V_SW_RESET(x) ((x) << S_SW_RESET)
#define F_SW_RESET V_SW_RESET(1U)
#define S_TX_PAD_EN 11
#define V_TX_PAD_EN(x) ((x) << S_TX_PAD_EN)
#define F_TX_PAD_EN V_TX_PAD_EN(1U)
#define S_PHY_LOOPBACK_EN 10
#define V_PHY_LOOPBACK_EN(x) ((x) << S_PHY_LOOPBACK_EN)
#define F_PHY_LOOPBACK_EN V_PHY_LOOPBACK_EN(1U)
#define S_TX_ADDR_INS 9
#define V_TX_ADDR_INS(x) ((x) << S_TX_ADDR_INS)
#define F_TX_ADDR_INS V_TX_ADDR_INS(1U)
#define S_PAUSE_IGNORE 8
#define V_PAUSE_IGNORE(x) ((x) << S_PAUSE_IGNORE)
#define F_PAUSE_IGNORE V_PAUSE_IGNORE(1U)
#define S_PAUSE_FWD 7
#define V_PAUSE_FWD(x) ((x) << S_PAUSE_FWD)
#define F_PAUSE_FWD V_PAUSE_FWD(1U)
#define S_CRC_FWD 6
#define V_CRC_FWD(x) ((x) << S_CRC_FWD)
#define F_CRC_FWD V_CRC_FWD(1U)
#define S_PAD_EN 5
#define V_PAD_EN(x) ((x) << S_PAD_EN)
#define F_PAD_EN V_PAD_EN(1U)
#define S_PROMIS_EN 4
#define V_PROMIS_EN(x) ((x) << S_PROMIS_EN)
#define F_PROMIS_EN V_PROMIS_EN(1U)
#define S_WAN_MODE 3
#define V_WAN_MODE(x) ((x) << S_WAN_MODE)
#define F_WAN_MODE V_WAN_MODE(1U)
#define S_RX_ENA 1
#define V_RX_ENA(x) ((x) << S_RX_ENA)
#define F_RX_ENA V_RX_ENA(1U)
#define S_TX_ENA 0
#define V_TX_ENA(x) ((x) << S_TX_ENA)
#define F_TX_ENA V_TX_ENA(1U)
#define A_MAC_PORT_MTIP_MAC_ADDR_0 0xa0c
#define A_MAC_PORT_MTIP_MAC_ADDR_1 0xa10
#define S_MACADDRHI 0
#define M_MACADDRHI 0xffffU
#define V_MACADDRHI(x) ((x) << S_MACADDRHI)
#define G_MACADDRHI(x) (((x) >> S_MACADDRHI) & M_MACADDRHI)
#define A_MAC_PORT_MTIP_FRM_LENGTH 0xa14
#define S_LEN 0
#define M_LEN 0xffffU
#define V_LEN(x) ((x) << S_LEN)
#define G_LEN(x) (((x) >> S_LEN) & M_LEN)
#define A_MAC_PORT_MTIP_RX_FIFO_SECTIONS 0xa1c
#define S_AVAIL 16
#define M_AVAIL 0xffffU
#define V_AVAIL(x) ((x) << S_AVAIL)
#define G_AVAIL(x) (((x) >> S_AVAIL) & M_AVAIL)
#define S_EMPTY 0
#define M_EMPTY 0xffffU
#define V_EMPTY(x) ((x) << S_EMPTY)
#define G_EMPTY(x) (((x) >> S_EMPTY) & M_EMPTY)
#define A_MAC_PORT_MTIP_TX_FIFO_SECTIONS 0xa20
#define A_MAC_PORT_MTIP_RX_FIFO_ALMOST_F_E 0xa24
#define S_ALMSTFULL 16
#define M_ALMSTFULL 0xffffU
#define V_ALMSTFULL(x) ((x) << S_ALMSTFULL)
#define G_ALMSTFULL(x) (((x) >> S_ALMSTFULL) & M_ALMSTFULL)
#define S_ALMSTEMPTY 0
#define M_ALMSTEMPTY 0xffffU
#define V_ALMSTEMPTY(x) ((x) << S_ALMSTEMPTY)
#define G_ALMSTEMPTY(x) (((x) >> S_ALMSTEMPTY) & M_ALMSTEMPTY)
#define A_MAC_PORT_MTIP_TX_FIFO_ALMOST_F_E 0xa28
#define A_MAC_PORT_MTIP_HASHTABLE_LOAD 0xa2c
#define S_ENABLE_MCAST_RX 8
#define V_ENABLE_MCAST_RX(x) ((x) << S_ENABLE_MCAST_RX)
#define F_ENABLE_MCAST_RX V_ENABLE_MCAST_RX(1U)
#define S_HASHTABLE_ADDR 0
#define M_HASHTABLE_ADDR 0x3fU
#define V_HASHTABLE_ADDR(x) ((x) << S_HASHTABLE_ADDR)
#define G_HASHTABLE_ADDR(x) (((x) >> S_HASHTABLE_ADDR) & M_HASHTABLE_ADDR)
#define A_MAC_PORT_MTIP_MAC_STATUS 0xa40
#define S_TS_AVAIL 3
#define V_TS_AVAIL(x) ((x) << S_TS_AVAIL)
#define F_TS_AVAIL V_TS_AVAIL(1U)
#define S_PHY_LOS 2
#define V_PHY_LOS(x) ((x) << S_PHY_LOS)
#define F_PHY_LOS V_PHY_LOS(1U)
#define S_RX_REM_FAULT 1
#define V_RX_REM_FAULT(x) ((x) << S_RX_REM_FAULT)
#define F_RX_REM_FAULT V_RX_REM_FAULT(1U)
#define S_RX_LOC_FAULT 0
#define V_RX_LOC_FAULT(x) ((x) << S_RX_LOC_FAULT)
#define F_RX_LOC_FAULT V_RX_LOC_FAULT(1U)
#define A_MAC_PORT_MTIP_TX_IPG_LENGTH 0xa44
#define S_IPG 0
#define M_IPG 0x7fU
#define V_IPG(x) ((x) << S_IPG)
#define G_IPG(x) (((x) >> S_IPG) & M_IPG)
#define A_MAC_PORT_MTIP_MAC_CREDIT_TRIGGER 0xa48
#define S_RXFIFORST 0
#define V_RXFIFORST(x) ((x) << S_RXFIFORST)
#define F_RXFIFORST V_RXFIFORST(1U)
#define A_MAC_PORT_MTIP_INIT_CREDIT 0xa4c
#define S_MACCRDRST 0
#define M_MACCRDRST 0xffU
#define V_MACCRDRST(x) ((x) << S_MACCRDRST)
#define G_MACCRDRST(x) (((x) >> S_MACCRDRST) & M_MACCRDRST)
#define A_MAC_PORT_MTIP_CURRENT_CREDIT 0xa50
#define S_INITCREDIT 0
#define M_INITCREDIT 0xffU
#define V_INITCREDIT(x) ((x) << S_INITCREDIT)
#define G_INITCREDIT(x) (((x) >> S_INITCREDIT) & M_INITCREDIT)
#define A_MAC_PORT_RX_PAUSE_STATUS 0xa74
#define S_STATUS 0
#define M_STATUS 0xffU
#define V_STATUS(x) ((x) << S_STATUS)
#define G_STATUS(x) (((x) >> S_STATUS) & M_STATUS)
#define A_MAC_PORT_MTIP_TS_TIMESTAMP 0xa7c
#define A_MAC_PORT_AFRAMESTRANSMITTEDOK 0xa80
#define A_MAC_PORT_AFRAMESTRANSMITTEDOKHI 0xa84
#define A_MAC_PORT_AFRAMESRECEIVEDOK 0xa88
#define A_MAC_PORT_AFRAMESRECEIVEDOKHI 0xa8c
#define A_MAC_PORT_AFRAMECHECKSEQUENCEERRORS 0xa90
#define A_MAC_PORT_AFRAMECHECKSEQUENCEERRORSHI 0xa94
#define A_MAC_PORT_AALIGNMENTERRORS 0xa98
#define A_MAC_PORT_AALIGNMENTERRORSHI 0xa9c
#define A_MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTED 0xaa0
#define A_MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTEDHI 0xaa4
#define A_MAC_PORT_APAUSEMACCTRLFRAMESRECEIVED 0xaa8
#define A_MAC_PORT_APAUSEMACCTRLFRAMESRECEIVEDHI 0xaac
#define A_MAC_PORT_AFRAMETOOLONGERRORS 0xab0
#define A_MAC_PORT_AFRAMETOOLONGERRORSHI 0xab4
#define A_MAC_PORT_AINRANGELENGTHERRORS 0xab8
#define A_MAC_PORT_AINRANGELENGTHERRORSHI 0xabc
#define A_MAC_PORT_VLANTRANSMITTEDOK 0xac0
#define A_MAC_PORT_VLANTRANSMITTEDOKHI 0xac4
#define A_MAC_PORT_VLANRECEIVEDOK 0xac8
#define A_MAC_PORT_VLANRECEIVEDOKHI 0xacc
#define A_MAC_PORT_AOCTETSTRANSMITTEDOK 0xad0
#define A_MAC_PORT_AOCTETSTRANSMITTEDOKHI 0xad4
#define A_MAC_PORT_AOCTETSRECEIVEDOK 0xad8
#define A_MAC_PORT_AOCTETSRECEIVEDOKHI 0xadc
#define A_MAC_PORT_IFINUCASTPKTS 0xae0
#define A_MAC_PORT_IFINUCASTPKTSHI 0xae4
#define A_MAC_PORT_IFINMULTICASTPKTS 0xae8
#define A_MAC_PORT_IFINMULTICASTPKTSHI 0xaec
#define A_MAC_PORT_IFINBROADCASTPKTS 0xaf0
#define A_MAC_PORT_IFINBROADCASTPKTSHI 0xaf4
#define A_MAC_PORT_IFOUTERRORS 0xaf8
#define A_MAC_PORT_IFOUTERRORSHI 0xafc
#define A_MAC_PORT_IFOUTUCASTPKTS 0xb08
#define A_MAC_PORT_IFOUTUCASTPKTSHI 0xb0c
#define A_MAC_PORT_IFOUTMULTICASTPKTS 0xb10
#define A_MAC_PORT_IFOUTMULTICASTPKTSHI 0xb14
#define A_MAC_PORT_IFOUTBROADCASTPKTS 0xb18
#define A_MAC_PORT_IFOUTBROADCASTPKTSHI 0xb1c
#define A_MAC_PORT_ETHERSTATSDROPEVENTS 0xb20
#define A_MAC_PORT_ETHERSTATSDROPEVENTSHI 0xb24
#define A_MAC_PORT_ETHERSTATSOCTETS 0xb28
#define A_MAC_PORT_ETHERSTATSOCTETSHI 0xb2c
#define A_MAC_PORT_ETHERSTATSPKTS 0xb30
#define A_MAC_PORT_ETHERSTATSPKTSHI 0xb34
#define A_MAC_PORT_ETHERSTATSUNDERSIZEPKTS 0xb38
#define A_MAC_PORT_ETHERSTATSUNDERSIZEPKTSHI 0xb3c
#define A_MAC_PORT_ETHERSTATSPKTS64OCTETS 0xb40
#define A_MAC_PORT_ETHERSTATSPKTS64OCTETSHI 0xb44
#define A_MAC_PORT_ETHERSTATSPKTS65TO127OCTETS 0xb48
#define A_MAC_PORT_ETHERSTATSPKTS65TO127OCTETSHI 0xb4c
#define A_MAC_PORT_ETHERSTATSPKTS128TO255OCTETS 0xb50
#define A_MAC_PORT_ETHERSTATSPKTS128TO255OCTETSHI 0xb54
#define A_MAC_PORT_ETHERSTATSPKTS256TO511OCTETS 0xb58
#define A_MAC_PORT_ETHERSTATSPKTS256TO511OCTETSHI 0xb5c
#define A_MAC_PORT_ETHERSTATSPKTS512TO1023OCTETS 0xb60
#define A_MAC_PORT_ETHERSTATSPKTS512TO1023OCTETSHI 0xb64
#define A_MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETS 0xb68
#define A_MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETSHI 0xb6c
#define A_MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETS 0xb70
#define A_MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETSHI 0xb74
#define A_MAC_PORT_ETHERSTATSOVERSIZEPKTS 0xb78
#define A_MAC_PORT_ETHERSTATSOVERSIZEPKTSHI 0xb7c
#define A_MAC_PORT_ETHERSTATSJABBERS 0xb80
#define A_MAC_PORT_ETHERSTATSJABBERSHI 0xb84
#define A_MAC_PORT_ETHERSTATSFRAGMENTS 0xb88
#define A_MAC_PORT_ETHERSTATSFRAGMENTSHI 0xb8c
#define A_MAC_PORT_IFINERRORS 0xb90
#define A_MAC_PORT_IFINERRORSHI 0xb94
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0 0xb98
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0HI 0xb9c
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1 0xba0
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1HI 0xba4
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2 0xba8
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2HI 0xbac
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3 0xbb0
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3HI 0xbb4
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4 0xbb8
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4HI 0xbbc
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5 0xbc0
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5HI 0xbc4
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6 0xbc8
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6HI 0xbcc
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7 0xbd0
#define A_MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7HI 0xbd4
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0 0xbd8
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0HI 0xbdc
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1 0xbe0
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1HI 0xbe4
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2 0xbe8
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2HI 0xbec
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3 0xbf0
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3HI 0xbf4
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4 0xbf8
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4HI 0xbfc
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5 0xc00
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5HI 0xc04
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6 0xc08
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6HI 0xc0c
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7 0xc10
#define A_MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7HI 0xc14
#define A_MAC_PORT_AMACCONTROLFRAMESTRANSMITTED 0xc18
#define A_MAC_PORT_AMACCONTROLFRAMESTRANSMITTEDHI 0xc1c
#define A_MAC_PORT_AMACCONTROLFRAMESRECEIVED 0xc20
#define A_MAC_PORT_AMACCONTROLFRAMESRECEIVEDHI 0xc24
#define A_MAC_PORT_MTIP_SGMII_CONTROL 0xd00
#define S_RESET 15
#define V_RESET(x) ((x) << S_RESET)
#define F_RESET V_RESET(1U)
#define S_LOOPBACK 14
#define V_LOOPBACK(x) ((x) << S_LOOPBACK)
#define F_LOOPBACK V_LOOPBACK(1U)
#define S_SPPEDSEL1 13
#define V_SPPEDSEL1(x) ((x) << S_SPPEDSEL1)
#define F_SPPEDSEL1 V_SPPEDSEL1(1U)
#define S_AN_EN 12
#define V_AN_EN(x) ((x) << S_AN_EN)
#define F_AN_EN V_AN_EN(1U)
#define S_PWRDWN 11
#define V_PWRDWN(x) ((x) << S_PWRDWN)
#define F_PWRDWN V_PWRDWN(1U)
#define S_ISOLATE 10
#define V_ISOLATE(x) ((x) << S_ISOLATE)
#define F_ISOLATE V_ISOLATE(1U)
#define S_AN_RESTART 9
#define V_AN_RESTART(x) ((x) << S_AN_RESTART)
#define F_AN_RESTART V_AN_RESTART(1U)
#define S_DPLX 8
#define V_DPLX(x) ((x) << S_DPLX)
#define F_DPLX V_DPLX(1U)
#define S_COLLISIONTEST 7
#define V_COLLISIONTEST(x) ((x) << S_COLLISIONTEST)
#define F_COLLISIONTEST V_COLLISIONTEST(1U)
#define S_SPEEDSEL0 6
#define V_SPEEDSEL0(x) ((x) << S_SPEEDSEL0)
#define F_SPEEDSEL0 V_SPEEDSEL0(1U)
#define A_MAC_PORT_MTIP_1G10G_REVISION 0xd00
#define S_VER_1G10G 8
#define M_VER_1G10G 0xffU
#define V_VER_1G10G(x) ((x) << S_VER_1G10G)
#define G_VER_1G10G(x) (((x) >> S_VER_1G10G) & M_VER_1G10G)
#define S_REV_1G10G 0
#define M_REV_1G10G 0xffU
#define V_REV_1G10G(x) ((x) << S_REV_1G10G)
#define G_REV_1G10G(x) (((x) >> S_REV_1G10G) & M_REV_1G10G)
#define A_MAC_PORT_MTIP_SGMII_STATUS 0xd04
#define S_100BASET4 15
#define V_100BASET4(x) ((x) << S_100BASET4)
#define F_100BASET4 V_100BASET4(1U)
#define S_100BASEXFULLDPLX 14
#define V_100BASEXFULLDPLX(x) ((x) << S_100BASEXFULLDPLX)
#define F_100BASEXFULLDPLX V_100BASEXFULLDPLX(1U)
#define S_100BASEXHALFDPLX 13
#define V_100BASEXHALFDPLX(x) ((x) << S_100BASEXHALFDPLX)
#define F_100BASEXHALFDPLX V_100BASEXHALFDPLX(1U)
#define S_10MBPSFULLDPLX 12
#define V_10MBPSFULLDPLX(x) ((x) << S_10MBPSFULLDPLX)
#define F_10MBPSFULLDPLX V_10MBPSFULLDPLX(1U)
#define S_10MBPSHALFDPLX 11
#define V_10MBPSHALFDPLX(x) ((x) << S_10MBPSHALFDPLX)
#define F_10MBPSHALFDPLX V_10MBPSHALFDPLX(1U)
#define S_100BASET2FULLDPLX 10
#define V_100BASET2FULLDPLX(x) ((x) << S_100BASET2FULLDPLX)
#define F_100BASET2FULLDPLX V_100BASET2FULLDPLX(1U)
#define S_100BASET2HALFDPLX 9
#define V_100BASET2HALFDPLX(x) ((x) << S_100BASET2HALFDPLX)
#define F_100BASET2HALFDPLX V_100BASET2HALFDPLX(1U)
#define S_EXTDSTATUS 8
#define V_EXTDSTATUS(x) ((x) << S_EXTDSTATUS)
#define F_EXTDSTATUS V_EXTDSTATUS(1U)
#define S_SGMII_REM_FAULT 4
#define V_SGMII_REM_FAULT(x) ((x) << S_SGMII_REM_FAULT)
#define F_SGMII_REM_FAULT V_SGMII_REM_FAULT(1U)
#define S_JABBERDETECT 1
#define V_JABBERDETECT(x) ((x) << S_JABBERDETECT)
#define F_JABBERDETECT V_JABBERDETECT(1U)
#define S_EXTDCAPABILITY 0
#define V_EXTDCAPABILITY(x) ((x) << S_EXTDCAPABILITY)
#define F_EXTDCAPABILITY V_EXTDCAPABILITY(1U)
#define A_MAC_PORT_MTIP_1G10G_SCRATCH 0xd04
#define A_MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_0 0xd08
#define A_MAC_PORT_MTIP_1G10G_COMMAND_CONFIG 0xd08
#define S_SHORT_DISCARD 25
#define V_SHORT_DISCARD(x) ((x) << S_SHORT_DISCARD)
#define F_SHORT_DISCARD V_SHORT_DISCARD(1U)
#define S_REG_LOWP_RXEMPTY 24
#define V_REG_LOWP_RXEMPTY(x) ((x) << S_REG_LOWP_RXEMPTY)
#define F_REG_LOWP_RXEMPTY V_REG_LOWP_RXEMPTY(1U)
#define S_TX_LOWP_ENA 23
#define V_TX_LOWP_ENA(x) ((x) << S_TX_LOWP_ENA)
#define F_TX_LOWP_ENA V_TX_LOWP_ENA(1U)
#define S_TX_FLUSH_EN 22
#define V_TX_FLUSH_EN(x) ((x) << S_TX_FLUSH_EN)
#define F_TX_FLUSH_EN V_TX_FLUSH_EN(1U)
#define S_SFD_ANY 21
#define V_SFD_ANY(x) ((x) << S_SFD_ANY)
#define F_SFD_ANY V_SFD_ANY(1U)
#define S_COL_CNT_EXT 18
#define V_COL_CNT_EXT(x) ((x) << S_COL_CNT_EXT)
#define F_COL_CNT_EXT V_COL_CNT_EXT(1U)
#define S_FORCE_SEND_IDLE 16
#define V_FORCE_SEND_IDLE(x) ((x) << S_FORCE_SEND_IDLE)
#define F_FORCE_SEND_IDLE V_FORCE_SEND_IDLE(1U)
#define S_CNTL_FRM_ENA 13
#define V_CNTL_FRM_ENA(x) ((x) << S_CNTL_FRM_ENA)
#define F_CNTL_FRM_ENA V_CNTL_FRM_ENA(1U)
#define S_RX_ENAMAC 1
#define V_RX_ENAMAC(x) ((x) << S_RX_ENAMAC)
#define F_RX_ENAMAC V_RX_ENAMAC(1U)
#define S_TX_ENAMAC 0
#define V_TX_ENAMAC(x) ((x) << S_TX_ENAMAC)
#define F_TX_ENAMAC V_TX_ENAMAC(1U)
#define A_MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_1 0xd0c
#define A_MAC_PORT_MTIP_1G10G_MAC_ADDR_0 0xd0c
#define A_MAC_PORT_MTIP_SGMII_DEV_ABILITY 0xd10
#define S_RF2 13
#define V_RF2(x) ((x) << S_RF2)
#define F_RF2 V_RF2(1U)
#define S_RF1 12
#define V_RF1(x) ((x) << S_RF1)
#define F_RF1 V_RF1(1U)
#define S_PS2 8
#define V_PS2(x) ((x) << S_PS2)
#define F_PS2 V_PS2(1U)
#define S_PS1 7
#define V_PS1(x) ((x) << S_PS1)
#define F_PS1 V_PS1(1U)
#define S_HD 6
#define V_HD(x) ((x) << S_HD)
#define F_HD V_HD(1U)
#define S_FD 5
#define V_FD(x) ((x) << S_FD)
#define F_FD V_FD(1U)
#define A_MAC_PORT_MTIP_1G10G_MAC_ADDR_1 0xd10
#define A_MAC_PORT_MTIP_SGMII_PARTNER_ABILITY 0xd14
#define S_CULINKSTATUS 15
#define V_CULINKSTATUS(x) ((x) << S_CULINKSTATUS)
#define F_CULINKSTATUS V_CULINKSTATUS(1U)
#define S_CUDPLXSTATUS 12
#define V_CUDPLXSTATUS(x) ((x) << S_CUDPLXSTATUS)
#define F_CUDPLXSTATUS V_CUDPLXSTATUS(1U)
#define S_CUSPEED 10
#define M_CUSPEED 0x3U
#define V_CUSPEED(x) ((x) << S_CUSPEED)
#define G_CUSPEED(x) (((x) >> S_CUSPEED) & M_CUSPEED)
#define A_MAC_PORT_MTIP_1G10G_FRM_LENGTH_TX_MTU 0xd14
#define S_SET_LEN 16
#define M_SET_LEN 0xffffU
#define V_SET_LEN(x) ((x) << S_SET_LEN)
#define G_SET_LEN(x) (((x) >> S_SET_LEN) & M_SET_LEN)
#define S_FRM_LEN_SET 0
#define M_FRM_LEN_SET 0xffffU
#define V_FRM_LEN_SET(x) ((x) << S_FRM_LEN_SET)
#define G_FRM_LEN_SET(x) (((x) >> S_FRM_LEN_SET) & M_FRM_LEN_SET)
#define A_MAC_PORT_MTIP_SGMII_AN_EXPANSION 0xd18
#define S_PGRCVD 1
#define V_PGRCVD(x) ((x) << S_PGRCVD)
#define F_PGRCVD V_PGRCVD(1U)
#define S_REALTIMEPGRCVD 0
#define V_REALTIMEPGRCVD(x) ((x) << S_REALTIMEPGRCVD)
#define F_REALTIMEPGRCVD V_REALTIMEPGRCVD(1U)
#define A_MAC_PORT_MTIP_SGMII_DEVICE_NP 0xd1c
#define A_MAC_PORT_MTIP_1G10G_RX_FIFO_SECTIONS 0xd1c
#define S_RX1G10G_EMPTY 16
#define M_RX1G10G_EMPTY 0xffffU
#define V_RX1G10G_EMPTY(x) ((x) << S_RX1G10G_EMPTY)
#define G_RX1G10G_EMPTY(x) (((x) >> S_RX1G10G_EMPTY) & M_RX1G10G_EMPTY)
#define S_RX1G10G_AVAIL 0
#define M_RX1G10G_AVAIL 0xffffU
#define V_RX1G10G_AVAIL(x) ((x) << S_RX1G10G_AVAIL)
#define G_RX1G10G_AVAIL(x) (((x) >> S_RX1G10G_AVAIL) & M_RX1G10G_AVAIL)
#define A_MAC_PORT_MTIP_SGMII_PARTNER_NP 0xd20
#define A_MAC_PORT_MTIP_1G10G_TX_FIFO_SECTIONS 0xd20
#define S_TX1G10G_EMPTY 16
#define M_TX1G10G_EMPTY 0xffffU
#define V_TX1G10G_EMPTY(x) ((x) << S_TX1G10G_EMPTY)
#define G_TX1G10G_EMPTY(x) (((x) >> S_TX1G10G_EMPTY) & M_TX1G10G_EMPTY)
#define S_TX1G10G_AVAIL 0
#define M_TX1G10G_AVAIL 0xffffU
#define V_TX1G10G_AVAIL(x) ((x) << S_TX1G10G_AVAIL)
#define G_TX1G10G_AVAIL(x) (((x) >> S_TX1G10G_AVAIL) & M_TX1G10G_AVAIL)
#define A_MAC_PORT_MTIP_1G10G_RX_FIFO_ALMOST_F_E 0xd24
#define S_ALMOSTFULL 16
#define M_ALMOSTFULL 0xffffU
#define V_ALMOSTFULL(x) ((x) << S_ALMOSTFULL)
#define G_ALMOSTFULL(x) (((x) >> S_ALMOSTFULL) & M_ALMOSTFULL)
#define S_ALMOSTEMPTY 0
#define M_ALMOSTEMPTY 0xffffU
#define V_ALMOSTEMPTY(x) ((x) << S_ALMOSTEMPTY)
#define G_ALMOSTEMPTY(x) (((x) >> S_ALMOSTEMPTY) & M_ALMOSTEMPTY)
#define A_MAC_PORT_MTIP_1G10G_TX_FIFO_ALMOST_F_E 0xd28
#define A_MAC_PORT_MTIP_1G10G_HASHTABLE_LOAD 0xd2c
#define A_MAC_PORT_MTIP_1G10G_MDIO_CFG_STATUS 0xd30
#define S_CLK_DIVISOR 7
#define M_CLK_DIVISOR 0x1ffU
#define V_CLK_DIVISOR(x) ((x) << S_CLK_DIVISOR)
#define G_CLK_DIVISOR(x) (((x) >> S_CLK_DIVISOR) & M_CLK_DIVISOR)
#define S_ENA_CLAUSE 6
#define V_ENA_CLAUSE(x) ((x) << S_ENA_CLAUSE)
#define F_ENA_CLAUSE V_ENA_CLAUSE(1U)
#define S_PREAMBLE_DISABLE 5
#define V_PREAMBLE_DISABLE(x) ((x) << S_PREAMBLE_DISABLE)
#define F_PREAMBLE_DISABLE V_PREAMBLE_DISABLE(1U)
#define S_HOLD_TIME_SETTING 2
#define M_HOLD_TIME_SETTING 0x7U
#define V_HOLD_TIME_SETTING(x) ((x) << S_HOLD_TIME_SETTING)
#define G_HOLD_TIME_SETTING(x) (((x) >> S_HOLD_TIME_SETTING) & M_HOLD_TIME_SETTING)
#define S_MDIO_READ_ERROR 1
#define V_MDIO_READ_ERROR(x) ((x) << S_MDIO_READ_ERROR)
#define F_MDIO_READ_ERROR V_MDIO_READ_ERROR(1U)
#define A_MAC_PORT_MTIP_1G10G_MDIO_COMMAND 0xd34
#define S_READ_MODE 15
#define V_READ_MODE(x) ((x) << S_READ_MODE)
#define F_READ_MODE V_READ_MODE(1U)
#define S_POST_INCR_READ 14
#define V_POST_INCR_READ(x) ((x) << S_POST_INCR_READ)
#define F_POST_INCR_READ V_POST_INCR_READ(1U)
#define S_PORT_PHY_ADDR 5
#define M_PORT_PHY_ADDR 0x1fU
#define V_PORT_PHY_ADDR(x) ((x) << S_PORT_PHY_ADDR)
#define G_PORT_PHY_ADDR(x) (((x) >> S_PORT_PHY_ADDR) & M_PORT_PHY_ADDR)
#define S_DEVICE_REG_ADDR 0
#define M_DEVICE_REG_ADDR 0x1fU
#define V_DEVICE_REG_ADDR(x) ((x) << S_DEVICE_REG_ADDR)
#define G_DEVICE_REG_ADDR(x) (((x) >> S_DEVICE_REG_ADDR) & M_DEVICE_REG_ADDR)
#define A_MAC_PORT_MTIP_1G10G_MDIO_DATA 0xd38
#define S_MDIO_DATA 0
#define M_MDIO_DATA 0xffffU
#define V_MDIO_DATA(x) ((x) << S_MDIO_DATA)
#define G_MDIO_DATA(x) (((x) >> S_MDIO_DATA) & M_MDIO_DATA)
#define A_MAC_PORT_MTIP_SGMII_EXTENDED_STATUS 0xd3c
#define A_MAC_PORT_MTIP_1G10G_MDIO_REGADDR 0xd3c
#define A_MAC_PORT_MTIP_1G10G_STATUS 0xd40
#define S_RX_LINT_FAULT 7
#define V_RX_LINT_FAULT(x) ((x) << S_RX_LINT_FAULT)
#define F_RX_LINT_FAULT V_RX_LINT_FAULT(1U)
#define S_RX_EMPTY 6
#define V_RX_EMPTY(x) ((x) << S_RX_EMPTY)
#define F_RX_EMPTY V_RX_EMPTY(1U)
#define S_TX_EMPTY 5
#define V_TX_EMPTY(x) ((x) << S_TX_EMPTY)
#define F_TX_EMPTY V_TX_EMPTY(1U)
#define S_RX_LOWP 4
#define V_RX_LOWP(x) ((x) << S_RX_LOWP)
#define F_RX_LOWP V_RX_LOWP(1U)
#define A_MAC_PORT_MTIP_1G10G_TX_IPG_LENGTH 0xd44
#define A_MAC_PORT_MTIP_SGMII_LINK_TIMER_LO 0xd48
#define S_COUNT_LO 0
#define M_COUNT_LO 0xffffU
#define V_COUNT_LO(x) ((x) << S_COUNT_LO)
#define G_COUNT_LO(x) (((x) >> S_COUNT_LO) & M_COUNT_LO)
#define A_MAC_PORT_MTIP_1G10G_CREDIT_TRIGGER 0xd48
#define A_MAC_PORT_MTIP_SGMII_LINK_TIMER_HI 0xd4c
#define S_COUNT_HI 0
#define M_COUNT_HI 0x1fU
#define V_COUNT_HI(x) ((x) << S_COUNT_HI)
#define G_COUNT_HI(x) (((x) >> S_COUNT_HI) & M_COUNT_HI)
#define A_MAC_PORT_MTIP_1G10G_INIT_CREDIT 0xd4c
#define A_MAC_PORT_MTIP_SGMII_IF_MODE 0xd50
#define S_SGMII_PCS_ENABLE 5
#define V_SGMII_PCS_ENABLE(x) ((x) << S_SGMII_PCS_ENABLE)
#define F_SGMII_PCS_ENABLE V_SGMII_PCS_ENABLE(1U)
#define S_SGMII_HDUPLEX 4
#define V_SGMII_HDUPLEX(x) ((x) << S_SGMII_HDUPLEX)
#define F_SGMII_HDUPLEX V_SGMII_HDUPLEX(1U)
#define S_SGMII_SPEED 2
#define M_SGMII_SPEED 0x3U
#define V_SGMII_SPEED(x) ((x) << S_SGMII_SPEED)
#define G_SGMII_SPEED(x) (((x) >> S_SGMII_SPEED) & M_SGMII_SPEED)
#define S_USE_SGMII_AN 1
#define V_USE_SGMII_AN(x) ((x) << S_USE_SGMII_AN)
#define F_USE_SGMII_AN V_USE_SGMII_AN(1U)
#define S_SGMII_ENA 0
#define V_SGMII_ENA(x) ((x) << S_SGMII_ENA)
#define F_SGMII_ENA V_SGMII_ENA(1U)
#define A_MAC_PORT_MTIP_1G10G_CL01_PAUSE_QUANTA 0xd54
#define S_CL1_PAUSE_QUANTA 16
#define M_CL1_PAUSE_QUANTA 0xffffU
#define V_CL1_PAUSE_QUANTA(x) ((x) << S_CL1_PAUSE_QUANTA)
#define G_CL1_PAUSE_QUANTA(x) (((x) >> S_CL1_PAUSE_QUANTA) & M_CL1_PAUSE_QUANTA)
#define S_CL0_PAUSE_QUANTA 0
#define M_CL0_PAUSE_QUANTA 0xffffU
#define V_CL0_PAUSE_QUANTA(x) ((x) << S_CL0_PAUSE_QUANTA)
#define G_CL0_PAUSE_QUANTA(x) (((x) >> S_CL0_PAUSE_QUANTA) & M_CL0_PAUSE_QUANTA)
#define A_MAC_PORT_MTIP_1G10G_CL23_PAUSE_QUANTA 0xd58
#define S_CL3_PAUSE_QUANTA 16
#define M_CL3_PAUSE_QUANTA 0xffffU
#define V_CL3_PAUSE_QUANTA(x) ((x) << S_CL3_PAUSE_QUANTA)
#define G_CL3_PAUSE_QUANTA(x) (((x) >> S_CL3_PAUSE_QUANTA) & M_CL3_PAUSE_QUANTA)
#define S_CL2_PAUSE_QUANTA 0
#define M_CL2_PAUSE_QUANTA 0xffffU
#define V_CL2_PAUSE_QUANTA(x) ((x) << S_CL2_PAUSE_QUANTA)
#define G_CL2_PAUSE_QUANTA(x) (((x) >> S_CL2_PAUSE_QUANTA) & M_CL2_PAUSE_QUANTA)
#define A_MAC_PORT_MTIP_1G10G_CL45_PAUSE_QUANTA 0xd5c
#define S_CL5_PAUSE_QUANTA 16
#define M_CL5_PAUSE_QUANTA 0xffffU
#define V_CL5_PAUSE_QUANTA(x) ((x) << S_CL5_PAUSE_QUANTA)
#define G_CL5_PAUSE_QUANTA(x) (((x) >> S_CL5_PAUSE_QUANTA) & M_CL5_PAUSE_QUANTA)
#define S_CL4_PAUSE_QUANTA 0
#define M_CL4_PAUSE_QUANTA 0xffffU
#define V_CL4_PAUSE_QUANTA(x) ((x) << S_CL4_PAUSE_QUANTA)
#define G_CL4_PAUSE_QUANTA(x) (((x) >> S_CL4_PAUSE_QUANTA) & M_CL4_PAUSE_QUANTA)
#define A_MAC_PORT_MTIP_1G10G_CL67_PAUSE_QUANTA 0xd60
#define S_CL7_PAUSE_QUANTA 16
#define M_CL7_PAUSE_QUANTA 0xffffU
#define V_CL7_PAUSE_QUANTA(x) ((x) << S_CL7_PAUSE_QUANTA)
#define G_CL7_PAUSE_QUANTA(x) (((x) >> S_CL7_PAUSE_QUANTA) & M_CL7_PAUSE_QUANTA)
#define S_CL6_PAUSE_QUANTA 0
#define M_CL6_PAUSE_QUANTA 0xffffU
#define V_CL6_PAUSE_QUANTA(x) ((x) << S_CL6_PAUSE_QUANTA)
#define G_CL6_PAUSE_QUANTA(x) (((x) >> S_CL6_PAUSE_QUANTA) & M_CL6_PAUSE_QUANTA)
#define A_MAC_PORT_MTIP_1G10G_CL01_QUANTA_THRESH 0xd64
#define S_CL1_QUANTA_THRESH 16
#define M_CL1_QUANTA_THRESH 0xffffU
#define V_CL1_QUANTA_THRESH(x) ((x) << S_CL1_QUANTA_THRESH)
#define G_CL1_QUANTA_THRESH(x) (((x) >> S_CL1_QUANTA_THRESH) & M_CL1_QUANTA_THRESH)
#define S_CL0_QUANTA_THRESH 0
#define M_CL0_QUANTA_THRESH 0xffffU
#define V_CL0_QUANTA_THRESH(x) ((x) << S_CL0_QUANTA_THRESH)
#define G_CL0_QUANTA_THRESH(x) (((x) >> S_CL0_QUANTA_THRESH) & M_CL0_QUANTA_THRESH)
#define A_MAC_PORT_MTIP_1G10G_CL23_QUANTA_THRESH 0xd68
#define S_CL3_QUANTA_THRESH 16
#define M_CL3_QUANTA_THRESH 0xffffU
#define V_CL3_QUANTA_THRESH(x) ((x) << S_CL3_QUANTA_THRESH)
#define G_CL3_QUANTA_THRESH(x) (((x) >> S_CL3_QUANTA_THRESH) & M_CL3_QUANTA_THRESH)
#define S_CL2_QUANTA_THRESH 0
#define M_CL2_QUANTA_THRESH 0xffffU
#define V_CL2_QUANTA_THRESH(x) ((x) << S_CL2_QUANTA_THRESH)
#define G_CL2_QUANTA_THRESH(x) (((x) >> S_CL2_QUANTA_THRESH) & M_CL2_QUANTA_THRESH)
#define A_MAC_PORT_MTIP_1G10G_CL45_QUANTA_THRESH 0xd6c
#define S_CL5_QUANTA_THRESH 16
#define M_CL5_QUANTA_THRESH 0xffffU
#define V_CL5_QUANTA_THRESH(x) ((x) << S_CL5_QUANTA_THRESH)
#define G_CL5_QUANTA_THRESH(x) (((x) >> S_CL5_QUANTA_THRESH) & M_CL5_QUANTA_THRESH)
#define S_CL4_QUANTA_THRESH 0
#define M_CL4_QUANTA_THRESH 0xffffU
#define V_CL4_QUANTA_THRESH(x) ((x) << S_CL4_QUANTA_THRESH)
#define G_CL4_QUANTA_THRESH(x) (((x) >> S_CL4_QUANTA_THRESH) & M_CL4_QUANTA_THRESH)
#define A_MAC_PORT_MTIP_1G10G_CL67_QUANTA_THRESH 0xd70
#define S_CL7_QUANTA_THRESH 16
#define M_CL7_QUANTA_THRESH 0xffffU
#define V_CL7_QUANTA_THRESH(x) ((x) << S_CL7_QUANTA_THRESH)
#define G_CL7_QUANTA_THRESH(x) (((x) >> S_CL7_QUANTA_THRESH) & M_CL7_QUANTA_THRESH)
#define S_CL6_QUANTA_THRESH 0
#define M_CL6_QUANTA_THRESH 0xffffU
#define V_CL6_QUANTA_THRESH(x) ((x) << S_CL6_QUANTA_THRESH)
#define G_CL6_QUANTA_THRESH(x) (((x) >> S_CL6_QUANTA_THRESH) & M_CL6_QUANTA_THRESH)
#define A_MAC_PORT_MTIP_1G10G_RX_PAUSE_STATUS 0xd74
#define S_STATUS_BIT 0
#define M_STATUS_BIT 0xffU
#define V_STATUS_BIT(x) ((x) << S_STATUS_BIT)
#define G_STATUS_BIT(x) (((x) >> S_STATUS_BIT) & M_STATUS_BIT)
#define A_MAC_PORT_MTIP_1G10G_TS_TIMESTAMP 0xd7c
#define A_MAC_PORT_MTIP_1G10G_STATN_CONFIG 0xde0
#define S_CLEAR 2
#define V_CLEAR(x) ((x) << S_CLEAR)
#define F_CLEAR V_CLEAR(1U)
#define S_CLEAR_ON_READ 1
#define V_CLEAR_ON_READ(x) ((x) << S_CLEAR_ON_READ)
#define F_CLEAR_ON_READ V_CLEAR_ON_READ(1U)
#define S_SATURATE 0
#define V_SATURATE(x) ((x) << S_SATURATE)
#define F_SATURATE V_SATURATE(1U)
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSOCTETS 0xe00
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSOCTETSHI 0xe04
#define A_MAC_PORT_MTIP_1G10G_RX_OCTETSOK 0xe08
#define A_MAC_PORT_MTIP_1G10G_RX_OCTETSOKHI 0xe0c
#define A_MAC_PORT_MTIP_1G10G_RX_AALIGNMENTERRORS 0xe10
#define A_MAC_PORT_MTIP_1G10G_RX_AALIGNMENTERRORSHI 0xe14
#define A_MAC_PORT_MTIP_1G10G_RX_APAUSEMACCTRLFRAMES 0xe18
#define A_MAC_PORT_MTIP_1G10G_RX_APAUSEMACCTRLFRAMESHI 0xe1c
#define A_MAC_PORT_MTIP_1G10G_RX_FRAMESOK 0xe20
#define A_MAC_PORT_MTIP_1G10G_RX_FRAMESOKHI 0xe24
#define A_MAC_PORT_MTIP_1G10G_RX_CRCERRORS 0xe28
#define A_MAC_PORT_MTIP_1G10G_RX_CRCERRORSHI 0xe2c
#define A_MAC_PORT_MTIP_1G10G_RX_VLANOK 0xe30
#define A_MAC_PORT_MTIP_1G10G_RX_VLANOKHI 0xe34
#define A_MAC_PORT_MTIP_1G10G_RX_IFINERRORS 0xe38
#define A_MAC_PORT_MTIP_1G10G_RX_IFINERRORSHI 0xe3c
#define A_MAC_PORT_MTIP_1G10G_RX_IFINUCASTPKTS 0xe40
#define A_MAC_PORT_MTIP_1G10G_RX_IFINUCASTPKTSHI 0xe44
#define A_MAC_PORT_MTIP_1G10G_RX_IFINMULTICASTPKTS 0xe48
#define A_MAC_PORT_MTIP_1G10G_RX_IFINMULTICASTPKTSHI 0xe4c
#define A_MAC_PORT_MTIP_1G10G_RX_IFINBROADCASTPKTS 0xe50
#define A_MAC_PORT_MTIP_1G10G_RX_IFINBROADCASTPKTSHI 0xe54
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSDROPEVENTS 0xe58
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSDROPEVENTSHI 0xe5c
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS 0xe60
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTSHI 0xe64
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSUNDERSIZEPKTS 0xe68
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSUNDERSIZEPKTSHI 0xe6c
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS64OCTETS 0xe70
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS64OCTETSHI 0xe74
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS65TO127OCTETS 0xe78
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS65TO127OCTETSHI 0xe7c
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS128TO255OCTETS 0xe80
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS128TO255OCTETSHI 0xe84
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS256TO511OCTETS 0xe88
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS256TO511OCTETSHI 0xe8c
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS512TO1023OCTETS 0xe90
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS512TO1023OCTETSHI 0xe94
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS1024TO1518OCTETS 0xe98
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS1024TO1518OCTETSHI 0xe9c
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS1519TOMAX 0xea0
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSPKTS1519TOMAXHI 0xea4
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSOVERSIZEPKTS 0xea8
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSOVERSIZEPKTSHI 0xeac
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSJABBERS 0xeb0
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSJABBERSHI 0xeb4
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSFRAGMENTS 0xeb8
#define A_MAC_PORT_MTIP_1G10G_RX_ETHERSTATSFRAGMENTSHI 0xebc
#define A_MAC_PORT_MTIP_1G10G_AMACCONTROLFRAMESRECEIVED 0xec0
#define A_MAC_PORT_MTIP_1G10G_AMACCONTROLFRAMESRECEIVEDHI 0xec4
#define A_MAC_PORT_MTIP_1G10G_RX_AFRAMETOOLONG 0xec8
#define A_MAC_PORT_MTIP_1G10G_RX_AFRAMETOOLONGHI 0xecc
#define A_MAC_PORT_MTIP_1G10G_RX_AINRANGELENGTHERRORS 0xed0
#define A_MAC_PORT_MTIP_1G10G_RX_AINRANGELENGTHERRORSHI 0xed4
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSOCTETS 0xf00
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSOCTETSHI 0xf04
#define A_MAC_PORT_MTIP_1G10G_TX_OCTETSOK 0xf08
#define A_MAC_PORT_MTIP_1G10G_TX_OCTETSOKHI 0xf0c
#define A_MAC_PORT_MTIP_1G10G_TX_AALIGNMENTERRORS 0xf10
#define A_MAC_PORT_MTIP_1G10G_TX_AALIGNMENTERRORSHI 0xf14
#define A_MAC_PORT_MTIP_1G10G_TX_APAUSEMACCTRLFRAMES 0xf18
#define A_MAC_PORT_MTIP_1G10G_TX_APAUSEMACCTRLFRAMESHI 0xf1c
#define A_MAC_PORT_MTIP_1G10G_TX_FRAMESOK 0xf20
#define A_MAC_PORT_MTIP_1G10G_TX_FRAMESOKHI 0xf24
#define A_MAC_PORT_MTIP_1G10G_TX_CRCERRORS 0xf28
#define A_MAC_PORT_MTIP_1G10G_TX_CRCERRORSHI 0xf2c
#define A_MAC_PORT_MTIP_1G10G_TX_VLANOK 0xf30
#define A_MAC_PORT_MTIP_1G10G_TX_VLANOKHI 0xf34
#define A_MAC_PORT_MTIP_1G10G_TX_IFOUTERRORS 0xf38
#define A_MAC_PORT_MTIP_1G10G_TX_IFOUTERRORSHI 0xf3c
#define A_MAC_PORT_MTIP_1G10G_TX_IFUCASTPKTS 0xf40
#define A_MAC_PORT_MTIP_1G10G_TX_IFUCASTPKTSHI 0xf44
#define A_MAC_PORT_MTIP_1G10G_TX_IFMULTICASTPKTS 0xf48
#define A_MAC_PORT_MTIP_1G10G_TX_IFMULTICASTPKTSHI 0xf4c
#define A_MAC_PORT_MTIP_1G10G_TX_IFBROADCASTPKTS 0xf50
#define A_MAC_PORT_MTIP_1G10G_TX_IFBROADCASTPKTSHI 0xf54
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSDROPEVENTS 0xf58
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSDROPEVENTSHI 0xf5c
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS 0xf60
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTSHI 0xf64
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSUNDERSIZEPKTS 0xf68
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSUNDERSIZEPKTSHI 0xf6c
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS64OCTETS 0xf70
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS64OCTETSHI 0xf74
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS65TO127OCTETS 0xf78
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS65TO127OCTETSHI 0xf7c
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS128TO255OCTETS 0xf80
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS128TO255OCTETSHI 0xf84
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS256TO511OCTETS 0xf88
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS256TO511OCTETSHI 0xf8c
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS512TO1023OCTETS 0xf90
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS512TO1023OCTETSHI 0xf94
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS1024TO1518OCTETS 0xf98
#define A_MAC_PORT_MTIP_1G10G_TX_ETHERSTATSPKTS1024TO1518OCTETSHI 0xf9c
#define A_MAC_PORT_MTIP_1G10G_ETHERSTATSPKTS1519TOTX_MTU 0xfa0
#define A_MAC_PORT_MTIP_1G10G_ETHERSTATSPKTS1519TOTX_MTUHI 0xfa4
#define A_MAC_PORT_MTIP_1G10G_TX_AMACCONTROLFRAMES 0xfc0
#define A_MAC_PORT_MTIP_1G10G_TX_AMACCONTROLFRAMESHI 0xfc4
#define A_MAC_PORT_MTIP_1G10G_IF_MODE 0x1000
#define S_MII_ENA_10 4
#define V_MII_ENA_10(x) ((x) << S_MII_ENA_10)
#define F_MII_ENA_10 V_MII_ENA_10(1U)
#define S_IF_MODE 0
#define M_IF_MODE 0x3U
#define V_IF_MODE(x) ((x) << S_IF_MODE)
#define G_IF_MODE(x) (((x) >> S_IF_MODE) & M_IF_MODE)
#define A_MAC_PORT_MTIP_1G10G_IF_STATUS 0x1004
#define S_IF_STATUS_MODE 0
#define M_IF_STATUS_MODE 0x3U
#define V_IF_STATUS_MODE(x) ((x) << S_IF_STATUS_MODE)
#define G_IF_STATUS_MODE(x) (((x) >> S_IF_STATUS_MODE) & M_IF_STATUS_MODE)
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_0 0x1080
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_0HI 0x1084
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_1 0x1088
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_1HI 0x108c
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_2 0x1090
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_2HI 0x1094
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_3 0x1098
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_3HI 0x109c
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_4 0x10a0
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_4HI 0x10a4
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_5 0x10a8
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_5HI 0x10ac
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_6 0x10b0
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_6HI 0x10b4
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_7 0x10b8
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESRECEIVED_7HI 0x10bc
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_0 0x10c0
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_0HI 0x10c4
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_1 0x10c8
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_1HI 0x10cc
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_2 0x10d0
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_2HI 0x10d4
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_3 0x10d8
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_3HI 0x10dc
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_4 0x10e0
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_4HI 0x10e4
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_5 0x10e8
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_5HI 0x10ec
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_6 0x10f0
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_6HI 0x10f4
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_7 0x10f8
#define A_MAC_PORT_MTIP_1G10G_PFCFRAMESTRANSMITTED_7HI 0x10fc
#define A_MAC_PORT_MTIP_ACT_CTL_SEG 0x1200
#define S_ACTIVE 0
#define M_ACTIVE 0x3fU
#define V_ACTIVE(x) ((x) << S_ACTIVE)
#define G_ACTIVE(x) (((x) >> S_ACTIVE) & M_ACTIVE)
#define A_T6_MAC_PORT_MTIP_SGMII_CONTROL 0x1200
#define S_SPEED_SEL 13
#define V_SPEED_SEL(x) ((x) << S_SPEED_SEL)
#define F_SPEED_SEL V_SPEED_SEL(1U)
#define S_PWR_DWN 11
#define V_PWR_DWN(x) ((x) << S_PWR_DWN)
#define F_PWR_DWN V_PWR_DWN(1U)
#define S_DUPLEX_MODE 8
#define V_DUPLEX_MODE(x) ((x) << S_DUPLEX_MODE)
#define F_DUPLEX_MODE V_DUPLEX_MODE(1U)
#define S_COLLISION_TEST 7
#define V_COLLISION_TEST(x) ((x) << S_COLLISION_TEST)
#define F_COLLISION_TEST V_COLLISION_TEST(1U)
#define S_T6_SPEED_SEL1 6
#define V_T6_SPEED_SEL1(x) ((x) << S_T6_SPEED_SEL1)
#define F_T6_SPEED_SEL1 V_T6_SPEED_SEL1(1U)
#define A_MAC_PORT_MTIP_MODE_CTL_SEG 0x1204
#define S_MODE_CTL 0
#define M_MODE_CTL 0x3U
#define V_MODE_CTL(x) ((x) << S_MODE_CTL)
#define G_MODE_CTL(x) (((x) >> S_MODE_CTL) & M_MODE_CTL)
#define A_T6_MAC_PORT_MTIP_SGMII_STATUS 0x1204
#define S_T6_REM_FAULT 4
#define V_T6_REM_FAULT(x) ((x) << S_T6_REM_FAULT)
#define F_T6_REM_FAULT V_T6_REM_FAULT(1U)
#define A_MAC_PORT_MTIP_TXCLK_CTL_SEG 0x1208
#define S_TXCLK_CTL 0
#define M_TXCLK_CTL 0xffffU
#define V_TXCLK_CTL(x) ((x) << S_TXCLK_CTL)
#define G_TXCLK_CTL(x) (((x) >> S_TXCLK_CTL) & M_TXCLK_CTL)
#define A_T6_MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_0 0x1208
#define A_MAC_PORT_MTIP_TX_PRMBL_CTL_SEG 0x120c
#define A_T6_MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_1 0x120c
#define A_T6_MAC_PORT_MTIP_SGMII_DEV_ABILITY 0x1210
#define A_T6_MAC_PORT_MTIP_SGMII_PARTNER_ABILITY 0x1214
#define A_T6_MAC_PORT_MTIP_SGMII_AN_EXPANSION 0x1218
#define S_NEXT_PAGE_ABLE 2
#define V_NEXT_PAGE_ABLE(x) ((x) << S_NEXT_PAGE_ABLE)
#define F_NEXT_PAGE_ABLE V_NEXT_PAGE_ABLE(1U)
#define S_PAGE_RECEIVE 1
#define V_PAGE_RECEIVE(x) ((x) << S_PAGE_RECEIVE)
#define F_PAGE_RECEIVE V_PAGE_RECEIVE(1U)
#define A_MAC_PORT_MTIP_SGMII_NP_TX 0x121c
#define S_NP_TX 0
#define M_NP_TX 0xffffU
#define V_NP_TX(x) ((x) << S_NP_TX)
#define G_NP_TX(x) (((x) >> S_NP_TX) & M_NP_TX)
#define A_MAC_PORT_MTIP_WAN_RS_COL_CNT 0x1220
#define S_COL_CNT 0
#define M_COL_CNT 0xffffU
#define V_COL_CNT(x) ((x) << S_COL_CNT)
#define G_COL_CNT(x) (((x) >> S_COL_CNT) & M_COL_CNT)
#define A_MAC_PORT_MTIP_SGMII_LP_NP_RX 0x1220
#define S_LP_NP_RX 0
#define M_LP_NP_RX 0xffffU
#define V_LP_NP_RX(x) ((x) << S_LP_NP_RX)
#define G_LP_NP_RX(x) (((x) >> S_LP_NP_RX) & M_LP_NP_RX)
#define A_T6_MAC_PORT_MTIP_SGMII_EXTENDED_STATUS 0x123c
#define S_EXTENDED_STATUS 0
#define M_EXTENDED_STATUS 0xffffU
#define V_EXTENDED_STATUS(x) ((x) << S_EXTENDED_STATUS)
#define G_EXTENDED_STATUS(x) (((x) >> S_EXTENDED_STATUS) & M_EXTENDED_STATUS)
#define A_MAC_PORT_MTIP_VL_INTVL 0x1240
#define S_VL_INTVL 1
#define V_VL_INTVL(x) ((x) << S_VL_INTVL)
#define F_VL_INTVL V_VL_INTVL(1U)
#define A_MAC_PORT_MTIP_SGMII_SCRATCH 0x1240
#define S_SCRATCH 0
#define M_SCRATCH 0xffffU
#define V_SCRATCH(x) ((x) << S_SCRATCH)
#define G_SCRATCH(x) (((x) >> S_SCRATCH) & M_SCRATCH)
#define A_MAC_PORT_MTIP_SGMII_REV 0x1244
#define S_SGMII_VER 8
#define M_SGMII_VER 0xffU
#define V_SGMII_VER(x) ((x) << S_SGMII_VER)
#define G_SGMII_VER(x) (((x) >> S_SGMII_VER) & M_SGMII_VER)
#define S_SGMII_REV 0
#define M_SGMII_REV 0xffU
#define V_SGMII_REV(x) ((x) << S_SGMII_REV)
#define G_SGMII_REV(x) (((x) >> S_SGMII_REV) & M_SGMII_REV)
#define A_T6_MAC_PORT_MTIP_SGMII_LINK_TIMER_LO 0x1248
#define S_LINK_TIMER_LO 0
#define M_LINK_TIMER_LO 0xffffU
#define V_LINK_TIMER_LO(x) ((x) << S_LINK_TIMER_LO)
#define G_LINK_TIMER_LO(x) (((x) >> S_LINK_TIMER_LO) & M_LINK_TIMER_LO)
#define A_T6_MAC_PORT_MTIP_SGMII_LINK_TIMER_HI 0x124c
#define S_LINK_TIMER_HI 0
#define M_LINK_TIMER_HI 0xffffU
#define V_LINK_TIMER_HI(x) ((x) << S_LINK_TIMER_HI)
#define G_LINK_TIMER_HI(x) (((x) >> S_LINK_TIMER_HI) & M_LINK_TIMER_HI)
#define A_T6_MAC_PORT_MTIP_SGMII_IF_MODE 0x1250
#define S_SGMII_DUPLEX 4
#define V_SGMII_DUPLEX(x) ((x) << S_SGMII_DUPLEX)
#define F_SGMII_DUPLEX V_SGMII_DUPLEX(1U)
#define A_MAC_PORT_MTIP_SGMII_DECODE_ERROR 0x1254
#define S_T6_DECODE_ERROR 0
#define M_T6_DECODE_ERROR 0xffffU
#define V_T6_DECODE_ERROR(x) ((x) << S_T6_DECODE_ERROR)
#define G_T6_DECODE_ERROR(x) (((x) >> S_T6_DECODE_ERROR) & M_T6_DECODE_ERROR)
#define A_MAC_PORT_MTIP_KR_PCS_CONTROL_1 0x1300
#define S_LOW_POWER 11
#define V_LOW_POWER(x) ((x) << S_LOW_POWER)
#define F_LOW_POWER V_LOW_POWER(1U)
#define S_T6_SPEED_SEL1 6
#define V_T6_SPEED_SEL1(x) ((x) << S_T6_SPEED_SEL1)
#define F_T6_SPEED_SEL1 V_T6_SPEED_SEL1(1U)
#define S_SPEED_SEL2 2
#define M_SPEED_SEL2 0xfU
#define V_SPEED_SEL2(x) ((x) << S_SPEED_SEL2)
#define G_SPEED_SEL2(x) (((x) >> S_SPEED_SEL2) & M_SPEED_SEL2)
#define A_MAC_PORT_MTIP_KR_PCS_STATUS_1 0x1304
#define S_TX_LPI 11
#define V_TX_LPI(x) ((x) << S_TX_LPI)
#define F_TX_LPI V_TX_LPI(1U)
#define S_RX_LPI 10
#define V_RX_LPI(x) ((x) << S_RX_LPI)
#define F_RX_LPI V_RX_LPI(1U)
#define S_TX_LPI_ACTIVE 9
#define V_TX_LPI_ACTIVE(x) ((x) << S_TX_LPI_ACTIVE)
#define F_TX_LPI_ACTIVE V_TX_LPI_ACTIVE(1U)
#define S_RX_LPI_ACTIVE 8
#define V_RX_LPI_ACTIVE(x) ((x) << S_RX_LPI_ACTIVE)
#define F_RX_LPI_ACTIVE V_RX_LPI_ACTIVE(1U)
#define S_FAULT 7
#define V_FAULT(x) ((x) << S_FAULT)
#define F_FAULT V_FAULT(1U)
#define S_PCS_RX_LINK_STAT 2
#define V_PCS_RX_LINK_STAT(x) ((x) << S_PCS_RX_LINK_STAT)
#define F_PCS_RX_LINK_STAT V_PCS_RX_LINK_STAT(1U)
#define S_LOW_POWER_ABILITY 1
#define V_LOW_POWER_ABILITY(x) ((x) << S_LOW_POWER_ABILITY)
#define F_LOW_POWER_ABILITY V_LOW_POWER_ABILITY(1U)
#define A_MAC_PORT_MTIP_KR_PCS_DEVICE_IDENTIFIER_1 0x1308
#define A_MAC_PORT_MTIP_KR_PCS_DEVICE_IDENTIFIER_2 0x130c
#define A_MAC_PORT_MTIP_KR_PCS_SPEED_ABILITY 0x1310
#define S_10G_CAPABLE 0
#define V_10G_CAPABLE(x) ((x) << S_10G_CAPABLE)
#define F_10G_CAPABLE V_10G_CAPABLE(1U)
#define A_MAC_PORT_MTIP_KR_PCS_DEVICES_IN_PACKAGELO 0x1314
#define S_AUTO_NEGOTIATION_PRESENT 7
#define V_AUTO_NEGOTIATION_PRESENT(x) ((x) << S_AUTO_NEGOTIATION_PRESENT)
#define F_AUTO_NEGOTIATION_PRESENT V_AUTO_NEGOTIATION_PRESENT(1U)
#define S_DTE_XS_PRESENT 5
#define V_DTE_XS_PRESENT(x) ((x) << S_DTE_XS_PRESENT)
#define F_DTE_XS_PRESENT V_DTE_XS_PRESENT(1U)
#define S_PHY_XS_PRESENT 4
#define V_PHY_XS_PRESENT(x) ((x) << S_PHY_XS_PRESENT)
#define F_PHY_XS_PRESENT V_PHY_XS_PRESENT(1U)
#define S_PCS_PRESENT 3
#define V_PCS_PRESENT(x) ((x) << S_PCS_PRESENT)
#define F_PCS_PRESENT V_PCS_PRESENT(1U)
#define S_WIS_PRESENT 2
#define V_WIS_PRESENT(x) ((x) << S_WIS_PRESENT)
#define F_WIS_PRESENT V_WIS_PRESENT(1U)
#define S_PMD_PMA_PRESENT 1
#define V_PMD_PMA_PRESENT(x) ((x) << S_PMD_PMA_PRESENT)
#define F_PMD_PMA_PRESENT V_PMD_PMA_PRESENT(1U)
#define S_CLAUSE_22_REG_PRESENT 0
#define V_CLAUSE_22_REG_PRESENT(x) ((x) << S_CLAUSE_22_REG_PRESENT)
#define F_CLAUSE_22_REG_PRESENT V_CLAUSE_22_REG_PRESENT(1U)
#define A_MAC_PORT_MTIP_KR_PCS_DEVICES_IN_PACKAGEHI 0x1318
#define A_MAC_PORT_MTIP_KR_PCS_CONTROL_2 0x131c
#define S_PCS_TYPE_SELECTION 0
#define M_PCS_TYPE_SELECTION 0x3U
#define V_PCS_TYPE_SELECTION(x) ((x) << S_PCS_TYPE_SELECTION)
#define G_PCS_TYPE_SELECTION(x) (((x) >> S_PCS_TYPE_SELECTION) & M_PCS_TYPE_SELECTION)
#define A_MAC_PORT_MTIP_KR_PCS_STATUS_2 0x1320
#define S_DEVICE_PRESENT 14
#define M_DEVICE_PRESENT 0x3U
#define V_DEVICE_PRESENT(x) ((x) << S_DEVICE_PRESENT)
#define G_DEVICE_PRESENT(x) (((x) >> S_DEVICE_PRESENT) & M_DEVICE_PRESENT)
#define S_TRANSMIT_FAULT 11
#define V_TRANSMIT_FAULT(x) ((x) << S_TRANSMIT_FAULT)
#define F_TRANSMIT_FAULT V_TRANSMIT_FAULT(1U)
#define S_RECEIVE_FAULT 10
#define V_RECEIVE_FAULT(x) ((x) << S_RECEIVE_FAULT)
#define F_RECEIVE_FAULT V_RECEIVE_FAULT(1U)
#define S_10GBASE_W_CAPABLE 2
#define V_10GBASE_W_CAPABLE(x) ((x) << S_10GBASE_W_CAPABLE)
#define F_10GBASE_W_CAPABLE V_10GBASE_W_CAPABLE(1U)
#define S_10GBASE_X_CAPABLE 1
#define V_10GBASE_X_CAPABLE(x) ((x) << S_10GBASE_X_CAPABLE)
#define F_10GBASE_X_CAPABLE V_10GBASE_X_CAPABLE(1U)
#define S_10GBASE_R_CAPABLE 0
#define V_10GBASE_R_CAPABLE(x) ((x) << S_10GBASE_R_CAPABLE)
#define F_10GBASE_R_CAPABLE V_10GBASE_R_CAPABLE(1U)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_PACKAGE_IDENTIFIER_LO 0x1338
#define S_PCS_PACKAGE_IDENTIFIER_LO 0
#define M_PCS_PACKAGE_IDENTIFIER_LO 0xffffU
#define V_PCS_PACKAGE_IDENTIFIER_LO(x) ((x) << S_PCS_PACKAGE_IDENTIFIER_LO)
#define G_PCS_PACKAGE_IDENTIFIER_LO(x) (((x) >> S_PCS_PACKAGE_IDENTIFIER_LO) & M_PCS_PACKAGE_IDENTIFIER_LO)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_PACKAGE_IDENTIFIER_HI 0x133c
#define S_PCS_PACKAGE_IDENTIFIER_HI 0
#define M_PCS_PACKAGE_IDENTIFIER_HI 0xffffU
#define V_PCS_PACKAGE_IDENTIFIER_HI(x) ((x) << S_PCS_PACKAGE_IDENTIFIER_HI)
#define G_PCS_PACKAGE_IDENTIFIER_HI(x) (((x) >> S_PCS_PACKAGE_IDENTIFIER_HI) & M_PCS_PACKAGE_IDENTIFIER_HI)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_STATUS_1 0x1380
#define S_10GBASE_R_RX_LINK_STATUS 12
#define V_10GBASE_R_RX_LINK_STATUS(x) ((x) << S_10GBASE_R_RX_LINK_STATUS)
#define F_10GBASE_R_RX_LINK_STATUS V_10GBASE_R_RX_LINK_STATUS(1U)
#define S_PRBS9_PTTRN_TSTNG_ABILITY 3
#define V_PRBS9_PTTRN_TSTNG_ABILITY(x) ((x) << S_PRBS9_PTTRN_TSTNG_ABILITY)
#define F_PRBS9_PTTRN_TSTNG_ABILITY V_PRBS9_PTTRN_TSTNG_ABILITY(1U)
#define S_PRBS31_PTTRN_TSTNG_ABILITY 2
#define V_PRBS31_PTTRN_TSTNG_ABILITY(x) ((x) << S_PRBS31_PTTRN_TSTNG_ABILITY)
#define F_PRBS31_PTTRN_TSTNG_ABILITY V_PRBS31_PTTRN_TSTNG_ABILITY(1U)
#define S_10GBASE_R_PCS_HIGH_BER 1
#define V_10GBASE_R_PCS_HIGH_BER(x) ((x) << S_10GBASE_R_PCS_HIGH_BER)
#define F_10GBASE_R_PCS_HIGH_BER V_10GBASE_R_PCS_HIGH_BER(1U)
#define S_10GBASE_R_PCS_BLOCK_LOCK 0
#define V_10GBASE_R_PCS_BLOCK_LOCK(x) ((x) << S_10GBASE_R_PCS_BLOCK_LOCK)
#define F_10GBASE_R_PCS_BLOCK_LOCK V_10GBASE_R_PCS_BLOCK_LOCK(1U)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_STATUS_2 0x1384
#define S_LATCHED_BLOCK_LOCK 15
#define V_LATCHED_BLOCK_LOCK(x) ((x) << S_LATCHED_BLOCK_LOCK)
#define F_LATCHED_BLOCK_LOCK V_LATCHED_BLOCK_LOCK(1U)
#define S_LATCHED_HIGH_BER 14
#define V_LATCHED_HIGH_BER(x) ((x) << S_LATCHED_HIGH_BER)
#define F_LATCHED_HIGH_BER V_LATCHED_HIGH_BER(1U)
#define S_BERBER_COUNTER 8
#define M_BERBER_COUNTER 0x3fU
#define V_BERBER_COUNTER(x) ((x) << S_BERBER_COUNTER)
#define G_BERBER_COUNTER(x) (((x) >> S_BERBER_COUNTER) & M_BERBER_COUNTER)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_SEED_A_0 0x1388
#define S_TEST_PATTERN_SEED_A0 0
#define M_TEST_PATTERN_SEED_A0 0xffffU
#define V_TEST_PATTERN_SEED_A0(x) ((x) << S_TEST_PATTERN_SEED_A0)
#define G_TEST_PATTERN_SEED_A0(x) (((x) >> S_TEST_PATTERN_SEED_A0) & M_TEST_PATTERN_SEED_A0)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_SEED_A_1 0x138c
#define S_TEST_PATTERN_SEED_A1 0
#define M_TEST_PATTERN_SEED_A1 0xffffU
#define V_TEST_PATTERN_SEED_A1(x) ((x) << S_TEST_PATTERN_SEED_A1)
#define G_TEST_PATTERN_SEED_A1(x) (((x) >> S_TEST_PATTERN_SEED_A1) & M_TEST_PATTERN_SEED_A1)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_SEED_A_2 0x1390
#define S_TEST_PATTERN_SEED_A2 0
#define M_TEST_PATTERN_SEED_A2 0xffffU
#define V_TEST_PATTERN_SEED_A2(x) ((x) << S_TEST_PATTERN_SEED_A2)
#define G_TEST_PATTERN_SEED_A2(x) (((x) >> S_TEST_PATTERN_SEED_A2) & M_TEST_PATTERN_SEED_A2)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_SEED_A_3 0x1394
#define S_TEST_PATTERN_SEED_A3 0
#define M_TEST_PATTERN_SEED_A3 0x3ffU
#define V_TEST_PATTERN_SEED_A3(x) ((x) << S_TEST_PATTERN_SEED_A3)
#define G_TEST_PATTERN_SEED_A3(x) (((x) >> S_TEST_PATTERN_SEED_A3) & M_TEST_PATTERN_SEED_A3)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_SEED_B_0 0x1398
#define S_TEST_PATTERN_SEED_B0 0
#define M_TEST_PATTERN_SEED_B0 0xffffU
#define V_TEST_PATTERN_SEED_B0(x) ((x) << S_TEST_PATTERN_SEED_B0)
#define G_TEST_PATTERN_SEED_B0(x) (((x) >> S_TEST_PATTERN_SEED_B0) & M_TEST_PATTERN_SEED_B0)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_SEED_B_1 0x139c
#define S_TEST_PATTERN_SEED_B1 0
#define M_TEST_PATTERN_SEED_B1 0xffffU
#define V_TEST_PATTERN_SEED_B1(x) ((x) << S_TEST_PATTERN_SEED_B1)
#define G_TEST_PATTERN_SEED_B1(x) (((x) >> S_TEST_PATTERN_SEED_B1) & M_TEST_PATTERN_SEED_B1)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_SEED_B_2 0x13a0
#define S_TEST_PATTERN_SEED_B2 0
#define M_TEST_PATTERN_SEED_B2 0xffffU
#define V_TEST_PATTERN_SEED_B2(x) ((x) << S_TEST_PATTERN_SEED_B2)
#define G_TEST_PATTERN_SEED_B2(x) (((x) >> S_TEST_PATTERN_SEED_B2) & M_TEST_PATTERN_SEED_B2)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_SEED_B_3 0x13a4
#define S_TEST_PATTERN_SEED_B3 0
#define M_TEST_PATTERN_SEED_B3 0x3ffU
#define V_TEST_PATTERN_SEED_B3(x) ((x) << S_TEST_PATTERN_SEED_B3)
#define G_TEST_PATTERN_SEED_B3(x) (((x) >> S_TEST_PATTERN_SEED_B3) & M_TEST_PATTERN_SEED_B3)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_CONTROL 0x13a8
#define S_PRBS9_TX_TST_PTTRN_EN 6
#define V_PRBS9_TX_TST_PTTRN_EN(x) ((x) << S_PRBS9_TX_TST_PTTRN_EN)
#define F_PRBS9_TX_TST_PTTRN_EN V_PRBS9_TX_TST_PTTRN_EN(1U)
#define S_PRBS31_RX_TST_PTTRN_EN 5
#define V_PRBS31_RX_TST_PTTRN_EN(x) ((x) << S_PRBS31_RX_TST_PTTRN_EN)
#define F_PRBS31_RX_TST_PTTRN_EN V_PRBS31_RX_TST_PTTRN_EN(1U)
#define S_PRBS31_TX_TST_PTTRN_EN 4
#define V_PRBS31_TX_TST_PTTRN_EN(x) ((x) << S_PRBS31_TX_TST_PTTRN_EN)
#define F_PRBS31_TX_TST_PTTRN_EN V_PRBS31_TX_TST_PTTRN_EN(1U)
#define S_TX_TEST_PATTERN_EN 3
#define V_TX_TEST_PATTERN_EN(x) ((x) << S_TX_TEST_PATTERN_EN)
#define F_TX_TEST_PATTERN_EN V_TX_TEST_PATTERN_EN(1U)
#define S_RX_TEST_PATTERN_EN 2
#define V_RX_TEST_PATTERN_EN(x) ((x) << S_RX_TEST_PATTERN_EN)
#define F_RX_TEST_PATTERN_EN V_RX_TEST_PATTERN_EN(1U)
#define S_TEST_PATTERN_SELECT 1
#define V_TEST_PATTERN_SELECT(x) ((x) << S_TEST_PATTERN_SELECT)
#define F_TEST_PATTERN_SELECT V_TEST_PATTERN_SELECT(1U)
#define S_DATA_PATTERN_SELECT 0
#define V_DATA_PATTERN_SELECT(x) ((x) << S_DATA_PATTERN_SELECT)
#define F_DATA_PATTERN_SELECT V_DATA_PATTERN_SELECT(1U)
#define A_MAC_PORT_MTIP_KR_10GBASE_R_PCS_TEST_PATTERN_ERROR_COUNTER 0x13ac
#define S_TEST_PATTERN_ERR_CNTR 0
#define M_TEST_PATTERN_ERR_CNTR 0xffffU
#define V_TEST_PATTERN_ERR_CNTR(x) ((x) << S_TEST_PATTERN_ERR_CNTR)
#define G_TEST_PATTERN_ERR_CNTR(x) (((x) >> S_TEST_PATTERN_ERR_CNTR) & M_TEST_PATTERN_ERR_CNTR)
#define A_MAC_PORT_MTIP_KR_VENDOR_SPECIFIC_PCS_STATUS 0x13b4
#define S_TRANSMIT_FIFO_FAULT 1
#define V_TRANSMIT_FIFO_FAULT(x) ((x) << S_TRANSMIT_FIFO_FAULT)
#define F_TRANSMIT_FIFO_FAULT V_TRANSMIT_FIFO_FAULT(1U)
#define S_RECEIVE_FIFO_FAULT 0
#define V_RECEIVE_FIFO_FAULT(x) ((x) << S_RECEIVE_FIFO_FAULT)
#define F_RECEIVE_FIFO_FAULT V_RECEIVE_FIFO_FAULT(1U)
#define A_MAC_PORT_MTIP_KR4_CONTROL_1 0x1400
#define S_SPEED_SELECTION 13
#define V_SPEED_SELECTION(x) ((x) << S_SPEED_SELECTION)
#define F_SPEED_SELECTION V_SPEED_SELECTION(1U)
#define S_SPEED_SELECTION1 6
#define V_SPEED_SELECTION1(x) ((x) << S_SPEED_SELECTION1)
#define F_SPEED_SELECTION1 V_SPEED_SELECTION1(1U)
#define S_SPEED_SELECTION2 2
#define M_SPEED_SELECTION2 0xfU
#define V_SPEED_SELECTION2(x) ((x) << S_SPEED_SELECTION2)
#define G_SPEED_SELECTION2(x) (((x) >> S_SPEED_SELECTION2) & M_SPEED_SELECTION2)
#define A_MAC_PORT_MTIP_KR4_STATUS_1 0x1404
#define S_RECEIVE_LINK_STAT 2
#define V_RECEIVE_LINK_STAT(x) ((x) << S_RECEIVE_LINK_STAT)
#define F_RECEIVE_LINK_STAT V_RECEIVE_LINK_STAT(1U)
#define A_MAC_PORT_MTIP_KR4_DEVICE_ID0 0x1408
#define A_MAC_PORT_MTIP_KR4_DEVICE_ID1 0x140c
#define S_T6_DEVICE_ID1 16
#define M_T6_DEVICE_ID1 0xffffU
#define V_T6_DEVICE_ID1(x) ((x) << S_T6_DEVICE_ID1)
#define G_T6_DEVICE_ID1(x) (((x) >> S_T6_DEVICE_ID1) & M_T6_DEVICE_ID1)
#define A_MAC_PORT_MTIP_KR4_SPEED_ABILITY 0x1410
#define S_100G_CAPABLE 3
#define V_100G_CAPABLE(x) ((x) << S_100G_CAPABLE)
#define F_100G_CAPABLE V_100G_CAPABLE(1U)
#define S_40G_CAPABLE 2
#define V_40G_CAPABLE(x) ((x) << S_40G_CAPABLE)
#define F_40G_CAPABLE V_40G_CAPABLE(1U)
#define S_10PASS_TS_2BASE_TL_CAPABLE 1
#define V_10PASS_TS_2BASE_TL_CAPABLE(x) ((x) << S_10PASS_TS_2BASE_TL_CAPABLE)
#define F_10PASS_TS_2BASE_TL_CAPABLE V_10PASS_TS_2BASE_TL_CAPABLE(1U)
#define A_MAC_PORT_MTIP_KR4_DEVICES_IN_PKG1 0x1414
#define S_CLAUSE_22_REG 0
#define V_CLAUSE_22_REG(x) ((x) << S_CLAUSE_22_REG)
#define F_CLAUSE_22_REG V_CLAUSE_22_REG(1U)
#define A_MAC_PORT_MTIP_KR4_DEVICES_IN_PKG2 0x1418
#define S_VENDOR_SPECIFIC_DEVICE 15
#define V_VENDOR_SPECIFIC_DEVICE(x) ((x) << S_VENDOR_SPECIFIC_DEVICE)
#define F_VENDOR_SPECIFIC_DEVICE V_VENDOR_SPECIFIC_DEVICE(1U)
#define S_VENDOR_SPECIFIC_DEVICE1 14
#define V_VENDOR_SPECIFIC_DEVICE1(x) ((x) << S_VENDOR_SPECIFIC_DEVICE1)
#define F_VENDOR_SPECIFIC_DEVICE1 V_VENDOR_SPECIFIC_DEVICE1(1U)
#define S_CLAUSE_22_EXT 13
#define V_CLAUSE_22_EXT(x) ((x) << S_CLAUSE_22_EXT)
#define F_CLAUSE_22_EXT V_CLAUSE_22_EXT(1U)
#define A_MAC_PORT_MTIP_KR4_CONTROL_2 0x141c
#define S_PCS_TYPE_SEL 0
#define M_PCS_TYPE_SEL 0x7U
#define V_PCS_TYPE_SEL(x) ((x) << S_PCS_TYPE_SEL)
#define G_PCS_TYPE_SEL(x) (((x) >> S_PCS_TYPE_SEL) & M_PCS_TYPE_SEL)
#define A_MAC_PORT_MTIP_KR4_STATUS_2 0x1420
#define S_100GBASE_R_CAPABLE 5
#define V_100GBASE_R_CAPABLE(x) ((x) << S_100GBASE_R_CAPABLE)
#define F_100GBASE_R_CAPABLE V_100GBASE_R_CAPABLE(1U)
#define S_40GBASE_R_CAPABLE 4
#define V_40GBASE_R_CAPABLE(x) ((x) << S_40GBASE_R_CAPABLE)
#define F_40GBASE_R_CAPABLE V_40GBASE_R_CAPABLE(1U)
#define S_10GBASE_T_CAPABLE 3
#define V_10GBASE_T_CAPABLE(x) ((x) << S_10GBASE_T_CAPABLE)
#define F_10GBASE_T_CAPABLE V_10GBASE_T_CAPABLE(1U)
#define A_MAC_PORT_MTIP_KR4_PKG_ID0 0x1438
#define A_MAC_PORT_MTIP_KR4_PKG_ID1 0x143c
#define A_MAC_PORT_MTIP_KR4_BASE_R_STATUS_1 0x1480
#define S_T6_RX_LINK_STATUS 12
#define V_T6_RX_LINK_STATUS(x) ((x) << S_T6_RX_LINK_STATUS)
#define F_T6_RX_LINK_STATUS V_T6_RX_LINK_STATUS(1U)
#define S_HIGH_BER 1
#define V_HIGH_BER(x) ((x) << S_HIGH_BER)
#define F_HIGH_BER V_HIGH_BER(1U)
#define S_KR4_BLOCK_LOCK 0
#define V_KR4_BLOCK_LOCK(x) ((x) << S_KR4_BLOCK_LOCK)
#define F_KR4_BLOCK_LOCK V_KR4_BLOCK_LOCK(1U)
#define A_MAC_PORT_MTIP_KR4_BASE_R_STATUS_2 0x1484
#define S_LATCHED_BL_LK 15
#define V_LATCHED_BL_LK(x) ((x) << S_LATCHED_BL_LK)
#define F_LATCHED_BL_LK V_LATCHED_BL_LK(1U)
#define S_LATCHED_HG_BR 14
#define V_LATCHED_HG_BR(x) ((x) << S_LATCHED_HG_BR)
#define F_LATCHED_HG_BR V_LATCHED_HG_BR(1U)
#define S_BER_CNT 8
#define M_BER_CNT 0x3fU
#define V_BER_CNT(x) ((x) << S_BER_CNT)
#define G_BER_CNT(x) (((x) >> S_BER_CNT) & M_BER_CNT)
#define S_ERR_BL_CNT 0
#define M_ERR_BL_CNT 0xffU
#define V_ERR_BL_CNT(x) ((x) << S_ERR_BL_CNT)
#define G_ERR_BL_CNT(x) (((x) >> S_ERR_BL_CNT) & M_ERR_BL_CNT)
#define A_MAC_PORT_MTIP_KR4_BASE_R_TEST_CONTROL 0x14a8
#define S_TX_TP_EN 3
#define V_TX_TP_EN(x) ((x) << S_TX_TP_EN)
#define F_TX_TP_EN V_TX_TP_EN(1U)
#define S_RX_TP_EN 2
#define V_RX_TP_EN(x) ((x) << S_RX_TP_EN)
#define F_RX_TP_EN V_RX_TP_EN(1U)
#define A_MAC_PORT_MTIP_KR4_BASE_R_TEST_ERR_CNT 0x14ac
#define S_TP_ERR_CNTR 0
#define M_TP_ERR_CNTR 0xffffU
#define V_TP_ERR_CNTR(x) ((x) << S_TP_ERR_CNTR)
#define G_TP_ERR_CNTR(x) (((x) >> S_TP_ERR_CNTR) & M_TP_ERR_CNTR)
#define A_MAC_PORT_MTIP_KR4_BER_HIGH_ORDER_CNT 0x14b0
#define S_BER_HI_ORDER_CNT 0
#define M_BER_HI_ORDER_CNT 0xffffU
#define V_BER_HI_ORDER_CNT(x) ((x) << S_BER_HI_ORDER_CNT)
#define G_BER_HI_ORDER_CNT(x) (((x) >> S_BER_HI_ORDER_CNT) & M_BER_HI_ORDER_CNT)
#define A_MAC_PORT_MTIP_KR4_ERR_BLK_HIGH_ORDER_CNT 0x14b4
#define S_HI_ORDER_CNT_EN 15
#define V_HI_ORDER_CNT_EN(x) ((x) << S_HI_ORDER_CNT_EN)
#define F_HI_ORDER_CNT_EN V_HI_ORDER_CNT_EN(1U)
#define S_ERR_BLK_CNTR 0
#define M_ERR_BLK_CNTR 0x3fffU
#define V_ERR_BLK_CNTR(x) ((x) << S_ERR_BLK_CNTR)
#define G_ERR_BLK_CNTR(x) (((x) >> S_ERR_BLK_CNTR) & M_ERR_BLK_CNTR)
#define A_MAC_PORT_MTIP_KR4_MULTI_LANE_ALIGN_STATUS_1 0x14c8
#define S_LANE_ALIGN_STATUS 12
#define V_LANE_ALIGN_STATUS(x) ((x) << S_LANE_ALIGN_STATUS)
#define F_LANE_ALIGN_STATUS V_LANE_ALIGN_STATUS(1U)
#define S_LANE_3_BLK_LCK 3
#define V_LANE_3_BLK_LCK(x) ((x) << S_LANE_3_BLK_LCK)
#define F_LANE_3_BLK_LCK V_LANE_3_BLK_LCK(1U)
#define S_LANE_2_BLK_LC32_6431K 2
#define V_LANE_2_BLK_LC32_6431K(x) ((x) << S_LANE_2_BLK_LC32_6431K)
#define F_LANE_2_BLK_LC32_6431K V_LANE_2_BLK_LC32_6431K(1U)
#define S_LANE_1_BLK_LCK 1
#define V_LANE_1_BLK_LCK(x) ((x) << S_LANE_1_BLK_LCK)
#define F_LANE_1_BLK_LCK V_LANE_1_BLK_LCK(1U)
#define S_LANE_0_BLK_LCK 0
#define V_LANE_0_BLK_LCK(x) ((x) << S_LANE_0_BLK_LCK)
#define F_LANE_0_BLK_LCK V_LANE_0_BLK_LCK(1U)
#define A_MAC_PORT_MTIP_KR4_MULTI_LANE_ALIGN_STATUS_2 0x14cc
#define A_MAC_PORT_MTIP_KR4_MULTI_LANE_ALIGN_STATUS_3 0x14d0
#define S_LANE_3_ALIGN_MRKR_LCK 3
#define V_LANE_3_ALIGN_MRKR_LCK(x) ((x) << S_LANE_3_ALIGN_MRKR_LCK)
#define F_LANE_3_ALIGN_MRKR_LCK V_LANE_3_ALIGN_MRKR_LCK(1U)
#define S_LANE_2_ALIGN_MRKR_LCK 2
#define V_LANE_2_ALIGN_MRKR_LCK(x) ((x) << S_LANE_2_ALIGN_MRKR_LCK)
#define F_LANE_2_ALIGN_MRKR_LCK V_LANE_2_ALIGN_MRKR_LCK(1U)
#define S_LANE_1_ALIGN_MRKR_LCK 1
#define V_LANE_1_ALIGN_MRKR_LCK(x) ((x) << S_LANE_1_ALIGN_MRKR_LCK)
#define F_LANE_1_ALIGN_MRKR_LCK V_LANE_1_ALIGN_MRKR_LCK(1U)
#define S_LANE_0_ALIGN_MRKR_LCK 0
#define V_LANE_0_ALIGN_MRKR_LCK(x) ((x) << S_LANE_0_ALIGN_MRKR_LCK)
#define F_LANE_0_ALIGN_MRKR_LCK V_LANE_0_ALIGN_MRKR_LCK(1U)
#define A_MAC_PORT_MTIP_KR4_MULTI_LANE_ALIGN_STATUS_4 0x14d4
#define A_MAC_PORT_MTIP_MDIO_CFG_STATUS 0x1600
#define S_CLK_DIV 7
#define M_CLK_DIV 0x1ffU
#define V_CLK_DIV(x) ((x) << S_CLK_DIV)
#define G_CLK_DIV(x) (((x) >> S_CLK_DIV) & M_CLK_DIV)
#define S_CL45_EN 6
#define V_CL45_EN(x) ((x) << S_CL45_EN)
#define F_CL45_EN V_CL45_EN(1U)
#define S_DISABLE_PREAMBLE 5
#define V_DISABLE_PREAMBLE(x) ((x) << S_DISABLE_PREAMBLE)
#define F_DISABLE_PREAMBLE V_DISABLE_PREAMBLE(1U)
#define S_MDIO_HOLD_TIME 2
#define M_MDIO_HOLD_TIME 0x7U
#define V_MDIO_HOLD_TIME(x) ((x) << S_MDIO_HOLD_TIME)
#define G_MDIO_HOLD_TIME(x) (((x) >> S_MDIO_HOLD_TIME) & M_MDIO_HOLD_TIME)
#define S_MDIO_READ_ERR 1
#define V_MDIO_READ_ERR(x) ((x) << S_MDIO_READ_ERR)
#define F_MDIO_READ_ERR V_MDIO_READ_ERR(1U)
#define S_MDIO_BUSY 0
#define V_MDIO_BUSY(x) ((x) << S_MDIO_BUSY)
#define F_MDIO_BUSY V_MDIO_BUSY(1U)
#define A_MAC_PORT_MTIP_MDIO_COMMAND 0x1604
#define S_MDIO_CMD_READ 15
#define V_MDIO_CMD_READ(x) ((x) << S_MDIO_CMD_READ)
#define F_MDIO_CMD_READ V_MDIO_CMD_READ(1U)
#define S_READ_INCR 14
#define V_READ_INCR(x) ((x) << S_READ_INCR)
#define F_READ_INCR V_READ_INCR(1U)
#define S_PORT_ADDR 5
#define M_PORT_ADDR 0x1fU
#define V_PORT_ADDR(x) ((x) << S_PORT_ADDR)
#define G_PORT_ADDR(x) (((x) >> S_PORT_ADDR) & M_PORT_ADDR)
#define S_DEV_ADDR 0
#define M_DEV_ADDR 0x1fU
#define V_DEV_ADDR(x) ((x) << S_DEV_ADDR)
#define G_DEV_ADDR(x) (((x) >> S_DEV_ADDR) & M_DEV_ADDR)
#define A_MAC_PORT_MTIP_MDIO_DATA 0x1608
#define S_READBUSY 31
#define V_READBUSY(x) ((x) << S_READBUSY)
#define F_READBUSY V_READBUSY(1U)
#define S_DATA_WORD 0
#define M_DATA_WORD 0xffffU
#define V_DATA_WORD(x) ((x) << S_DATA_WORD)
#define G_DATA_WORD(x) (((x) >> S_DATA_WORD) & M_DATA_WORD)
#define A_MAC_PORT_MTIP_MDIO_REGADDR 0x160c
#define S_MDIO_ADDR 0
#define M_MDIO_ADDR 0xffffU
#define V_MDIO_ADDR(x) ((x) << S_MDIO_ADDR)
#define G_MDIO_ADDR(x) (((x) >> S_MDIO_ADDR) & M_MDIO_ADDR)
#define A_MAC_PORT_MTIP_KR4_BIP_ERR_CNT_LANE_0 0x1720
#define S_BIP_ERR_CNT_LANE_0 0
#define M_BIP_ERR_CNT_LANE_0 0xffffU
#define V_BIP_ERR_CNT_LANE_0(x) ((x) << S_BIP_ERR_CNT_LANE_0)
#define G_BIP_ERR_CNT_LANE_0(x) (((x) >> S_BIP_ERR_CNT_LANE_0) & M_BIP_ERR_CNT_LANE_0)
#define A_MAC_PORT_MTIP_KR4_BIP_ERR_CNT_LANE_1 0x1724
#define S_BIP_ERR_CNT_LANE_1 0
#define M_BIP_ERR_CNT_LANE_1 0xffffU
#define V_BIP_ERR_CNT_LANE_1(x) ((x) << S_BIP_ERR_CNT_LANE_1)
#define G_BIP_ERR_CNT_LANE_1(x) (((x) >> S_BIP_ERR_CNT_LANE_1) & M_BIP_ERR_CNT_LANE_1)
#define A_MAC_PORT_MTIP_KR4_BIP_ERR_CNT_LANE_2 0x1728
#define S_BIP_ERR_CNT_LANE_2 0
#define M_BIP_ERR_CNT_LANE_2 0xffffU
#define V_BIP_ERR_CNT_LANE_2(x) ((x) << S_BIP_ERR_CNT_LANE_2)
#define G_BIP_ERR_CNT_LANE_2(x) (((x) >> S_BIP_ERR_CNT_LANE_2) & M_BIP_ERR_CNT_LANE_2)
#define A_MAC_PORT_MTIP_KR4_BIP_ERR_CNT_LANE_3 0x172c
#define S_BIP_ERR_CNT_LANE_3 0
#define M_BIP_ERR_CNT_LANE_3 0xffffU
#define V_BIP_ERR_CNT_LANE_3(x) ((x) << S_BIP_ERR_CNT_LANE_3)
#define G_BIP_ERR_CNT_LANE_3(x) (((x) >> S_BIP_ERR_CNT_LANE_3) & M_BIP_ERR_CNT_LANE_3)
#define A_MAC_PORT_MTIP_VLAN_TPID_0 0x1a00
#define S_VLANTAG 0
#define M_VLANTAG 0xffffU
#define V_VLANTAG(x) ((x) << S_VLANTAG)
#define G_VLANTAG(x) (((x) >> S_VLANTAG) & M_VLANTAG)
#define A_MAC_PORT_MTIP_VLAN_TPID_1 0x1a04
#define A_MAC_PORT_MTIP_VLAN_TPID_2 0x1a08
#define A_MAC_PORT_MTIP_VLAN_TPID_3 0x1a0c
#define A_MAC_PORT_MTIP_VLAN_TPID_4 0x1a10
#define A_MAC_PORT_MTIP_VLAN_TPID_5 0x1a14
#define A_MAC_PORT_MTIP_VLAN_TPID_6 0x1a18
#define A_MAC_PORT_MTIP_VLAN_TPID_7 0x1a1c
#define A_MAC_PORT_MTIP_KR4_LANE_0_MAPPING 0x1a40
#define S_KR4_LANE_0_MAPPING 0
#define M_KR4_LANE_0_MAPPING 0x3U
#define V_KR4_LANE_0_MAPPING(x) ((x) << S_KR4_LANE_0_MAPPING)
#define G_KR4_LANE_0_MAPPING(x) (((x) >> S_KR4_LANE_0_MAPPING) & M_KR4_LANE_0_MAPPING)
#define A_MAC_PORT_MTIP_KR4_LANE_1_MAPPING 0x1a44
#define S_KR4_LANE_1_MAPPING 0
#define M_KR4_LANE_1_MAPPING 0x3U
#define V_KR4_LANE_1_MAPPING(x) ((x) << S_KR4_LANE_1_MAPPING)
#define G_KR4_LANE_1_MAPPING(x) (((x) >> S_KR4_LANE_1_MAPPING) & M_KR4_LANE_1_MAPPING)
#define A_MAC_PORT_MTIP_KR4_LANE_2_MAPPING 0x1a48
#define S_KR4_LANE_2_MAPPING 0
#define M_KR4_LANE_2_MAPPING 0x3U
#define V_KR4_LANE_2_MAPPING(x) ((x) << S_KR4_LANE_2_MAPPING)
#define G_KR4_LANE_2_MAPPING(x) (((x) >> S_KR4_LANE_2_MAPPING) & M_KR4_LANE_2_MAPPING)
#define A_MAC_PORT_MTIP_KR4_LANE_3_MAPPING 0x1a4c
#define S_KR4_LANE_3_MAPPING 0
#define M_KR4_LANE_3_MAPPING 0x3U
#define V_KR4_LANE_3_MAPPING(x) ((x) << S_KR4_LANE_3_MAPPING)
#define G_KR4_LANE_3_MAPPING(x) (((x) >> S_KR4_LANE_3_MAPPING) & M_KR4_LANE_3_MAPPING)
#define A_MAC_PORT_MTIP_KR4_SCRATCH 0x1af0
#define A_MAC_PORT_MTIP_KR4_CORE_REVISION 0x1af4
#define A_MAC_PORT_MTIP_KR4_VL_INTVL 0x1af8
#define S_SHRT_MRKR_CNFG 0
#define V_SHRT_MRKR_CNFG(x) ((x) << S_SHRT_MRKR_CNFG)
#define F_SHRT_MRKR_CNFG V_SHRT_MRKR_CNFG(1U)
#define A_MAC_PORT_MTIP_KR4_TX_LANE_THRESH 0x1afc
#define A_MAC_PORT_MTIP_CR4_CONTROL_1 0x1b00
#define A_MAC_PORT_MTIP_CR4_STATUS_1 0x1b04
#define S_CR4_RX_LINK_STATUS 2
#define V_CR4_RX_LINK_STATUS(x) ((x) << S_CR4_RX_LINK_STATUS)
#define F_CR4_RX_LINK_STATUS V_CR4_RX_LINK_STATUS(1U)
#define A_MAC_PORT_MTIP_CR4_DEVICE_ID0 0x1b08
#define S_CR4_DEVICE_ID0 0
#define M_CR4_DEVICE_ID0 0xffffU
#define V_CR4_DEVICE_ID0(x) ((x) << S_CR4_DEVICE_ID0)
#define G_CR4_DEVICE_ID0(x) (((x) >> S_CR4_DEVICE_ID0) & M_CR4_DEVICE_ID0)
#define A_MAC_PORT_MTIP_CR4_DEVICE_ID1 0x1b0c
#define S_CR4_DEVICE_ID1 0
#define M_CR4_DEVICE_ID1 0xffffU
#define V_CR4_DEVICE_ID1(x) ((x) << S_CR4_DEVICE_ID1)
#define G_CR4_DEVICE_ID1(x) (((x) >> S_CR4_DEVICE_ID1) & M_CR4_DEVICE_ID1)
#define A_MAC_PORT_MTIP_CR4_SPEED_ABILITY 0x1b10
#define S_CR4_100G_CAPABLE 8
#define V_CR4_100G_CAPABLE(x) ((x) << S_CR4_100G_CAPABLE)
#define F_CR4_100G_CAPABLE V_CR4_100G_CAPABLE(1U)
#define S_CR4_40G_CAPABLE 7
#define V_CR4_40G_CAPABLE(x) ((x) << S_CR4_40G_CAPABLE)
#define F_CR4_40G_CAPABLE V_CR4_40G_CAPABLE(1U)
#define A_MAC_PORT_MTIP_CR4_DEVICES_IN_PKG1 0x1b14
#define S_CLAUSE22REG_PRESENT 0
#define V_CLAUSE22REG_PRESENT(x) ((x) << S_CLAUSE22REG_PRESENT)
#define F_CLAUSE22REG_PRESENT V_CLAUSE22REG_PRESENT(1U)
#define A_MAC_PORT_MTIP_CR4_DEVICES_IN_PKG2 0x1b18
#define S_VSD_2_PRESENT 15
#define V_VSD_2_PRESENT(x) ((x) << S_VSD_2_PRESENT)
#define F_VSD_2_PRESENT V_VSD_2_PRESENT(1U)
#define S_VSD_1_PRESENT 14
#define V_VSD_1_PRESENT(x) ((x) << S_VSD_1_PRESENT)
#define F_VSD_1_PRESENT V_VSD_1_PRESENT(1U)
#define S_CLAUSE22_EXT_PRESENT 13
#define V_CLAUSE22_EXT_PRESENT(x) ((x) << S_CLAUSE22_EXT_PRESENT)
#define F_CLAUSE22_EXT_PRESENT V_CLAUSE22_EXT_PRESENT(1U)
#define A_MAC_PORT_MTIP_CR4_CONTROL_2 0x1b1c
#define S_CR4_PCS_TYPE_SELECTION 0
#define M_CR4_PCS_TYPE_SELECTION 0x7U
#define V_CR4_PCS_TYPE_SELECTION(x) ((x) << S_CR4_PCS_TYPE_SELECTION)
#define G_CR4_PCS_TYPE_SELECTION(x) (((x) >> S_CR4_PCS_TYPE_SELECTION) & M_CR4_PCS_TYPE_SELECTION)
#define A_MAC_PORT_MTIP_CR4_STATUS_2 0x1b20
#define A_MAC_PORT_MTIP_CR4_PKG_ID0 0x1b38
#define A_MAC_PORT_MTIP_CR4_PKG_ID1 0x1b3c
#define A_MAC_PORT_MTIP_CR4_BASE_R_STATUS_1 0x1b80
#define S_RX_LINK_STAT 12
#define V_RX_LINK_STAT(x) ((x) << S_RX_LINK_STAT)
#define F_RX_LINK_STAT V_RX_LINK_STAT(1U)
#define S_BR_BLOCK_LOCK 0
#define V_BR_BLOCK_LOCK(x) ((x) << S_BR_BLOCK_LOCK)
#define F_BR_BLOCK_LOCK V_BR_BLOCK_LOCK(1U)
#define A_MAC_PORT_MTIP_CR4_BASE_R_STATUS_2 0x1b84
#define S_BER_COUNTER 8
#define M_BER_COUNTER 0x3fU
#define V_BER_COUNTER(x) ((x) << S_BER_COUNTER)
#define G_BER_COUNTER(x) (((x) >> S_BER_COUNTER) & M_BER_COUNTER)
#define S_ERRORED_BLOCKS_CNTR 0
#define M_ERRORED_BLOCKS_CNTR 0xffU
#define V_ERRORED_BLOCKS_CNTR(x) ((x) << S_ERRORED_BLOCKS_CNTR)
#define G_ERRORED_BLOCKS_CNTR(x) (((x) >> S_ERRORED_BLOCKS_CNTR) & M_ERRORED_BLOCKS_CNTR)
#define A_MAC_PORT_MTIP_CR4_BASE_R_TEST_CONTROL 0x1ba8
#define S_SCRAMBLED_ID_TP_EN 7
#define V_SCRAMBLED_ID_TP_EN(x) ((x) << S_SCRAMBLED_ID_TP_EN)
#define F_SCRAMBLED_ID_TP_EN V_SCRAMBLED_ID_TP_EN(1U)
#define A_MAC_PORT_MTIP_CR4_BASE_R_TEST_ERR_CNT 0x1bac
#define S_BASE_R_TEST_ERR_CNT 0
#define M_BASE_R_TEST_ERR_CNT 0xffffU
#define V_BASE_R_TEST_ERR_CNT(x) ((x) << S_BASE_R_TEST_ERR_CNT)
#define G_BASE_R_TEST_ERR_CNT(x) (((x) >> S_BASE_R_TEST_ERR_CNT) & M_BASE_R_TEST_ERR_CNT)
#define A_MAC_PORT_MTIP_CR4_BER_HIGH_ORDER_CNT 0x1bb0
#define S_BER_HIGH_ORDER_CNT 0
#define M_BER_HIGH_ORDER_CNT 0xffffU
#define V_BER_HIGH_ORDER_CNT(x) ((x) << S_BER_HIGH_ORDER_CNT)
#define G_BER_HIGH_ORDER_CNT(x) (((x) >> S_BER_HIGH_ORDER_CNT) & M_BER_HIGH_ORDER_CNT)
#define A_MAC_PORT_MTIP_CR4_ERR_BLK_HIGH_ORDER_CNT 0x1bb4
#define S_HI_ORDER_CNT_PRESENT 15
#define V_HI_ORDER_CNT_PRESENT(x) ((x) << S_HI_ORDER_CNT_PRESENT)
#define F_HI_ORDER_CNT_PRESENT V_HI_ORDER_CNT_PRESENT(1U)
#define S_ERR_BLKS_CNTR 0
#define M_ERR_BLKS_CNTR 0x3fffU
#define V_ERR_BLKS_CNTR(x) ((x) << S_ERR_BLKS_CNTR)
#define G_ERR_BLKS_CNTR(x) (((x) >> S_ERR_BLKS_CNTR) & M_ERR_BLKS_CNTR)
#define A_MAC_PORT_MTIP_CR4_MULTI_LANE_ALIGN_STATUS_1 0x1bc8
#define S_LANE_ALIGN_STAT 12
#define V_LANE_ALIGN_STAT(x) ((x) << S_LANE_ALIGN_STAT)
#define F_LANE_ALIGN_STAT V_LANE_ALIGN_STAT(1U)
#define S_LANE_7_BLCK_LCK 7
#define V_LANE_7_BLCK_LCK(x) ((x) << S_LANE_7_BLCK_LCK)
#define F_LANE_7_BLCK_LCK V_LANE_7_BLCK_LCK(1U)
#define S_LANE_6_BLCK_LCK 6
#define V_LANE_6_BLCK_LCK(x) ((x) << S_LANE_6_BLCK_LCK)
#define F_LANE_6_BLCK_LCK V_LANE_6_BLCK_LCK(1U)
#define S_LANE_5_BLCK_LCK 5
#define V_LANE_5_BLCK_LCK(x) ((x) << S_LANE_5_BLCK_LCK)
#define F_LANE_5_BLCK_LCK V_LANE_5_BLCK_LCK(1U)
#define S_LANE_4_BLCK_LCK 4
#define V_LANE_4_BLCK_LCK(x) ((x) << S_LANE_4_BLCK_LCK)
#define F_LANE_4_BLCK_LCK V_LANE_4_BLCK_LCK(1U)
#define S_LANE_3_BLCK_LCK 3
#define V_LANE_3_BLCK_LCK(x) ((x) << S_LANE_3_BLCK_LCK)
#define F_LANE_3_BLCK_LCK V_LANE_3_BLCK_LCK(1U)
#define S_LANE_2_BLCK_LCK 2
#define V_LANE_2_BLCK_LCK(x) ((x) << S_LANE_2_BLCK_LCK)
#define F_LANE_2_BLCK_LCK V_LANE_2_BLCK_LCK(1U)
#define S_LANE_1_BLCK_LCK 1
#define V_LANE_1_BLCK_LCK(x) ((x) << S_LANE_1_BLCK_LCK)
#define F_LANE_1_BLCK_LCK V_LANE_1_BLCK_LCK(1U)
#define S_LANE_0_BLCK_LCK 0
#define V_LANE_0_BLCK_LCK(x) ((x) << S_LANE_0_BLCK_LCK)
#define F_LANE_0_BLCK_LCK V_LANE_0_BLCK_LCK(1U)
#define A_MAC_PORT_MTIP_CR4_MULTI_LANE_ALIGN_STATUS_2 0x1bcc
#define S_LANE_19_BLCK_LCK 11
#define V_LANE_19_BLCK_LCK(x) ((x) << S_LANE_19_BLCK_LCK)
#define F_LANE_19_BLCK_LCK V_LANE_19_BLCK_LCK(1U)
#define S_LANE_18_BLCK_LCK 10
#define V_LANE_18_BLCK_LCK(x) ((x) << S_LANE_18_BLCK_LCK)
#define F_LANE_18_BLCK_LCK V_LANE_18_BLCK_LCK(1U)
#define S_LANE_17_BLCK_LCK 9
#define V_LANE_17_BLCK_LCK(x) ((x) << S_LANE_17_BLCK_LCK)
#define F_LANE_17_BLCK_LCK V_LANE_17_BLCK_LCK(1U)
#define S_LANE_16_BLCK_LCK 8
#define V_LANE_16_BLCK_LCK(x) ((x) << S_LANE_16_BLCK_LCK)
#define F_LANE_16_BLCK_LCK V_LANE_16_BLCK_LCK(1U)
#define S_LANE_15_BLCK_LCK 7
#define V_LANE_15_BLCK_LCK(x) ((x) << S_LANE_15_BLCK_LCK)
#define F_LANE_15_BLCK_LCK V_LANE_15_BLCK_LCK(1U)
#define S_LANE_14_BLCK_LCK 6
#define V_LANE_14_BLCK_LCK(x) ((x) << S_LANE_14_BLCK_LCK)
#define F_LANE_14_BLCK_LCK V_LANE_14_BLCK_LCK(1U)
#define S_LANE_13_BLCK_LCK 5
#define V_LANE_13_BLCK_LCK(x) ((x) << S_LANE_13_BLCK_LCK)
#define F_LANE_13_BLCK_LCK V_LANE_13_BLCK_LCK(1U)
#define S_LANE_12_BLCK_LCK 4
#define V_LANE_12_BLCK_LCK(x) ((x) << S_LANE_12_BLCK_LCK)
#define F_LANE_12_BLCK_LCK V_LANE_12_BLCK_LCK(1U)
#define S_LANE_11_BLCK_LCK 3
#define V_LANE_11_BLCK_LCK(x) ((x) << S_LANE_11_BLCK_LCK)
#define F_LANE_11_BLCK_LCK V_LANE_11_BLCK_LCK(1U)
#define S_LANE_10_BLCK_LCK 2
#define V_LANE_10_BLCK_LCK(x) ((x) << S_LANE_10_BLCK_LCK)
#define F_LANE_10_BLCK_LCK V_LANE_10_BLCK_LCK(1U)
#define S_LANE_9_BLCK_LCK 1
#define V_LANE_9_BLCK_LCK(x) ((x) << S_LANE_9_BLCK_LCK)
#define F_LANE_9_BLCK_LCK V_LANE_9_BLCK_LCK(1U)
#define S_LANE_8_BLCK_LCK 0
#define V_LANE_8_BLCK_LCK(x) ((x) << S_LANE_8_BLCK_LCK)
#define F_LANE_8_BLCK_LCK V_LANE_8_BLCK_LCK(1U)
#define A_MAC_PORT_MTIP_CR4_MULTI_LANE_ALIGN_STATUS_3 0x1bd0
#define S_LANE7_ALGN_MRKR_LCK 7
#define V_LANE7_ALGN_MRKR_LCK(x) ((x) << S_LANE7_ALGN_MRKR_LCK)
#define F_LANE7_ALGN_MRKR_LCK V_LANE7_ALGN_MRKR_LCK(1U)
#define S_LANE6_ALGN_MRKR_LCK 6
#define V_LANE6_ALGN_MRKR_LCK(x) ((x) << S_LANE6_ALGN_MRKR_LCK)
#define F_LANE6_ALGN_MRKR_LCK V_LANE6_ALGN_MRKR_LCK(1U)
#define S_LANE5_ALGN_MRKR_LCK 5
#define V_LANE5_ALGN_MRKR_LCK(x) ((x) << S_LANE5_ALGN_MRKR_LCK)
#define F_LANE5_ALGN_MRKR_LCK V_LANE5_ALGN_MRKR_LCK(1U)
#define S_LANE4_ALGN_MRKR_LCK 4
#define V_LANE4_ALGN_MRKR_LCK(x) ((x) << S_LANE4_ALGN_MRKR_LCK)
#define F_LANE4_ALGN_MRKR_LCK V_LANE4_ALGN_MRKR_LCK(1U)
#define S_LANE3_ALGN_MRKR_LCK 3
#define V_LANE3_ALGN_MRKR_LCK(x) ((x) << S_LANE3_ALGN_MRKR_LCK)
#define F_LANE3_ALGN_MRKR_LCK V_LANE3_ALGN_MRKR_LCK(1U)
#define S_LANE2_ALGN_MRKR_LCK 2
#define V_LANE2_ALGN_MRKR_LCK(x) ((x) << S_LANE2_ALGN_MRKR_LCK)
#define F_LANE2_ALGN_MRKR_LCK V_LANE2_ALGN_MRKR_LCK(1U)
#define S_LANE1_ALGN_MRKR_LCK 1
#define V_LANE1_ALGN_MRKR_LCK(x) ((x) << S_LANE1_ALGN_MRKR_LCK)
#define F_LANE1_ALGN_MRKR_LCK V_LANE1_ALGN_MRKR_LCK(1U)
#define S_LANE0_ALGN_MRKR_LCK 0
#define V_LANE0_ALGN_MRKR_LCK(x) ((x) << S_LANE0_ALGN_MRKR_LCK)
#define F_LANE0_ALGN_MRKR_LCK V_LANE0_ALGN_MRKR_LCK(1U)
#define A_MAC_PORT_MTIP_CR4_MULTI_LANE_ALIGN_STATUS_4 0x1bd4
#define S_LANE19_ALGN_MRKR_LCK 11
#define V_LANE19_ALGN_MRKR_LCK(x) ((x) << S_LANE19_ALGN_MRKR_LCK)
#define F_LANE19_ALGN_MRKR_LCK V_LANE19_ALGN_MRKR_LCK(1U)
#define S_LANE18_ALGN_MRKR_LCK 10
#define V_LANE18_ALGN_MRKR_LCK(x) ((x) << S_LANE18_ALGN_MRKR_LCK)
#define F_LANE18_ALGN_MRKR_LCK V_LANE18_ALGN_MRKR_LCK(1U)
#define S_LANE17_ALGN_MRKR_LCK 9
#define V_LANE17_ALGN_MRKR_LCK(x) ((x) << S_LANE17_ALGN_MRKR_LCK)
#define F_LANE17_ALGN_MRKR_LCK V_LANE17_ALGN_MRKR_LCK(1U)
#define S_LANE16_ALGN_MRKR_LCK 8
#define V_LANE16_ALGN_MRKR_LCK(x) ((x) << S_LANE16_ALGN_MRKR_LCK)
#define F_LANE16_ALGN_MRKR_LCK V_LANE16_ALGN_MRKR_LCK(1U)
#define S_LANE15_ALGN_MRKR_LCK 7
#define V_LANE15_ALGN_MRKR_LCK(x) ((x) << S_LANE15_ALGN_MRKR_LCK)
#define F_LANE15_ALGN_MRKR_LCK V_LANE15_ALGN_MRKR_LCK(1U)
#define S_LANE14_ALGN_MRKR_LCK 6
#define V_LANE14_ALGN_MRKR_LCK(x) ((x) << S_LANE14_ALGN_MRKR_LCK)
#define F_LANE14_ALGN_MRKR_LCK V_LANE14_ALGN_MRKR_LCK(1U)
#define S_LANE13_ALGN_MRKR_LCK 5
#define V_LANE13_ALGN_MRKR_LCK(x) ((x) << S_LANE13_ALGN_MRKR_LCK)
#define F_LANE13_ALGN_MRKR_LCK V_LANE13_ALGN_MRKR_LCK(1U)
#define S_LANE12_ALGN_MRKR_LCK 4
#define V_LANE12_ALGN_MRKR_LCK(x) ((x) << S_LANE12_ALGN_MRKR_LCK)
#define F_LANE12_ALGN_MRKR_LCK V_LANE12_ALGN_MRKR_LCK(1U)
#define S_LANE11_ALGN_MRKR_LCK 3
#define V_LANE11_ALGN_MRKR_LCK(x) ((x) << S_LANE11_ALGN_MRKR_LCK)
#define F_LANE11_ALGN_MRKR_LCK V_LANE11_ALGN_MRKR_LCK(1U)
#define S_LANE10_ALGN_MRKR_LCK 2
#define V_LANE10_ALGN_MRKR_LCK(x) ((x) << S_LANE10_ALGN_MRKR_LCK)
#define F_LANE10_ALGN_MRKR_LCK V_LANE10_ALGN_MRKR_LCK(1U)
#define S_LANE9_ALGN_MRKR_LCK 1
#define V_LANE9_ALGN_MRKR_LCK(x) ((x) << S_LANE9_ALGN_MRKR_LCK)
#define F_LANE9_ALGN_MRKR_LCK V_LANE9_ALGN_MRKR_LCK(1U)
#define S_LANE8_ALGN_MRKR_LCK 0
#define V_LANE8_ALGN_MRKR_LCK(x) ((x) << S_LANE8_ALGN_MRKR_LCK)
#define F_LANE8_ALGN_MRKR_LCK V_LANE8_ALGN_MRKR_LCK(1U)
#define A_MAC_PORT_MTIP_PCS_CTL 0x1e00
#define S_PCS_LPBK 14
#define V_PCS_LPBK(x) ((x) << S_PCS_LPBK)
#define F_PCS_LPBK V_PCS_LPBK(1U)
#define S_SPEED_SEL1 13
#define V_SPEED_SEL1(x) ((x) << S_SPEED_SEL1)
#define F_SPEED_SEL1 V_SPEED_SEL1(1U)
#define S_LP_MODE 11
#define V_LP_MODE(x) ((x) << S_LP_MODE)
#define F_LP_MODE V_LP_MODE(1U)
#define S_SPEED_SEL0 6
#define V_SPEED_SEL0(x) ((x) << S_SPEED_SEL0)
#define F_SPEED_SEL0 V_SPEED_SEL0(1U)
#define S_PCS_SPEED 2
#define M_PCS_SPEED 0xfU
#define V_PCS_SPEED(x) ((x) << S_PCS_SPEED)
#define G_PCS_SPEED(x) (((x) >> S_PCS_SPEED) & M_PCS_SPEED)
#define A_MAC_PORT_MTIP_PCS_STATUS1 0x1e04
#define S_FAULTDET 7
#define V_FAULTDET(x) ((x) << S_FAULTDET)
#define F_FAULTDET V_FAULTDET(1U)
#define S_RX_LINK_STATUS 2
#define V_RX_LINK_STATUS(x) ((x) << S_RX_LINK_STATUS)
#define F_RX_LINK_STATUS V_RX_LINK_STATUS(1U)
#define S_LOPWRABL 1
#define V_LOPWRABL(x) ((x) << S_LOPWRABL)
#define F_LOPWRABL V_LOPWRABL(1U)
#define A_MAC_PORT_MTIP_PCS_DEVICE_ID0 0x1e08
#define S_DEVICE_ID0 0
#define M_DEVICE_ID0 0xffffU
#define V_DEVICE_ID0(x) ((x) << S_DEVICE_ID0)
#define G_DEVICE_ID0(x) (((x) >> S_DEVICE_ID0) & M_DEVICE_ID0)
#define A_MAC_PORT_MTIP_PCS_DEVICE_ID1 0x1e0c
#define S_DEVICE_ID1 0
#define M_DEVICE_ID1 0xffffU
#define V_DEVICE_ID1(x) ((x) << S_DEVICE_ID1)
#define G_DEVICE_ID1(x) (((x) >> S_DEVICE_ID1) & M_DEVICE_ID1)
#define A_MAC_PORT_MTIP_PCS_SPEED_ABILITY 0x1e10
#define S_100G 8
#define V_100G(x) ((x) << S_100G)
#define F_100G V_100G(1U)
#define S_40G 7
#define V_40G(x) ((x) << S_40G)
#define F_40G V_40G(1U)
#define S_10BASE_TL 1
#define V_10BASE_TL(x) ((x) << S_10BASE_TL)
#define F_10BASE_TL V_10BASE_TL(1U)
#define S_10G 0
#define V_10G(x) ((x) << S_10G)
#define F_10G V_10G(1U)
#define A_MAC_PORT_MTIP_PCS_DEVICE_PKG1 0x1e14
#define S_TC_PRESENT 6
#define V_TC_PRESENT(x) ((x) << S_TC_PRESENT)
#define F_TC_PRESENT V_TC_PRESENT(1U)
#define S_DTEXS 5
#define V_DTEXS(x) ((x) << S_DTEXS)
#define F_DTEXS V_DTEXS(1U)
#define S_PHYXS 4
#define V_PHYXS(x) ((x) << S_PHYXS)
#define F_PHYXS V_PHYXS(1U)
#define S_PCS 3
#define V_PCS(x) ((x) << S_PCS)
#define F_PCS V_PCS(1U)
#define S_WIS 2
#define V_WIS(x) ((x) << S_WIS)
#define F_WIS V_WIS(1U)
#define S_PMD_PMA 1
#define V_PMD_PMA(x) ((x) << S_PMD_PMA)
#define F_PMD_PMA V_PMD_PMA(1U)
#define S_CL22 0
#define V_CL22(x) ((x) << S_CL22)
#define F_CL22 V_CL22(1U)
#define A_MAC_PORT_MTIP_PCS_DEVICE_PKG2 0x1e18
#define S_VENDDEV2 15
#define V_VENDDEV2(x) ((x) << S_VENDDEV2)
#define F_VENDDEV2 V_VENDDEV2(1U)
#define S_VENDDEV1 14
#define V_VENDDEV1(x) ((x) << S_VENDDEV1)
#define F_VENDDEV1 V_VENDDEV1(1U)
#define S_CL22EXT 13
#define V_CL22EXT(x) ((x) << S_CL22EXT)
#define F_CL22EXT V_CL22EXT(1U)
#define A_MAC_PORT_MTIP_PCS_CTL2 0x1e1c
#define S_PCSTYPE 0
#define M_PCSTYPE 0x7U
#define V_PCSTYPE(x) ((x) << S_PCSTYPE)
#define G_PCSTYPE(x) (((x) >> S_PCSTYPE) & M_PCSTYPE)
#define A_MAC_PORT_MTIP_PCS_STATUS2 0x1e20
#define S_PCS_STAT2_DEVICE 15
#define V_PCS_STAT2_DEVICE(x) ((x) << S_PCS_STAT2_DEVICE)
#define F_PCS_STAT2_DEVICE V_PCS_STAT2_DEVICE(1U)
#define S_TXFAULT 7
#define V_TXFAULT(x) ((x) << S_TXFAULT)
#define F_TXFAULT V_TXFAULT(1U)
#define S_RXFAULT 6
#define V_RXFAULT(x) ((x) << S_RXFAULT)
#define F_RXFAULT V_RXFAULT(1U)
#define S_100BASE_R 5
#define V_100BASE_R(x) ((x) << S_100BASE_R)
#define F_100BASE_R V_100BASE_R(1U)
#define S_40GBASE_R 4
#define V_40GBASE_R(x) ((x) << S_40GBASE_R)
#define F_40GBASE_R V_40GBASE_R(1U)
#define S_10GBASE_T 3
#define V_10GBASE_T(x) ((x) << S_10GBASE_T)
#define F_10GBASE_T V_10GBASE_T(1U)
#define S_10GBASE_W 2
#define V_10GBASE_W(x) ((x) << S_10GBASE_W)
#define F_10GBASE_W V_10GBASE_W(1U)
#define S_10GBASE_X 1
#define V_10GBASE_X(x) ((x) << S_10GBASE_X)
#define F_10GBASE_X V_10GBASE_X(1U)
#define S_10GBASE_R 0
#define V_10GBASE_R(x) ((x) << S_10GBASE_R)
#define F_10GBASE_R V_10GBASE_R(1U)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_0 0x1e20
#define S_BIP_ERR_CNTLANE_0 0
#define M_BIP_ERR_CNTLANE_0 0xffffU
#define V_BIP_ERR_CNTLANE_0(x) ((x) << S_BIP_ERR_CNTLANE_0)
#define G_BIP_ERR_CNTLANE_0(x) (((x) >> S_BIP_ERR_CNTLANE_0) & M_BIP_ERR_CNTLANE_0)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_1 0x1e24
#define S_BIP_ERR_CNTLANE_1 0
#define M_BIP_ERR_CNTLANE_1 0xffffU
#define V_BIP_ERR_CNTLANE_1(x) ((x) << S_BIP_ERR_CNTLANE_1)
#define G_BIP_ERR_CNTLANE_1(x) (((x) >> S_BIP_ERR_CNTLANE_1) & M_BIP_ERR_CNTLANE_1)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_2 0x1e28
#define S_BIP_ERR_CNTLANE_2 0
#define M_BIP_ERR_CNTLANE_2 0xffffU
#define V_BIP_ERR_CNTLANE_2(x) ((x) << S_BIP_ERR_CNTLANE_2)
#define G_BIP_ERR_CNTLANE_2(x) (((x) >> S_BIP_ERR_CNTLANE_2) & M_BIP_ERR_CNTLANE_2)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_3 0x1e2c
#define S_BIP_ERR_CNTLANE_3 0
#define M_BIP_ERR_CNTLANE_3 0xffffU
#define V_BIP_ERR_CNTLANE_3(x) ((x) << S_BIP_ERR_CNTLANE_3)
#define G_BIP_ERR_CNTLANE_3(x) (((x) >> S_BIP_ERR_CNTLANE_3) & M_BIP_ERR_CNTLANE_3)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_4 0x1e30
#define S_BIP_ERR_CNTLANE_4 0
#define M_BIP_ERR_CNTLANE_4 0xffffU
#define V_BIP_ERR_CNTLANE_4(x) ((x) << S_BIP_ERR_CNTLANE_4)
#define G_BIP_ERR_CNTLANE_4(x) (((x) >> S_BIP_ERR_CNTLANE_4) & M_BIP_ERR_CNTLANE_4)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_5 0x1e34
#define S_BIP_ERR_CNTLANE_5 0
#define M_BIP_ERR_CNTLANE_5 0xffffU
#define V_BIP_ERR_CNTLANE_5(x) ((x) << S_BIP_ERR_CNTLANE_5)
#define G_BIP_ERR_CNTLANE_5(x) (((x) >> S_BIP_ERR_CNTLANE_5) & M_BIP_ERR_CNTLANE_5)
#define A_MAC_PORT_MTIP_PCS_PKG_ID0 0x1e38
#define S_PKG_ID0 0
#define M_PKG_ID0 0xffffU
#define V_PKG_ID0(x) ((x) << S_PKG_ID0)
#define G_PKG_ID0(x) (((x) >> S_PKG_ID0) & M_PKG_ID0)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_6 0x1e38
#define S_BIP_ERR_CNTLANE_6 0
#define M_BIP_ERR_CNTLANE_6 0xffffU
#define V_BIP_ERR_CNTLANE_6(x) ((x) << S_BIP_ERR_CNTLANE_6)
#define G_BIP_ERR_CNTLANE_6(x) (((x) >> S_BIP_ERR_CNTLANE_6) & M_BIP_ERR_CNTLANE_6)
#define A_MAC_PORT_MTIP_PCS_PKG_ID1 0x1e3c
#define S_PKG_ID1 0
#define M_PKG_ID1 0xffffU
#define V_PKG_ID1(x) ((x) << S_PKG_ID1)
#define G_PKG_ID1(x) (((x) >> S_PKG_ID1) & M_PKG_ID1)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_7 0x1e3c
#define S_BIP_ERR_CNTLANE_7 0
#define M_BIP_ERR_CNTLANE_7 0xffffU
#define V_BIP_ERR_CNTLANE_7(x) ((x) << S_BIP_ERR_CNTLANE_7)
#define G_BIP_ERR_CNTLANE_7(x) (((x) >> S_BIP_ERR_CNTLANE_7) & M_BIP_ERR_CNTLANE_7)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_8 0x1e40
#define S_BIP_ERR_CNTLANE_8 0
#define M_BIP_ERR_CNTLANE_8 0xffffU
#define V_BIP_ERR_CNTLANE_8(x) ((x) << S_BIP_ERR_CNTLANE_8)
#define G_BIP_ERR_CNTLANE_8(x) (((x) >> S_BIP_ERR_CNTLANE_8) & M_BIP_ERR_CNTLANE_8)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_9 0x1e44
#define S_BIP_ERR_CNTLANE_9 0
#define M_BIP_ERR_CNTLANE_9 0xffffU
#define V_BIP_ERR_CNTLANE_9(x) ((x) << S_BIP_ERR_CNTLANE_9)
#define G_BIP_ERR_CNTLANE_9(x) (((x) >> S_BIP_ERR_CNTLANE_9) & M_BIP_ERR_CNTLANE_9)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_10 0x1e48
#define S_BIP_ERR_CNTLANE_10 0
#define M_BIP_ERR_CNTLANE_10 0xffffU
#define V_BIP_ERR_CNTLANE_10(x) ((x) << S_BIP_ERR_CNTLANE_10)
#define G_BIP_ERR_CNTLANE_10(x) (((x) >> S_BIP_ERR_CNTLANE_10) & M_BIP_ERR_CNTLANE_10)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_11 0x1e4c
#define S_BIP_ERR_CNTLANE_11 0
#define M_BIP_ERR_CNTLANE_11 0xffffU
#define V_BIP_ERR_CNTLANE_11(x) ((x) << S_BIP_ERR_CNTLANE_11)
#define G_BIP_ERR_CNTLANE_11(x) (((x) >> S_BIP_ERR_CNTLANE_11) & M_BIP_ERR_CNTLANE_11)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_12 0x1e50
#define S_BIP_ERR_CNTLANE_12 0
#define M_BIP_ERR_CNTLANE_12 0xffffU
#define V_BIP_ERR_CNTLANE_12(x) ((x) << S_BIP_ERR_CNTLANE_12)
#define G_BIP_ERR_CNTLANE_12(x) (((x) >> S_BIP_ERR_CNTLANE_12) & M_BIP_ERR_CNTLANE_12)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_13 0x1e54
#define S_BIP_ERR_CNTLANE_13 0
#define M_BIP_ERR_CNTLANE_13 0xffffU
#define V_BIP_ERR_CNTLANE_13(x) ((x) << S_BIP_ERR_CNTLANE_13)
#define G_BIP_ERR_CNTLANE_13(x) (((x) >> S_BIP_ERR_CNTLANE_13) & M_BIP_ERR_CNTLANE_13)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_14 0x1e58
#define S_BIP_ERR_CNTLANE_14 0
#define M_BIP_ERR_CNTLANE_14 0xffffU
#define V_BIP_ERR_CNTLANE_14(x) ((x) << S_BIP_ERR_CNTLANE_14)
#define G_BIP_ERR_CNTLANE_14(x) (((x) >> S_BIP_ERR_CNTLANE_14) & M_BIP_ERR_CNTLANE_14)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_15 0x1e5c
#define S_BIP_ERR_CNTLANE_15 0
#define M_BIP_ERR_CNTLANE_15 0xffffU
#define V_BIP_ERR_CNTLANE_15(x) ((x) << S_BIP_ERR_CNTLANE_15)
#define G_BIP_ERR_CNTLANE_15(x) (((x) >> S_BIP_ERR_CNTLANE_15) & M_BIP_ERR_CNTLANE_15)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_16 0x1e60
#define S_BIP_ERR_CNTLANE_16 0
#define M_BIP_ERR_CNTLANE_16 0xffffU
#define V_BIP_ERR_CNTLANE_16(x) ((x) << S_BIP_ERR_CNTLANE_16)
#define G_BIP_ERR_CNTLANE_16(x) (((x) >> S_BIP_ERR_CNTLANE_16) & M_BIP_ERR_CNTLANE_16)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_17 0x1e64
#define S_BIP_ERR_CNTLANE_17 0
#define M_BIP_ERR_CNTLANE_17 0xffffU
#define V_BIP_ERR_CNTLANE_17(x) ((x) << S_BIP_ERR_CNTLANE_17)
#define G_BIP_ERR_CNTLANE_17(x) (((x) >> S_BIP_ERR_CNTLANE_17) & M_BIP_ERR_CNTLANE_17)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_18 0x1e68
#define S_BIP_ERR_CNTLANE_18 0
#define M_BIP_ERR_CNTLANE_18 0xffffU
#define V_BIP_ERR_CNTLANE_18(x) ((x) << S_BIP_ERR_CNTLANE_18)
#define G_BIP_ERR_CNTLANE_18(x) (((x) >> S_BIP_ERR_CNTLANE_18) & M_BIP_ERR_CNTLANE_18)
#define A_MAC_PORT_MTIP_CR4_BIP_ERR_CNTLANE_19 0x1e6c
#define S_BIP_ERR_CNTLANE_19 0
#define M_BIP_ERR_CNTLANE_19 0xffffU
#define V_BIP_ERR_CNTLANE_19(x) ((x) << S_BIP_ERR_CNTLANE_19)
#define G_BIP_ERR_CNTLANE_19(x) (((x) >> S_BIP_ERR_CNTLANE_19) & M_BIP_ERR_CNTLANE_19)
#define A_MAC_PORT_MTIP_PCS_BASER_STATUS1 0x1e80
#define S_RXLINKSTATUS 12
#define V_RXLINKSTATUS(x) ((x) << S_RXLINKSTATUS)
#define F_RXLINKSTATUS V_RXLINKSTATUS(1U)
#define S_RESEREVED 4
#define M_RESEREVED 0xffU
#define V_RESEREVED(x) ((x) << S_RESEREVED)
#define G_RESEREVED(x) (((x) >> S_RESEREVED) & M_RESEREVED)
#define S_10GPRBS9 3
#define V_10GPRBS9(x) ((x) << S_10GPRBS9)
#define F_10GPRBS9 V_10GPRBS9(1U)
#define S_10GPRBS31 2
#define V_10GPRBS31(x) ((x) << S_10GPRBS31)
#define F_10GPRBS31 V_10GPRBS31(1U)
#define S_HIBER 1
#define V_HIBER(x) ((x) << S_HIBER)
#define F_HIBER V_HIBER(1U)
#define S_BLOCKLOCK 0
#define V_BLOCKLOCK(x) ((x) << S_BLOCKLOCK)
#define F_BLOCKLOCK V_BLOCKLOCK(1U)
#define A_MAC_PORT_MTIP_PCS_BASER_STATUS2 0x1e84
#define S_BLOCKLOCKLL 15
#define V_BLOCKLOCKLL(x) ((x) << S_BLOCKLOCKLL)
#define F_BLOCKLOCKLL V_BLOCKLOCKLL(1U)
#define S_HIBERLH 14
#define V_HIBERLH(x) ((x) << S_HIBERLH)
#define F_HIBERLH V_HIBERLH(1U)
#define S_HIBERCOUNT 8
#define M_HIBERCOUNT 0x3fU
#define V_HIBERCOUNT(x) ((x) << S_HIBERCOUNT)
#define G_HIBERCOUNT(x) (((x) >> S_HIBERCOUNT) & M_HIBERCOUNT)
#define S_ERRBLKCNT 0
#define M_ERRBLKCNT 0xffU
#define V_ERRBLKCNT(x) ((x) << S_ERRBLKCNT)
#define G_ERRBLKCNT(x) (((x) >> S_ERRBLKCNT) & M_ERRBLKCNT)
#define A_MAC_PORT_MTIP_10GBASER_SEED_A 0x1e88
#define S_SEEDA 0
#define M_SEEDA 0xffffU
#define V_SEEDA(x) ((x) << S_SEEDA)
#define G_SEEDA(x) (((x) >> S_SEEDA) & M_SEEDA)
#define A_MAC_PORT_MTIP_10GBASER_SEED_A1 0x1e8c
#define S_SEEDA1 0
#define M_SEEDA1 0xffffU
#define V_SEEDA1(x) ((x) << S_SEEDA1)
#define G_SEEDA1(x) (((x) >> S_SEEDA1) & M_SEEDA1)
#define A_MAC_PORT_MTIP_10GBASER_SEED_A2 0x1e90
#define S_SEEDA2 0
#define M_SEEDA2 0xffffU
#define V_SEEDA2(x) ((x) << S_SEEDA2)
#define G_SEEDA2(x) (((x) >> S_SEEDA2) & M_SEEDA2)
#define A_MAC_PORT_MTIP_10GBASER_SEED_A3 0x1e94
#define S_SEEDA3 0
#define M_SEEDA3 0x3ffU
#define V_SEEDA3(x) ((x) << S_SEEDA3)
#define G_SEEDA3(x) (((x) >> S_SEEDA3) & M_SEEDA3)
#define A_MAC_PORT_MTIP_10GBASER_SEED_B 0x1e98
#define S_SEEDB 0
#define M_SEEDB 0xffffU
#define V_SEEDB(x) ((x) << S_SEEDB)
#define G_SEEDB(x) (((x) >> S_SEEDB) & M_SEEDB)
#define A_MAC_PORT_MTIP_10GBASER_SEED_B1 0x1e9c
#define S_SEEDB1 0
#define M_SEEDB1 0xffffU
#define V_SEEDB1(x) ((x) << S_SEEDB1)
#define G_SEEDB1(x) (((x) >> S_SEEDB1) & M_SEEDB1)
#define A_MAC_PORT_MTIP_10GBASER_SEED_B2 0x1ea0
#define S_SEEDB2 0
#define M_SEEDB2 0xffffU
#define V_SEEDB2(x) ((x) << S_SEEDB2)
#define G_SEEDB2(x) (((x) >> S_SEEDB2) & M_SEEDB2)
#define A_MAC_PORT_MTIP_10GBASER_SEED_B3 0x1ea4
#define S_SEEDB3 0
#define M_SEEDB3 0x3ffU
#define V_SEEDB3(x) ((x) << S_SEEDB3)
#define G_SEEDB3(x) (((x) >> S_SEEDB3) & M_SEEDB3)
#define A_MAC_PORT_MTIP_BASER_TEST_CTRL 0x1ea8
#define S_TXPRBS9 6
#define V_TXPRBS9(x) ((x) << S_TXPRBS9)
#define F_TXPRBS9 V_TXPRBS9(1U)
#define S_RXPRBS31 5
#define V_RXPRBS31(x) ((x) << S_RXPRBS31)
#define F_RXPRBS31 V_RXPRBS31(1U)
#define S_TXPRBS31 4
#define V_TXPRBS31(x) ((x) << S_TXPRBS31)
#define F_TXPRBS31 V_TXPRBS31(1U)
#define S_TXTESTPATEN 3
#define V_TXTESTPATEN(x) ((x) << S_TXTESTPATEN)
#define F_TXTESTPATEN V_TXTESTPATEN(1U)
#define S_RXTESTPATEN 2
#define V_RXTESTPATEN(x) ((x) << S_RXTESTPATEN)
#define F_RXTESTPATEN V_RXTESTPATEN(1U)
#define S_TESTPATSEL 1
#define V_TESTPATSEL(x) ((x) << S_TESTPATSEL)
#define F_TESTPATSEL V_TESTPATSEL(1U)
#define S_DATAPATSEL 0
#define V_DATAPATSEL(x) ((x) << S_DATAPATSEL)
#define F_DATAPATSEL V_DATAPATSEL(1U)
#define A_MAC_PORT_MTIP_BASER_TEST_ERR_CNT 0x1eac
#define S_TEST_ERR_CNT 0
#define M_TEST_ERR_CNT 0xffffU
#define V_TEST_ERR_CNT(x) ((x) << S_TEST_ERR_CNT)
#define G_TEST_ERR_CNT(x) (((x) >> S_TEST_ERR_CNT) & M_TEST_ERR_CNT)
#define A_MAC_PORT_MTIP_BER_HIGH_ORDER_CNT 0x1eb0
#define S_BER_CNT_HI 0
#define M_BER_CNT_HI 0xffffU
#define V_BER_CNT_HI(x) ((x) << S_BER_CNT_HI)
#define G_BER_CNT_HI(x) (((x) >> S_BER_CNT_HI) & M_BER_CNT_HI)
#define A_MAC_PORT_MTIP_BLK_HIGH_ORDER_CNT 0x1eb4
#define S_HICOUNTPRSNT 15
#define V_HICOUNTPRSNT(x) ((x) << S_HICOUNTPRSNT)
#define F_HICOUNTPRSNT V_HICOUNTPRSNT(1U)
#define S_BLOCK_CNT_HI 0
#define M_BLOCK_CNT_HI 0x3fffU
#define V_BLOCK_CNT_HI(x) ((x) << S_BLOCK_CNT_HI)
#define G_BLOCK_CNT_HI(x) (((x) >> S_BLOCK_CNT_HI) & M_BLOCK_CNT_HI)
#define A_MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS1 0x1ec8
#define S_ALIGNSTATUS 12
#define V_ALIGNSTATUS(x) ((x) << S_ALIGNSTATUS)
#define F_ALIGNSTATUS V_ALIGNSTATUS(1U)
#define S_LANE7 7
#define V_LANE7(x) ((x) << S_LANE7)
#define F_LANE7 V_LANE7(1U)
#define S_LANE6 6
#define V_LANE6(x) ((x) << S_LANE6)
#define F_LANE6 V_LANE6(1U)
#define S_LANE5 5
#define V_LANE5(x) ((x) << S_LANE5)
#define F_LANE5 V_LANE5(1U)
#define S_LANE4 4
#define V_LANE4(x) ((x) << S_LANE4)
#define F_LANE4 V_LANE4(1U)
#define S_LANE3 3
#define V_LANE3(x) ((x) << S_LANE3)
#define F_LANE3 V_LANE3(1U)
#define S_LANE2 2
#define V_LANE2(x) ((x) << S_LANE2)
#define F_LANE2 V_LANE2(1U)
#define S_LANE1 1
#define V_LANE1(x) ((x) << S_LANE1)
#define F_LANE1 V_LANE1(1U)
#define S_LANE0 0
#define V_LANE0(x) ((x) << S_LANE0)
#define F_LANE0 V_LANE0(1U)
#define A_MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS2 0x1ecc
#define S_LANE19 11
#define V_LANE19(x) ((x) << S_LANE19)
#define F_LANE19 V_LANE19(1U)
#define S_LANE18 10
#define V_LANE18(x) ((x) << S_LANE18)
#define F_LANE18 V_LANE18(1U)
#define S_LANE17 9
#define V_LANE17(x) ((x) << S_LANE17)
#define F_LANE17 V_LANE17(1U)
#define S_LANE16 8
#define V_LANE16(x) ((x) << S_LANE16)
#define F_LANE16 V_LANE16(1U)
#define S_LANE15 7
#define V_LANE15(x) ((x) << S_LANE15)
#define F_LANE15 V_LANE15(1U)
#define S_LANE14 6
#define V_LANE14(x) ((x) << S_LANE14)
#define F_LANE14 V_LANE14(1U)
#define S_LANE13 5
#define V_LANE13(x) ((x) << S_LANE13)
#define F_LANE13 V_LANE13(1U)
#define S_LANE12 4
#define V_LANE12(x) ((x) << S_LANE12)
#define F_LANE12 V_LANE12(1U)
#define S_LANE11 3
#define V_LANE11(x) ((x) << S_LANE11)
#define F_LANE11 V_LANE11(1U)
#define S_LANE10 2
#define V_LANE10(x) ((x) << S_LANE10)
#define F_LANE10 V_LANE10(1U)
#define S_LANE9 1
#define V_LANE9(x) ((x) << S_LANE9)
#define F_LANE9 V_LANE9(1U)
#define S_LANE8 0
#define V_LANE8(x) ((x) << S_LANE8)
#define F_LANE8 V_LANE8(1U)
#define A_MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS3 0x1ed0
#define S_AMLOCK7 7
#define V_AMLOCK7(x) ((x) << S_AMLOCK7)
#define F_AMLOCK7 V_AMLOCK7(1U)
#define S_AMLOCK6 6
#define V_AMLOCK6(x) ((x) << S_AMLOCK6)
#define F_AMLOCK6 V_AMLOCK6(1U)
#define S_AMLOCK5 5
#define V_AMLOCK5(x) ((x) << S_AMLOCK5)
#define F_AMLOCK5 V_AMLOCK5(1U)
#define S_AMLOCK4 4
#define V_AMLOCK4(x) ((x) << S_AMLOCK4)
#define F_AMLOCK4 V_AMLOCK4(1U)
#define S_AMLOCK3 3
#define V_AMLOCK3(x) ((x) << S_AMLOCK3)
#define F_AMLOCK3 V_AMLOCK3(1U)
#define S_AMLOCK2 2
#define V_AMLOCK2(x) ((x) << S_AMLOCK2)
#define F_AMLOCK2 V_AMLOCK2(1U)
#define S_AMLOCK1 1
#define V_AMLOCK1(x) ((x) << S_AMLOCK1)
#define F_AMLOCK1 V_AMLOCK1(1U)
#define S_AMLOCK0 0
#define V_AMLOCK0(x) ((x) << S_AMLOCK0)
#define F_AMLOCK0 V_AMLOCK0(1U)
#define A_MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS4 0x1ed4
#define S_AMLOCK19 11
#define V_AMLOCK19(x) ((x) << S_AMLOCK19)
#define F_AMLOCK19 V_AMLOCK19(1U)
#define S_AMLOCK18 10
#define V_AMLOCK18(x) ((x) << S_AMLOCK18)
#define F_AMLOCK18 V_AMLOCK18(1U)
#define S_AMLOCK17 9
#define V_AMLOCK17(x) ((x) << S_AMLOCK17)
#define F_AMLOCK17 V_AMLOCK17(1U)
#define S_AMLOCK16 8
#define V_AMLOCK16(x) ((x) << S_AMLOCK16)
#define F_AMLOCK16 V_AMLOCK16(1U)
#define S_AMLOCK15 7
#define V_AMLOCK15(x) ((x) << S_AMLOCK15)
#define F_AMLOCK15 V_AMLOCK15(1U)
#define S_AMLOCK14 6
#define V_AMLOCK14(x) ((x) << S_AMLOCK14)
#define F_AMLOCK14 V_AMLOCK14(1U)
#define S_AMLOCK13 5
#define V_AMLOCK13(x) ((x) << S_AMLOCK13)
#define F_AMLOCK13 V_AMLOCK13(1U)
#define S_AMLOCK12 4
#define V_AMLOCK12(x) ((x) << S_AMLOCK12)
#define F_AMLOCK12 V_AMLOCK12(1U)
#define S_AMLOCK11 3
#define V_AMLOCK11(x) ((x) << S_AMLOCK11)
#define F_AMLOCK11 V_AMLOCK11(1U)
#define S_AMLOCK10 2
#define V_AMLOCK10(x) ((x) << S_AMLOCK10)
#define F_AMLOCK10 V_AMLOCK10(1U)
#define S_AMLOCK9 1
#define V_AMLOCK9(x) ((x) << S_AMLOCK9)
#define F_AMLOCK9 V_AMLOCK9(1U)
#define S_AMLOCK8 0
#define V_AMLOCK8(x) ((x) << S_AMLOCK8)
#define F_AMLOCK8 V_AMLOCK8(1U)
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_0 0x1f68
#define S_BIPERR_CNT 0
#define M_BIPERR_CNT 0xffffU
#define V_BIPERR_CNT(x) ((x) << S_BIPERR_CNT)
#define G_BIPERR_CNT(x) (((x) >> S_BIPERR_CNT) & M_BIPERR_CNT)
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_1 0x1f6c
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_2 0x1f70
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_3 0x1f74
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_4 0x1f78
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_5 0x1f7c
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_6 0x1f80
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_7 0x1f84
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_8 0x1f88
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_9 0x1f8c
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_10 0x1f90
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_11 0x1f94
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_12 0x1f98
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_13 0x1f9c
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_14 0x1fa0
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_15 0x1fa4
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_16 0x1fa8
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_17 0x1fac
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_18 0x1fb0
#define A_MAC_PORT_MTIP_PCS_BIP_ERR_CNT_19 0x1fb4
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_0 0x1fb8
#define S_MAP 0
#define M_MAP 0x1fU
#define V_MAP(x) ((x) << S_MAP)
#define G_MAP(x) (((x) >> S_MAP) & M_MAP)
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_1 0x1fbc
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_2 0x1fc0
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_3 0x1fc4
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_4 0x1fc8
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_5 0x1fcc
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_6 0x1fd0
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_7 0x1fd4
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_8 0x1fd8
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_9 0x1fdc
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_10 0x1fe0
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_11 0x1fe4
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_12 0x1fe8
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_13 0x1fec
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_14 0x1ff0
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_15 0x1ff4
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_16 0x1ff8
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_17 0x1ffc
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_18 0x2000
#define A_MAC_PORT_MTIP_PCS_LANE_MAP_19 0x2004
#define A_MAC_PORT_MTIP_CR4_LANE_0_MAPPING 0x2140
#define S_LANE_0_MAPPING 0
#define M_LANE_0_MAPPING 0x3fU
#define V_LANE_0_MAPPING(x) ((x) << S_LANE_0_MAPPING)
#define G_LANE_0_MAPPING(x) (((x) >> S_LANE_0_MAPPING) & M_LANE_0_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_1_MAPPING 0x2144
#define S_LANE_1_MAPPING 0
#define M_LANE_1_MAPPING 0x3fU
#define V_LANE_1_MAPPING(x) ((x) << S_LANE_1_MAPPING)
#define G_LANE_1_MAPPING(x) (((x) >> S_LANE_1_MAPPING) & M_LANE_1_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_2_MAPPING 0x2148
#define S_LANE_2_MAPPING 0
#define M_LANE_2_MAPPING 0x3fU
#define V_LANE_2_MAPPING(x) ((x) << S_LANE_2_MAPPING)
#define G_LANE_2_MAPPING(x) (((x) >> S_LANE_2_MAPPING) & M_LANE_2_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_3_MAPPING 0x214c
#define S_LANE_3_MAPPING 0
#define M_LANE_3_MAPPING 0x3fU
#define V_LANE_3_MAPPING(x) ((x) << S_LANE_3_MAPPING)
#define G_LANE_3_MAPPING(x) (((x) >> S_LANE_3_MAPPING) & M_LANE_3_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_4_MAPPING 0x2150
#define S_LANE_4_MAPPING 0
#define M_LANE_4_MAPPING 0x3fU
#define V_LANE_4_MAPPING(x) ((x) << S_LANE_4_MAPPING)
#define G_LANE_4_MAPPING(x) (((x) >> S_LANE_4_MAPPING) & M_LANE_4_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_5_MAPPING 0x2154
#define S_LANE_5_MAPPING 0
#define M_LANE_5_MAPPING 0x3fU
#define V_LANE_5_MAPPING(x) ((x) << S_LANE_5_MAPPING)
#define G_LANE_5_MAPPING(x) (((x) >> S_LANE_5_MAPPING) & M_LANE_5_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_6_MAPPING 0x2158
#define S_LANE_6_MAPPING 0
#define M_LANE_6_MAPPING 0x3fU
#define V_LANE_6_MAPPING(x) ((x) << S_LANE_6_MAPPING)
#define G_LANE_6_MAPPING(x) (((x) >> S_LANE_6_MAPPING) & M_LANE_6_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_7_MAPPING 0x215c
#define S_LANE_7_MAPPING 0
#define M_LANE_7_MAPPING 0x3fU
#define V_LANE_7_MAPPING(x) ((x) << S_LANE_7_MAPPING)
#define G_LANE_7_MAPPING(x) (((x) >> S_LANE_7_MAPPING) & M_LANE_7_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_8_MAPPING 0x2160
#define S_LANE_8_MAPPING 0
#define M_LANE_8_MAPPING 0x3fU
#define V_LANE_8_MAPPING(x) ((x) << S_LANE_8_MAPPING)
#define G_LANE_8_MAPPING(x) (((x) >> S_LANE_8_MAPPING) & M_LANE_8_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_9_MAPPING 0x2164
#define S_LANE_9_MAPPING 0
#define M_LANE_9_MAPPING 0x3fU
#define V_LANE_9_MAPPING(x) ((x) << S_LANE_9_MAPPING)
#define G_LANE_9_MAPPING(x) (((x) >> S_LANE_9_MAPPING) & M_LANE_9_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_10_MAPPING 0x2168
#define S_LANE_10_MAPPING 0
#define M_LANE_10_MAPPING 0x3fU
#define V_LANE_10_MAPPING(x) ((x) << S_LANE_10_MAPPING)
#define G_LANE_10_MAPPING(x) (((x) >> S_LANE_10_MAPPING) & M_LANE_10_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_11_MAPPING 0x216c
#define S_LANE_11_MAPPING 0
#define M_LANE_11_MAPPING 0x3fU
#define V_LANE_11_MAPPING(x) ((x) << S_LANE_11_MAPPING)
#define G_LANE_11_MAPPING(x) (((x) >> S_LANE_11_MAPPING) & M_LANE_11_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_12_MAPPING 0x2170
#define S_LANE_12_MAPPING 0
#define M_LANE_12_MAPPING 0x3fU
#define V_LANE_12_MAPPING(x) ((x) << S_LANE_12_MAPPING)
#define G_LANE_12_MAPPING(x) (((x) >> S_LANE_12_MAPPING) & M_LANE_12_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_13_MAPPING 0x2174
#define S_LANE_13_MAPPING 0
#define M_LANE_13_MAPPING 0x3fU
#define V_LANE_13_MAPPING(x) ((x) << S_LANE_13_MAPPING)
#define G_LANE_13_MAPPING(x) (((x) >> S_LANE_13_MAPPING) & M_LANE_13_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_14_MAPPING 0x2178
#define S_LANE_14_MAPPING 0
#define M_LANE_14_MAPPING 0x3fU
#define V_LANE_14_MAPPING(x) ((x) << S_LANE_14_MAPPING)
#define G_LANE_14_MAPPING(x) (((x) >> S_LANE_14_MAPPING) & M_LANE_14_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_15_MAPPING 0x217c
#define S_LANE_15_MAPPING 0
#define M_LANE_15_MAPPING 0x3fU
#define V_LANE_15_MAPPING(x) ((x) << S_LANE_15_MAPPING)
#define G_LANE_15_MAPPING(x) (((x) >> S_LANE_15_MAPPING) & M_LANE_15_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_16_MAPPING 0x2180
#define S_LANE_16_MAPPING 0
#define M_LANE_16_MAPPING 0x3fU
#define V_LANE_16_MAPPING(x) ((x) << S_LANE_16_MAPPING)
#define G_LANE_16_MAPPING(x) (((x) >> S_LANE_16_MAPPING) & M_LANE_16_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_17_MAPPING 0x2184
#define S_LANE_17_MAPPING 0
#define M_LANE_17_MAPPING 0x3fU
#define V_LANE_17_MAPPING(x) ((x) << S_LANE_17_MAPPING)
#define G_LANE_17_MAPPING(x) (((x) >> S_LANE_17_MAPPING) & M_LANE_17_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_18_MAPPING 0x2188
#define S_LANE_18_MAPPING 0
#define M_LANE_18_MAPPING 0x3fU
#define V_LANE_18_MAPPING(x) ((x) << S_LANE_18_MAPPING)
#define G_LANE_18_MAPPING(x) (((x) >> S_LANE_18_MAPPING) & M_LANE_18_MAPPING)
#define A_MAC_PORT_MTIP_CR4_LANE_19_MAPPING 0x218c
#define S_LANE_19_MAPPING 0
#define M_LANE_19_MAPPING 0x3fU
#define V_LANE_19_MAPPING(x) ((x) << S_LANE_19_MAPPING)
#define G_LANE_19_MAPPING(x) (((x) >> S_LANE_19_MAPPING) & M_LANE_19_MAPPING)
#define A_MAC_PORT_MTIP_CR4_SCRATCH 0x21f0
#define A_MAC_PORT_MTIP_CR4_CORE_REVISION 0x21f4
#define S_CORE_REVISION 0
#define M_CORE_REVISION 0xffffU
#define V_CORE_REVISION(x) ((x) << S_CORE_REVISION)
#define G_CORE_REVISION(x) (((x) >> S_CORE_REVISION) & M_CORE_REVISION)
#define A_MAC_PORT_BEAN_CTL 0x2200
#define S_AN_RESET 15
#define V_AN_RESET(x) ((x) << S_AN_RESET)
#define F_AN_RESET V_AN_RESET(1U)
#define S_EXT_NXP_CTRL 13
#define V_EXT_NXP_CTRL(x) ((x) << S_EXT_NXP_CTRL)
#define F_EXT_NXP_CTRL V_EXT_NXP_CTRL(1U)
#define S_BEAN_EN 12
#define V_BEAN_EN(x) ((x) << S_BEAN_EN)
#define F_BEAN_EN V_BEAN_EN(1U)
#define S_RESTART_BEAN 9
#define V_RESTART_BEAN(x) ((x) << S_RESTART_BEAN)
#define F_RESTART_BEAN V_RESTART_BEAN(1U)
#define A_MAC_PORT_MTIP_RS_FEC_CONTROL 0x2200
#define S_RS_FEC_BYPASS_ERROR_INDICATION 1
#define V_RS_FEC_BYPASS_ERROR_INDICATION(x) ((x) << S_RS_FEC_BYPASS_ERROR_INDICATION)
#define F_RS_FEC_BYPASS_ERROR_INDICATION V_RS_FEC_BYPASS_ERROR_INDICATION(1U)
#define S_RS_FEC_BYPASS_CORRECTION 0
#define V_RS_FEC_BYPASS_CORRECTION(x) ((x) << S_RS_FEC_BYPASS_CORRECTION)
#define F_RS_FEC_BYPASS_CORRECTION V_RS_FEC_BYPASS_CORRECTION(1U)
#define A_MAC_PORT_BEAN_STATUS 0x2204
#define S_PDF 9
#define V_PDF(x) ((x) << S_PDF)
#define F_PDF V_PDF(1U)
#define S_EXT_NXP_STATUS 7
#define V_EXT_NXP_STATUS(x) ((x) << S_EXT_NXP_STATUS)
#define F_EXT_NXP_STATUS V_EXT_NXP_STATUS(1U)
#define S_PAGE_RCVD 6
#define V_PAGE_RCVD(x) ((x) << S_PAGE_RCVD)
#define F_PAGE_RCVD V_PAGE_RCVD(1U)
#define S_BEAN_COMPLETE 5
#define V_BEAN_COMPLETE(x) ((x) << S_BEAN_COMPLETE)
#define F_BEAN_COMPLETE V_BEAN_COMPLETE(1U)
#define S_REM_FAULT_STATUS 4
#define V_REM_FAULT_STATUS(x) ((x) << S_REM_FAULT_STATUS)
#define F_REM_FAULT_STATUS V_REM_FAULT_STATUS(1U)
#define S_BEAN_ABILITY 3
#define V_BEAN_ABILITY(x) ((x) << S_BEAN_ABILITY)
#define F_BEAN_ABILITY V_BEAN_ABILITY(1U)
#define S_LP_BEAN_ABILITY 0
#define V_LP_BEAN_ABILITY(x) ((x) << S_LP_BEAN_ABILITY)
#define F_LP_BEAN_ABILITY V_LP_BEAN_ABILITY(1U)
#define A_MAC_PORT_MTIP_RS_FEC_STATUS 0x2204
#define S_RS_FEC_PCS_ALIGN_STATUS 15
#define V_RS_FEC_PCS_ALIGN_STATUS(x) ((x) << S_RS_FEC_PCS_ALIGN_STATUS)
#define F_RS_FEC_PCS_ALIGN_STATUS V_RS_FEC_PCS_ALIGN_STATUS(1U)
#define S_FEC_ALIGN_STATUS 14
#define V_FEC_ALIGN_STATUS(x) ((x) << S_FEC_ALIGN_STATUS)
#define F_FEC_ALIGN_STATUS V_FEC_ALIGN_STATUS(1U)
#define S_RS_FEC_HIGH_SER 2
#define V_RS_FEC_HIGH_SER(x) ((x) << S_RS_FEC_HIGH_SER)
#define F_RS_FEC_HIGH_SER V_RS_FEC_HIGH_SER(1U)
#define S_RS_FEC_BYPASS_ERROR_INDICATION_ABILITY 1
#define V_RS_FEC_BYPASS_ERROR_INDICATION_ABILITY(x) ((x) << S_RS_FEC_BYPASS_ERROR_INDICATION_ABILITY)
#define F_RS_FEC_BYPASS_ERROR_INDICATION_ABILITY V_RS_FEC_BYPASS_ERROR_INDICATION_ABILITY(1U)
#define S_RS_FEC_BYPASS_CORRECTION_ABILITY 0
#define V_RS_FEC_BYPASS_CORRECTION_ABILITY(x) ((x) << S_RS_FEC_BYPASS_CORRECTION_ABILITY)
#define F_RS_FEC_BYPASS_CORRECTION_ABILITY V_RS_FEC_BYPASS_CORRECTION_ABILITY(1U)
#define A_MAC_PORT_BEAN_ABILITY_0 0x2208
#define S_NXP 15
#define V_NXP(x) ((x) << S_NXP)
#define F_NXP V_NXP(1U)
#define S_REM_FAULT 13
#define V_REM_FAULT(x) ((x) << S_REM_FAULT)
#define F_REM_FAULT V_REM_FAULT(1U)
#define S_PAUSE_ABILITY 10
#define M_PAUSE_ABILITY 0x7U
#define V_PAUSE_ABILITY(x) ((x) << S_PAUSE_ABILITY)
#define G_PAUSE_ABILITY(x) (((x) >> S_PAUSE_ABILITY) & M_PAUSE_ABILITY)
#define S_ECHO_NONCE 5
#define M_ECHO_NONCE 0x1fU
#define V_ECHO_NONCE(x) ((x) << S_ECHO_NONCE)
#define G_ECHO_NONCE(x) (((x) >> S_ECHO_NONCE) & M_ECHO_NONCE)
#define S_SELECTOR 0
#define M_SELECTOR 0x1fU
#define V_SELECTOR(x) ((x) << S_SELECTOR)
#define G_SELECTOR(x) (((x) >> S_SELECTOR) & M_SELECTOR)
#define A_MAC_PORT_MTIP_RS_FEC_CCW_LO 0x2208
#define S_RS_RS_FEC_CCW_LO 0
#define M_RS_RS_FEC_CCW_LO 0xffffU
#define V_RS_RS_FEC_CCW_LO(x) ((x) << S_RS_RS_FEC_CCW_LO)
#define G_RS_RS_FEC_CCW_LO(x) (((x) >> S_RS_RS_FEC_CCW_LO) & M_RS_RS_FEC_CCW_LO)
#define A_MAC_PORT_BEAN_ABILITY_1 0x220c
#define S_TECH_ABILITY_1 5
#define M_TECH_ABILITY_1 0x7ffU
#define V_TECH_ABILITY_1(x) ((x) << S_TECH_ABILITY_1)
#define G_TECH_ABILITY_1(x) (((x) >> S_TECH_ABILITY_1) & M_TECH_ABILITY_1)
#define S_TX_NONCE 0
#define M_TX_NONCE 0x1fU
#define V_TX_NONCE(x) ((x) << S_TX_NONCE)
#define G_TX_NONCE(x) (((x) >> S_TX_NONCE) & M_TX_NONCE)
#define A_MAC_PORT_MTIP_RS_FEC_CCW_HI 0x220c
#define S_RS_RS_FEC_CCW_HI 0
#define M_RS_RS_FEC_CCW_HI 0xffffU
#define V_RS_RS_FEC_CCW_HI(x) ((x) << S_RS_RS_FEC_CCW_HI)
#define G_RS_RS_FEC_CCW_HI(x) (((x) >> S_RS_RS_FEC_CCW_HI) & M_RS_RS_FEC_CCW_HI)
#define A_MAC_PORT_BEAN_ABILITY_2 0x2210
#define S_T5_FEC_ABILITY 14
#define M_T5_FEC_ABILITY 0x3U
#define V_T5_FEC_ABILITY(x) ((x) << S_T5_FEC_ABILITY)
#define G_T5_FEC_ABILITY(x) (((x) >> S_T5_FEC_ABILITY) & M_T5_FEC_ABILITY)
#define S_TECH_ABILITY_2 0
#define M_TECH_ABILITY_2 0x3fffU
#define V_TECH_ABILITY_2(x) ((x) << S_TECH_ABILITY_2)
#define G_TECH_ABILITY_2(x) (((x) >> S_TECH_ABILITY_2) & M_TECH_ABILITY_2)
#define A_MAC_PORT_MTIP_RS_FEC_NCCW_LO 0x2210
#define S_RS_RS_FEC_NCCW_LO 0
#define M_RS_RS_FEC_NCCW_LO 0xffffU
#define V_RS_RS_FEC_NCCW_LO(x) ((x) << S_RS_RS_FEC_NCCW_LO)
#define G_RS_RS_FEC_NCCW_LO(x) (((x) >> S_RS_RS_FEC_NCCW_LO) & M_RS_RS_FEC_NCCW_LO)
#define A_MAC_PORT_BEAN_REM_ABILITY_0 0x2214
#define A_MAC_PORT_MTIP_RS_FEC_NCCW_HI 0x2214
#define S_RS_RS_FEC_NCCW_HI 0
#define M_RS_RS_FEC_NCCW_HI 0xffffU
#define V_RS_RS_FEC_NCCW_HI(x) ((x) << S_RS_RS_FEC_NCCW_HI)
#define G_RS_RS_FEC_NCCW_HI(x) (((x) >> S_RS_RS_FEC_NCCW_HI) & M_RS_RS_FEC_NCCW_HI)
#define A_MAC_PORT_BEAN_REM_ABILITY_1 0x2218
#define A_MAC_PORT_MTIP_RS_FEC_LANEMAPRS_FEC_NCCW_HI 0x2218
#define S_PMA_MAPPING 0
#define M_PMA_MAPPING 0xffU
#define V_PMA_MAPPING(x) ((x) << S_PMA_MAPPING)
#define G_PMA_MAPPING(x) (((x) >> S_PMA_MAPPING) & M_PMA_MAPPING)
#define A_MAC_PORT_BEAN_REM_ABILITY_2 0x221c
#define A_MAC_PORT_BEAN_MS_COUNT 0x2220
#define S_MS_COUNT 0
#define M_MS_COUNT 0xffffU
#define V_MS_COUNT(x) ((x) << S_MS_COUNT)
#define G_MS_COUNT(x) (((x) >> S_MS_COUNT) & M_MS_COUNT)
#define A_MAC_PORT_BEAN_XNP_0 0x2224
#define S_XNP 15
#define V_XNP(x) ((x) << S_XNP)
#define F_XNP V_XNP(1U)
#define S_ACKNOWLEDGE 14
#define V_ACKNOWLEDGE(x) ((x) << S_ACKNOWLEDGE)
#define F_ACKNOWLEDGE V_ACKNOWLEDGE(1U)
#define S_MP 13
#define V_MP(x) ((x) << S_MP)
#define F_MP V_MP(1U)
#define S_ACK2 12
#define V_ACK2(x) ((x) << S_ACK2)
#define F_ACK2 V_ACK2(1U)
#define S_MU 0
#define M_MU 0x7ffU
#define V_MU(x) ((x) << S_MU)
#define G_MU(x) (((x) >> S_MU) & M_MU)
#define A_MAC_PORT_BEAN_XNP_1 0x2228
#define S_UNFORMATED 0
#define M_UNFORMATED 0xffffU
#define V_UNFORMATED(x) ((x) << S_UNFORMATED)
#define G_UNFORMATED(x) (((x) >> S_UNFORMATED) & M_UNFORMATED)
#define A_MAC_PORT_MTIP_RS_FEC_SYMBLERR0_LO 0x2228
#define S_RS_FEC_SYMBLERR0_LO 0
#define V_RS_FEC_SYMBLERR0_LO(x) ((x) << S_RS_FEC_SYMBLERR0_LO)
#define F_RS_FEC_SYMBLERR0_LO V_RS_FEC_SYMBLERR0_LO(1U)
#define A_MAC_PORT_BEAN_XNP_2 0x222c
#define A_MAC_PORT_MTIP_RS_FEC_SYMBLERR0_HI 0x222c
#define S_RS_FEC_SYMBLERR0_HI 0
#define V_RS_FEC_SYMBLERR0_HI(x) ((x) << S_RS_FEC_SYMBLERR0_HI)
#define F_RS_FEC_SYMBLERR0_HI V_RS_FEC_SYMBLERR0_HI(1U)
#define A_MAC_PORT_LP_BEAN_XNP_0 0x2230
#define A_MAC_PORT_MTIP_RS_FEC_SYMBLERR1_LO 0x2230
#define S_RS_FEC_SYMBLERR1_LO 0
#define V_RS_FEC_SYMBLERR1_LO(x) ((x) << S_RS_FEC_SYMBLERR1_LO)
#define F_RS_FEC_SYMBLERR1_LO V_RS_FEC_SYMBLERR1_LO(1U)
#define A_MAC_PORT_LP_BEAN_XNP_1 0x2234
#define A_MAC_PORT_MTIP_RS_FEC_SYMBLERR1_HI 0x2234
#define S_RS_FEC_SYMBLERR1_HI 0
#define V_RS_FEC_SYMBLERR1_HI(x) ((x) << S_RS_FEC_SYMBLERR1_HI)
#define F_RS_FEC_SYMBLERR1_HI V_RS_FEC_SYMBLERR1_HI(1U)
#define A_MAC_PORT_LP_BEAN_XNP_2 0x2238
#define A_MAC_PORT_MTIP_RS_FEC_SYMBLERR2_LO 0x2238
#define S_RS_FEC_SYMBLERR2_LO 0
#define V_RS_FEC_SYMBLERR2_LO(x) ((x) << S_RS_FEC_SYMBLERR2_LO)
#define F_RS_FEC_SYMBLERR2_LO V_RS_FEC_SYMBLERR2_LO(1U)
#define A_MAC_PORT_BEAN_ETH_STATUS 0x223c
#define S_100GCR10 8
#define V_100GCR10(x) ((x) << S_100GCR10)
#define F_100GCR10 V_100GCR10(1U)
#define S_40GCR4 6
#define V_40GCR4(x) ((x) << S_40GCR4)
#define F_40GCR4 V_40GCR4(1U)
#define S_40GKR4 5
#define V_40GKR4(x) ((x) << S_40GKR4)
#define F_40GKR4 V_40GKR4(1U)
#define S_FEC 4
#define V_FEC(x) ((x) << S_FEC)
#define F_FEC V_FEC(1U)
#define S_10GKR 3
#define V_10GKR(x) ((x) << S_10GKR)
#define F_10GKR V_10GKR(1U)
#define S_10GKX4 2
#define V_10GKX4(x) ((x) << S_10GKX4)
#define F_10GKX4 V_10GKX4(1U)
#define S_1GKX 1
#define V_1GKX(x) ((x) << S_1GKX)
#define F_1GKX V_1GKX(1U)
#define A_MAC_PORT_MTIP_RS_FEC_SYMBLERR2_HI 0x223c
#define S_RS_FEC_SYMBLERR2_HI 0
#define V_RS_FEC_SYMBLERR2_HI(x) ((x) << S_RS_FEC_SYMBLERR2_HI)
#define F_RS_FEC_SYMBLERR2_HI V_RS_FEC_SYMBLERR2_HI(1U)
#define A_MAC_PORT_BEAN_CTL_LANE1 0x2240
#define A_MAC_PORT_MTIP_RS_FEC_SYMBLERR3_LO 0x2240
#define S_RS_FEC_SYMBLERR3_LO 0
#define V_RS_FEC_SYMBLERR3_LO(x) ((x) << S_RS_FEC_SYMBLERR3_LO)
#define F_RS_FEC_SYMBLERR3_LO V_RS_FEC_SYMBLERR3_LO(1U)
#define A_MAC_PORT_BEAN_STATUS_LANE1 0x2244
#define A_MAC_PORT_MTIP_RS_FEC_SYMBLERR3_HI 0x2244
#define S_RS_FEC_SYMBLERR3_HI 0
#define V_RS_FEC_SYMBLERR3_HI(x) ((x) << S_RS_FEC_SYMBLERR3_HI)
#define F_RS_FEC_SYMBLERR3_HI V_RS_FEC_SYMBLERR3_HI(1U)
#define A_MAC_PORT_BEAN_ABILITY_0_LANE1 0x2248
#define A_MAC_PORT_BEAN_ABILITY_1_LANE1 0x224c
#define A_MAC_PORT_BEAN_ABILITY_2_LANE1 0x2250
#define A_MAC_PORT_BEAN_REM_ABILITY_0_LANE1 0x2254
#define A_MAC_PORT_BEAN_REM_ABILITY_1_LANE1 0x2258
#define A_MAC_PORT_BEAN_REM_ABILITY_2_LANE1 0x225c
#define A_MAC_PORT_BEAN_MS_COUNT_LANE1 0x2260
#define A_MAC_PORT_BEAN_XNP_0_LANE1 0x2264
#define A_MAC_PORT_BEAN_XNP_1_LANE1 0x2268
#define A_MAC_PORT_BEAN_XNP_2_LANE1 0x226c
#define A_MAC_PORT_LP_BEAN_XNP_0_LANE1 0x2270
#define A_MAC_PORT_LP_BEAN_XNP_1_LANE1 0x2274
#define A_MAC_PORT_LP_BEAN_XNP_2_LANE1 0x2278
#define A_MAC_PORT_BEAN_ETH_STATUS_LANE1 0x227c
#define A_MAC_PORT_BEAN_CTL_LANE2 0x2280
#define A_MAC_PORT_BEAN_STATUS_LANE2 0x2284
#define A_MAC_PORT_BEAN_ABILITY_0_LANE2 0x2288
#define A_MAC_PORT_BEAN_ABILITY_1_LANE2 0x228c
#define A_MAC_PORT_BEAN_ABILITY_2_LANE2 0x2290
#define A_MAC_PORT_BEAN_REM_ABILITY_0_LANE2 0x2294
#define A_MAC_PORT_BEAN_REM_ABILITY_1_LANE2 0x2298
#define A_MAC_PORT_BEAN_REM_ABILITY_2_LANE2 0x229c
#define A_MAC_PORT_BEAN_MS_COUNT_LANE2 0x22a0
#define A_MAC_PORT_BEAN_XNP_0_LANE2 0x22a4
#define A_MAC_PORT_BEAN_XNP_1_LANE2 0x22a8
#define A_MAC_PORT_BEAN_XNP_2_LANE2 0x22ac
#define A_MAC_PORT_LP_BEAN_XNP_0_LANE2 0x22b0
#define A_MAC_PORT_LP_BEAN_XNP_1_LANE2 0x22b4
#define A_MAC_PORT_LP_BEAN_XNP_2_LANE2 0x22b8
#define A_MAC_PORT_BEAN_ETH_STATUS_LANE2 0x22bc
#define A_MAC_PORT_BEAN_CTL_LANE3 0x22c0
#define A_MAC_PORT_BEAN_STATUS_LANE3 0x22c4
#define A_MAC_PORT_BEAN_ABILITY_0_LANE3 0x22c8
#define A_MAC_PORT_BEAN_ABILITY_1_LANE3 0x22cc
#define A_MAC_PORT_BEAN_ABILITY_2_LANE3 0x22d0
#define A_MAC_PORT_BEAN_REM_ABILITY_0_LANE3 0x22d4
#define A_MAC_PORT_BEAN_REM_ABILITY_1_LANE3 0x22d8
#define A_MAC_PORT_BEAN_REM_ABILITY_2_LANE3 0x22dc
#define A_MAC_PORT_BEAN_MS_COUNT_LANE3 0x22e0
#define A_MAC_PORT_BEAN_XNP_0_LANE3 0x22e4
#define A_MAC_PORT_BEAN_XNP_1_LANE3 0x22e8
#define A_MAC_PORT_BEAN_XNP_2_LANE3 0x22ec
#define A_MAC_PORT_LP_BEAN_XNP_0_LANE3 0x22f0
#define A_MAC_PORT_LP_BEAN_XNP_1_LANE3 0x22f4
#define A_MAC_PORT_LP_BEAN_XNP_2_LANE3 0x22f8
#define A_MAC_PORT_BEAN_ETH_STATUS_LANE3 0x22fc
#define A_MAC_PORT_MTIP_RS_FEC_VENDOR_CONTROL 0x2400
#define S_RS_FEC_ENABLED_STATUS 15
#define V_RS_FEC_ENABLED_STATUS(x) ((x) << S_RS_FEC_ENABLED_STATUS)
#define F_RS_FEC_ENABLED_STATUS V_RS_FEC_ENABLED_STATUS(1U)
#define S_RS_FEC_ENABLE 2
#define V_RS_FEC_ENABLE(x) ((x) << S_RS_FEC_ENABLE)
#define F_RS_FEC_ENABLE V_RS_FEC_ENABLE(1U)
#define A_MAC_PORT_MTIP_RS_FEC_VENDOR_INFO_1 0x2404
#define S_DESKEW_EMPTY 12
#define M_DESKEW_EMPTY 0xfU
#define V_DESKEW_EMPTY(x) ((x) << S_DESKEW_EMPTY)
#define G_DESKEW_EMPTY(x) (((x) >> S_DESKEW_EMPTY) & M_DESKEW_EMPTY)
#define S_FEC_ALIGN_STATUS_LH 10
#define V_FEC_ALIGN_STATUS_LH(x) ((x) << S_FEC_ALIGN_STATUS_LH)
#define F_FEC_ALIGN_STATUS_LH V_FEC_ALIGN_STATUS_LH(1U)
#define S_TX_DP_OVERFLOW 9
#define V_TX_DP_OVERFLOW(x) ((x) << S_TX_DP_OVERFLOW)
#define F_TX_DP_OVERFLOW V_TX_DP_OVERFLOW(1U)
#define S_RX_DP_OVERFLOW 8
#define V_RX_DP_OVERFLOW(x) ((x) << S_RX_DP_OVERFLOW)
#define F_RX_DP_OVERFLOW V_RX_DP_OVERFLOW(1U)
#define S_TX_DATAPATH_RESTART 7
#define V_TX_DATAPATH_RESTART(x) ((x) << S_TX_DATAPATH_RESTART)
#define F_TX_DATAPATH_RESTART V_TX_DATAPATH_RESTART(1U)
#define S_RX_DATAPATH_RESTART 6
#define V_RX_DATAPATH_RESTART(x) ((x) << S_RX_DATAPATH_RESTART)
#define F_RX_DATAPATH_RESTART V_RX_DATAPATH_RESTART(1U)
#define S_MARKER_CHECK_RESTART 5
#define V_MARKER_CHECK_RESTART(x) ((x) << S_MARKER_CHECK_RESTART)
#define F_MARKER_CHECK_RESTART V_MARKER_CHECK_RESTART(1U)
#define S_FEC_ALIGN_STATUS_LL 4
#define V_FEC_ALIGN_STATUS_LL(x) ((x) << S_FEC_ALIGN_STATUS_LL)
#define F_FEC_ALIGN_STATUS_LL V_FEC_ALIGN_STATUS_LL(1U)
#define S_AMPS_LOCK 0
#define M_AMPS_LOCK 0xfU
#define V_AMPS_LOCK(x) ((x) << S_AMPS_LOCK)
#define G_AMPS_LOCK(x) (((x) >> S_AMPS_LOCK) & M_AMPS_LOCK)
#define A_MAC_PORT_MTIP_RS_FEC_VENDOR_INFO_2 0x2408
#define A_MAC_PORT_MTIP_RS_FEC_VENDOR_REVISION 0x240c
#define S_RS_FEC_VENDOR_REVISION 0
#define M_RS_FEC_VENDOR_REVISION 0xffffU
#define V_RS_FEC_VENDOR_REVISION(x) ((x) << S_RS_FEC_VENDOR_REVISION)
#define G_RS_FEC_VENDOR_REVISION(x) (((x) >> S_RS_FEC_VENDOR_REVISION) & M_RS_FEC_VENDOR_REVISION)
#define A_MAC_PORT_MTIP_RS_FEC_VENDOR_TX_TEST_KEY 0x2410
#define S_RS_FEC_VENDOR_TX_TEST_KEY 0
#define M_RS_FEC_VENDOR_TX_TEST_KEY 0xffffU
#define V_RS_FEC_VENDOR_TX_TEST_KEY(x) ((x) << S_RS_FEC_VENDOR_TX_TEST_KEY)
#define G_RS_FEC_VENDOR_TX_TEST_KEY(x) (((x) >> S_RS_FEC_VENDOR_TX_TEST_KEY) & M_RS_FEC_VENDOR_TX_TEST_KEY)
#define A_MAC_PORT_MTIP_RS_FEC_VENDOR_TX_TEST_SYMBOLS 0x2414
#define S_RS_FEC_VENDOR_TX_TEST_SYMBOLS 0
#define M_RS_FEC_VENDOR_TX_TEST_SYMBOLS 0xffffU
#define V_RS_FEC_VENDOR_TX_TEST_SYMBOLS(x) ((x) << S_RS_FEC_VENDOR_TX_TEST_SYMBOLS)
#define G_RS_FEC_VENDOR_TX_TEST_SYMBOLS(x) (((x) >> S_RS_FEC_VENDOR_TX_TEST_SYMBOLS) & M_RS_FEC_VENDOR_TX_TEST_SYMBOLS)
#define A_MAC_PORT_MTIP_RS_FEC_VENDOR_TX_TEST_PATTERN 0x2418
#define S_RS_FEC_VENDOR_TX_TEST_PATTERN 0
#define M_RS_FEC_VENDOR_TX_TEST_PATTERN 0xffffU
#define V_RS_FEC_VENDOR_TX_TEST_PATTERN(x) ((x) << S_RS_FEC_VENDOR_TX_TEST_PATTERN)
#define G_RS_FEC_VENDOR_TX_TEST_PATTERN(x) (((x) >> S_RS_FEC_VENDOR_TX_TEST_PATTERN) & M_RS_FEC_VENDOR_TX_TEST_PATTERN)
#define A_MAC_PORT_MTIP_RS_FEC_VENDOR_TX_TEST_TRIGGER 0x241c
#define S_RS_FEC_VENDOR_TX_TEST_TRIGGER 0
#define M_RS_FEC_VENDOR_TX_TEST_TRIGGER 0xffffU
#define V_RS_FEC_VENDOR_TX_TEST_TRIGGER(x) ((x) << S_RS_FEC_VENDOR_TX_TEST_TRIGGER)
#define G_RS_FEC_VENDOR_TX_TEST_TRIGGER(x) (((x) >> S_RS_FEC_VENDOR_TX_TEST_TRIGGER) & M_RS_FEC_VENDOR_TX_TEST_TRIGGER)
#define A_MAC_PORT_FEC_KR_CONTROL 0x2600
#define S_ENABLE_TR 1
#define V_ENABLE_TR(x) ((x) << S_ENABLE_TR)
#define F_ENABLE_TR V_ENABLE_TR(1U)
#define S_RESTART_TR 0
#define V_RESTART_TR(x) ((x) << S_RESTART_TR)
#define F_RESTART_TR V_RESTART_TR(1U)
#define A_MAC_PORT_FEC_KR_STATUS 0x2604
#define S_FECKRSIGDET 15
#define V_FECKRSIGDET(x) ((x) << S_FECKRSIGDET)
#define F_FECKRSIGDET V_FECKRSIGDET(1U)
#define S_TRAIN_FAIL 3
#define V_TRAIN_FAIL(x) ((x) << S_TRAIN_FAIL)
#define F_TRAIN_FAIL V_TRAIN_FAIL(1U)
#define S_STARTUP_STATUS 2
#define V_STARTUP_STATUS(x) ((x) << S_STARTUP_STATUS)
#define F_STARTUP_STATUS V_STARTUP_STATUS(1U)
#define S_RX_STATUS 0
#define V_RX_STATUS(x) ((x) << S_RX_STATUS)
#define F_RX_STATUS V_RX_STATUS(1U)
#define A_MAC_PORT_FEC_KR_LP_COEFF 0x2608
#define S_PRESET 13
#define V_PRESET(x) ((x) << S_PRESET)
#define F_PRESET V_PRESET(1U)
#define S_INITIALIZE 12
#define V_INITIALIZE(x) ((x) << S_INITIALIZE)
#define F_INITIALIZE V_INITIALIZE(1U)
#define S_CP1_UPD 4
#define M_CP1_UPD 0x3U
#define V_CP1_UPD(x) ((x) << S_CP1_UPD)
#define G_CP1_UPD(x) (((x) >> S_CP1_UPD) & M_CP1_UPD)
#define S_C0_UPD 2
#define M_C0_UPD 0x3U
#define V_C0_UPD(x) ((x) << S_C0_UPD)
#define G_C0_UPD(x) (((x) >> S_C0_UPD) & M_C0_UPD)
#define S_CN1_UPD 0
#define M_CN1_UPD 0x3U
#define V_CN1_UPD(x) ((x) << S_CN1_UPD)
#define G_CN1_UPD(x) (((x) >> S_CN1_UPD) & M_CN1_UPD)
#define A_MAC_PORT_FEC_KR_LP_STAT 0x260c
#define S_RX_READY 15
#define V_RX_READY(x) ((x) << S_RX_READY)
#define F_RX_READY V_RX_READY(1U)
#define S_CP1_STAT 4
#define M_CP1_STAT 0x3U
#define V_CP1_STAT(x) ((x) << S_CP1_STAT)
#define G_CP1_STAT(x) (((x) >> S_CP1_STAT) & M_CP1_STAT)
#define S_C0_STAT 2
#define M_C0_STAT 0x3U
#define V_C0_STAT(x) ((x) << S_C0_STAT)
#define G_C0_STAT(x) (((x) >> S_C0_STAT) & M_C0_STAT)
#define S_CN1_STAT 0
#define M_CN1_STAT 0x3U
#define V_CN1_STAT(x) ((x) << S_CN1_STAT)
#define G_CN1_STAT(x) (((x) >> S_CN1_STAT) & M_CN1_STAT)
#define A_MAC_PORT_FEC_KR_LD_COEFF 0x2610
#define A_MAC_PORT_FEC_KR_LD_STAT 0x2614
#define A_MAC_PORT_FEC_ABILITY 0x2618
#define S_FEC_IND_ABILITY 1
#define V_FEC_IND_ABILITY(x) ((x) << S_FEC_IND_ABILITY)
#define F_FEC_IND_ABILITY V_FEC_IND_ABILITY(1U)
#define S_ABILITY 0
#define V_ABILITY(x) ((x) << S_ABILITY)
#define F_ABILITY V_ABILITY(1U)
#define A_MAC_PORT_MTIP_FEC_ABILITY 0x2618
#define S_BASE_R_FEC_ERROR_INDICATION_ABILITY 1
#define V_BASE_R_FEC_ERROR_INDICATION_ABILITY(x) ((x) << S_BASE_R_FEC_ERROR_INDICATION_ABILITY)
#define F_BASE_R_FEC_ERROR_INDICATION_ABILITY V_BASE_R_FEC_ERROR_INDICATION_ABILITY(1U)
#define S_BASE_R_FEC_ABILITY 0
#define V_BASE_R_FEC_ABILITY(x) ((x) << S_BASE_R_FEC_ABILITY)
#define F_BASE_R_FEC_ABILITY V_BASE_R_FEC_ABILITY(1U)
#define A_MAC_PORT_FEC_CONTROL 0x261c
#define S_FEC_EN_ERR_IND 1
#define V_FEC_EN_ERR_IND(x) ((x) << S_FEC_EN_ERR_IND)
#define F_FEC_EN_ERR_IND V_FEC_EN_ERR_IND(1U)
#define S_FEC_EN 0
#define V_FEC_EN(x) ((x) << S_FEC_EN)
#define F_FEC_EN V_FEC_EN(1U)
#define A_MAC_PORT_FEC_STATUS 0x2620
#define S_FEC_LOCKED_100 1
#define V_FEC_LOCKED_100(x) ((x) << S_FEC_LOCKED_100)
#define F_FEC_LOCKED_100 V_FEC_LOCKED_100(1U)
#define S_FEC_LOCKED 0
#define V_FEC_LOCKED(x) ((x) << S_FEC_LOCKED)
#define F_FEC_LOCKED V_FEC_LOCKED(1U)
#define S_FEC_LOCKED0 1
#define M_FEC_LOCKED0 0xfU
#define V_FEC_LOCKED0(x) ((x) << S_FEC_LOCKED0)
#define G_FEC_LOCKED0(x) (((x) >> S_FEC_LOCKED0) & M_FEC_LOCKED0)
#define A_MAC_PORT_FEC_CERR_CNT_0 0x2624
#define S_FEC_CERR_CNT_0 0
#define M_FEC_CERR_CNT_0 0xffffU
#define V_FEC_CERR_CNT_0(x) ((x) << S_FEC_CERR_CNT_0)
#define G_FEC_CERR_CNT_0(x) (((x) >> S_FEC_CERR_CNT_0) & M_FEC_CERR_CNT_0)
#define A_MAC_PORT_MTIP_FEC0_CERR_CNT_0 0x2624
#define A_MAC_PORT_FEC_CERR_CNT_1 0x2628
#define S_FEC_CERR_CNT_1 0
#define M_FEC_CERR_CNT_1 0xffffU
#define V_FEC_CERR_CNT_1(x) ((x) << S_FEC_CERR_CNT_1)
#define G_FEC_CERR_CNT_1(x) (((x) >> S_FEC_CERR_CNT_1) & M_FEC_CERR_CNT_1)
#define A_MAC_PORT_MTIP_FEC0_CERR_CNT_1 0x2628
#define A_MAC_PORT_FEC_NCERR_CNT_0 0x262c
#define S_FEC_NCERR_CNT_0 0
#define M_FEC_NCERR_CNT_0 0xffffU
#define V_FEC_NCERR_CNT_0(x) ((x) << S_FEC_NCERR_CNT_0)
#define G_FEC_NCERR_CNT_0(x) (((x) >> S_FEC_NCERR_CNT_0) & M_FEC_NCERR_CNT_0)
#define A_MAC_PORT_MTIP_FEC0_NCERR_CNT_0 0x262c
#define S_FEC0_NCERR_CNT_0 0
#define M_FEC0_NCERR_CNT_0 0xffffU
#define V_FEC0_NCERR_CNT_0(x) ((x) << S_FEC0_NCERR_CNT_0)
#define G_FEC0_NCERR_CNT_0(x) (((x) >> S_FEC0_NCERR_CNT_0) & M_FEC0_NCERR_CNT_0)
#define A_MAC_PORT_FEC_NCERR_CNT_1 0x2630
#define S_FEC_NCERR_CNT_1 0
#define M_FEC_NCERR_CNT_1 0xffffU
#define V_FEC_NCERR_CNT_1(x) ((x) << S_FEC_NCERR_CNT_1)
#define G_FEC_NCERR_CNT_1(x) (((x) >> S_FEC_NCERR_CNT_1) & M_FEC_NCERR_CNT_1)
#define A_MAC_PORT_MTIP_FEC0_NCERR_CNT_1 0x2630
#define S_FEC0_NCERR_CNT_1 0
#define M_FEC0_NCERR_CNT_1 0xffffU
#define V_FEC0_NCERR_CNT_1(x) ((x) << S_FEC0_NCERR_CNT_1)
#define G_FEC0_NCERR_CNT_1(x) (((x) >> S_FEC0_NCERR_CNT_1) & M_FEC0_NCERR_CNT_1)
#define A_MAC_PORT_MTIP_FEC_STATUS1 0x2664
#define A_MAC_PORT_MTIP_FEC1_CERR_CNT_0 0x2668
#define A_MAC_PORT_MTIP_FEC1_CERR_CNT_1 0x266c
#define A_MAC_PORT_MTIP_FEC1_NCERR_CNT_0 0x2670
#define A_MAC_PORT_MTIP_FEC1_NCERR_CNT_1 0x2674
#define A_MAC_PORT_MTIP_FEC_STATUS2 0x26a8
#define A_MAC_PORT_MTIP_FEC2_CERR_CNT_0 0x26ac
#define A_MAC_PORT_MTIP_FEC2_CERR_CNT_1 0x26b0
#define A_MAC_PORT_MTIP_FEC2_NCERR_CNT_0 0x26b4
#define A_MAC_PORT_MTIP_FEC2_NCERR_CNT_1 0x26b8
#define A_MAC_PORT_MTIP_FEC_STATUS3 0x26ec
#define A_MAC_PORT_MTIP_FEC3_CERR_CNT_0 0x26f0
#define A_MAC_PORT_MTIP_FEC3_CERR_CNT_1 0x26f4
#define A_MAC_PORT_MTIP_FEC3_NCERR_CNT_0 0x26f8
#define A_MAC_PORT_MTIP_FEC3_NCERR_CNT_1 0x26fc
#define A_MAC_PORT_AE_RX_COEF_REQ 0x2a00
#define S_T5_RXREQ_C2 4
#define M_T5_RXREQ_C2 0x3U
#define V_T5_RXREQ_C2(x) ((x) << S_T5_RXREQ_C2)
#define G_T5_RXREQ_C2(x) (((x) >> S_T5_RXREQ_C2) & M_T5_RXREQ_C2)
#define S_T5_RXREQ_C1 2
#define M_T5_RXREQ_C1 0x3U
#define V_T5_RXREQ_C1(x) ((x) << S_T5_RXREQ_C1)
#define G_T5_RXREQ_C1(x) (((x) >> S_T5_RXREQ_C1) & M_T5_RXREQ_C1)
#define S_T5_RXREQ_C0 0
#define M_T5_RXREQ_C0 0x3U
#define V_T5_RXREQ_C0(x) ((x) << S_T5_RXREQ_C0)
#define G_T5_RXREQ_C0(x) (((x) >> S_T5_RXREQ_C0) & M_T5_RXREQ_C0)
#define S_T5_RXREQ_C3 6
#define M_T5_RXREQ_C3 0x3U
#define V_T5_RXREQ_C3(x) ((x) << S_T5_RXREQ_C3)
#define G_T5_RXREQ_C3(x) (((x) >> S_T5_RXREQ_C3) & M_T5_RXREQ_C3)
#define A_MAC_PORT_AE_RX_COEF_STAT 0x2a04
#define S_T5_AE0_RXSTAT_RDY 15
#define V_T5_AE0_RXSTAT_RDY(x) ((x) << S_T5_AE0_RXSTAT_RDY)
#define F_T5_AE0_RXSTAT_RDY V_T5_AE0_RXSTAT_RDY(1U)
#define S_T5_AE0_RXSTAT_C2 4
#define M_T5_AE0_RXSTAT_C2 0x3U
#define V_T5_AE0_RXSTAT_C2(x) ((x) << S_T5_AE0_RXSTAT_C2)
#define G_T5_AE0_RXSTAT_C2(x) (((x) >> S_T5_AE0_RXSTAT_C2) & M_T5_AE0_RXSTAT_C2)
#define S_T5_AE0_RXSTAT_C1 2
#define M_T5_AE0_RXSTAT_C1 0x3U
#define V_T5_AE0_RXSTAT_C1(x) ((x) << S_T5_AE0_RXSTAT_C1)
#define G_T5_AE0_RXSTAT_C1(x) (((x) >> S_T5_AE0_RXSTAT_C1) & M_T5_AE0_RXSTAT_C1)
#define S_T5_AE0_RXSTAT_C0 0
#define M_T5_AE0_RXSTAT_C0 0x3U
#define V_T5_AE0_RXSTAT_C0(x) ((x) << S_T5_AE0_RXSTAT_C0)
#define G_T5_AE0_RXSTAT_C0(x) (((x) >> S_T5_AE0_RXSTAT_C0) & M_T5_AE0_RXSTAT_C0)
#define S_T5_AE0_RXSTAT_LSNA 14
#define V_T5_AE0_RXSTAT_LSNA(x) ((x) << S_T5_AE0_RXSTAT_LSNA)
#define F_T5_AE0_RXSTAT_LSNA V_T5_AE0_RXSTAT_LSNA(1U)
#define S_T5_AE0_RXSTAT_FEC 13
#define V_T5_AE0_RXSTAT_FEC(x) ((x) << S_T5_AE0_RXSTAT_FEC)
#define F_T5_AE0_RXSTAT_FEC V_T5_AE0_RXSTAT_FEC(1U)
#define S_T5_AE0_RXSTAT_TF 12
#define V_T5_AE0_RXSTAT_TF(x) ((x) << S_T5_AE0_RXSTAT_TF)
#define F_T5_AE0_RXSTAT_TF V_T5_AE0_RXSTAT_TF(1U)
#define S_T5_AE0_RXSTAT_C3 6
#define M_T5_AE0_RXSTAT_C3 0x3U
#define V_T5_AE0_RXSTAT_C3(x) ((x) << S_T5_AE0_RXSTAT_C3)
#define G_T5_AE0_RXSTAT_C3(x) (((x) >> S_T5_AE0_RXSTAT_C3) & M_T5_AE0_RXSTAT_C3)
#define A_MAC_PORT_AE_TX_COEF_REQ 0x2a08
#define S_T5_TXREQ_C2 4
#define M_T5_TXREQ_C2 0x3U
#define V_T5_TXREQ_C2(x) ((x) << S_T5_TXREQ_C2)
#define G_T5_TXREQ_C2(x) (((x) >> S_T5_TXREQ_C2) & M_T5_TXREQ_C2)
#define S_T5_TXREQ_C1 2
#define M_T5_TXREQ_C1 0x3U
#define V_T5_TXREQ_C1(x) ((x) << S_T5_TXREQ_C1)
#define G_T5_TXREQ_C1(x) (((x) >> S_T5_TXREQ_C1) & M_T5_TXREQ_C1)
#define S_T5_TXREQ_C0 0
#define M_T5_TXREQ_C0 0x3U
#define V_T5_TXREQ_C0(x) ((x) << S_T5_TXREQ_C0)
#define G_T5_TXREQ_C0(x) (((x) >> S_T5_TXREQ_C0) & M_T5_TXREQ_C0)
#define S_TXREQ_FEC 11
#define V_TXREQ_FEC(x) ((x) << S_TXREQ_FEC)
#define F_TXREQ_FEC V_TXREQ_FEC(1U)
#define S_T5_TXREQ_C3 6
#define M_T5_TXREQ_C3 0x3U
#define V_T5_TXREQ_C3(x) ((x) << S_T5_TXREQ_C3)
#define G_T5_TXREQ_C3(x) (((x) >> S_T5_TXREQ_C3) & M_T5_TXREQ_C3)
#define A_MAC_PORT_AE_TX_COEF_STAT 0x2a0c
#define S_T5_TXSTAT_C2 4
#define M_T5_TXSTAT_C2 0x3U
#define V_T5_TXSTAT_C2(x) ((x) << S_T5_TXSTAT_C2)
#define G_T5_TXSTAT_C2(x) (((x) >> S_T5_TXSTAT_C2) & M_T5_TXSTAT_C2)
#define S_T5_TXSTAT_C1 2
#define M_T5_TXSTAT_C1 0x3U
#define V_T5_TXSTAT_C1(x) ((x) << S_T5_TXSTAT_C1)
#define G_T5_TXSTAT_C1(x) (((x) >> S_T5_TXSTAT_C1) & M_T5_TXSTAT_C1)
#define S_T5_TXSTAT_C0 0
#define M_T5_TXSTAT_C0 0x3U
#define V_T5_TXSTAT_C0(x) ((x) << S_T5_TXSTAT_C0)
#define G_T5_TXSTAT_C0(x) (((x) >> S_T5_TXSTAT_C0) & M_T5_TXSTAT_C0)
#define S_T5_TXSTAT_C3 6
#define M_T5_TXSTAT_C3 0x3U
#define V_T5_TXSTAT_C3(x) ((x) << S_T5_TXSTAT_C3)
#define G_T5_TXSTAT_C3(x) (((x) >> S_T5_TXSTAT_C3) & M_T5_TXSTAT_C3)
#define A_MAC_PORT_AE_REG_MODE 0x2a10
#define S_AET_RSVD 7
#define V_AET_RSVD(x) ((x) << S_AET_RSVD)
#define F_AET_RSVD V_AET_RSVD(1U)
#define S_AET_ENABLE 6
#define V_AET_ENABLE(x) ((x) << S_AET_ENABLE)
#define F_AET_ENABLE V_AET_ENABLE(1U)
#define S_SET_WAIT_TIMER 13
#define M_SET_WAIT_TIMER 0x3U
#define V_SET_WAIT_TIMER(x) ((x) << S_SET_WAIT_TIMER)
#define G_SET_WAIT_TIMER(x) (((x) >> S_SET_WAIT_TIMER) & M_SET_WAIT_TIMER)
#define S_C2_C3_STATE_SEL 12
#define V_C2_C3_STATE_SEL(x) ((x) << S_C2_C3_STATE_SEL)
#define F_C2_C3_STATE_SEL V_C2_C3_STATE_SEL(1U)
#define S_FFE4_EN 11
#define V_FFE4_EN(x) ((x) << S_FFE4_EN)
#define F_FFE4_EN V_FFE4_EN(1U)
#define S_FEC_REQUEST 10
#define V_FEC_REQUEST(x) ((x) << S_FEC_REQUEST)
#define F_FEC_REQUEST V_FEC_REQUEST(1U)
#define S_FEC_SUPPORTED 9
#define V_FEC_SUPPORTED(x) ((x) << S_FEC_SUPPORTED)
#define F_FEC_SUPPORTED V_FEC_SUPPORTED(1U)
#define S_TX_FIXED 8
#define V_TX_FIXED(x) ((x) << S_TX_FIXED)
#define F_TX_FIXED V_TX_FIXED(1U)
#define A_MAC_PORT_AE_PRBS_CTL 0x2a14
#define A_MAC_PORT_AE_FSM_CTL 0x2a18
#define S_CIN_ENABLE 15
#define V_CIN_ENABLE(x) ((x) << S_CIN_ENABLE)
#define F_CIN_ENABLE V_CIN_ENABLE(1U)
#define A_MAC_PORT_AE_FSM_STATE 0x2a1c
#define A_MAC_PORT_AE_RX_COEF_REQ_1 0x2a20
#define A_MAC_PORT_AE_RX_COEF_STAT_1 0x2a24
#define S_T5_AE1_RXSTAT_RDY 15
#define V_T5_AE1_RXSTAT_RDY(x) ((x) << S_T5_AE1_RXSTAT_RDY)
#define F_T5_AE1_RXSTAT_RDY V_T5_AE1_RXSTAT_RDY(1U)
#define S_T5_AE1_RXSTAT_C2 4
#define M_T5_AE1_RXSTAT_C2 0x3U
#define V_T5_AE1_RXSTAT_C2(x) ((x) << S_T5_AE1_RXSTAT_C2)
#define G_T5_AE1_RXSTAT_C2(x) (((x) >> S_T5_AE1_RXSTAT_C2) & M_T5_AE1_RXSTAT_C2)
#define S_T5_AE1_RXSTAT_C1 2
#define M_T5_AE1_RXSTAT_C1 0x3U
#define V_T5_AE1_RXSTAT_C1(x) ((x) << S_T5_AE1_RXSTAT_C1)
#define G_T5_AE1_RXSTAT_C1(x) (((x) >> S_T5_AE1_RXSTAT_C1) & M_T5_AE1_RXSTAT_C1)
#define S_T5_AE1_RXSTAT_C0 0
#define M_T5_AE1_RXSTAT_C0 0x3U
#define V_T5_AE1_RXSTAT_C0(x) ((x) << S_T5_AE1_RXSTAT_C0)
#define G_T5_AE1_RXSTAT_C0(x) (((x) >> S_T5_AE1_RXSTAT_C0) & M_T5_AE1_RXSTAT_C0)
#define S_T5_AE1_RXSTAT_LSNA 14
#define V_T5_AE1_RXSTAT_LSNA(x) ((x) << S_T5_AE1_RXSTAT_LSNA)
#define F_T5_AE1_RXSTAT_LSNA V_T5_AE1_RXSTAT_LSNA(1U)
#define S_T5_AE1_RXSTAT_FEC 13
#define V_T5_AE1_RXSTAT_FEC(x) ((x) << S_T5_AE1_RXSTAT_FEC)
#define F_T5_AE1_RXSTAT_FEC V_T5_AE1_RXSTAT_FEC(1U)
#define S_T5_AE1_RXSTAT_TF 12
#define V_T5_AE1_RXSTAT_TF(x) ((x) << S_T5_AE1_RXSTAT_TF)
#define F_T5_AE1_RXSTAT_TF V_T5_AE1_RXSTAT_TF(1U)
#define S_T5_AE1_RXSTAT_C3 6
#define M_T5_AE1_RXSTAT_C3 0x3U
#define V_T5_AE1_RXSTAT_C3(x) ((x) << S_T5_AE1_RXSTAT_C3)
#define G_T5_AE1_RXSTAT_C3(x) (((x) >> S_T5_AE1_RXSTAT_C3) & M_T5_AE1_RXSTAT_C3)
#define A_MAC_PORT_AE_TX_COEF_REQ_1 0x2a28
#define A_MAC_PORT_AE_TX_COEF_STAT_1 0x2a2c
#define A_MAC_PORT_AE_REG_MODE_1 0x2a30
#define A_MAC_PORT_AE_PRBS_CTL_1 0x2a34
#define A_MAC_PORT_AE_FSM_CTL_1 0x2a38
#define A_MAC_PORT_AE_FSM_STATE_1 0x2a3c
#define A_MAC_PORT_AE_RX_COEF_REQ_2 0x2a40
#define A_MAC_PORT_AE_RX_COEF_STAT_2 0x2a44
#define S_T5_AE2_RXSTAT_RDY 15
#define V_T5_AE2_RXSTAT_RDY(x) ((x) << S_T5_AE2_RXSTAT_RDY)
#define F_T5_AE2_RXSTAT_RDY V_T5_AE2_RXSTAT_RDY(1U)
#define S_T5_AE2_RXSTAT_C2 4
#define M_T5_AE2_RXSTAT_C2 0x3U
#define V_T5_AE2_RXSTAT_C2(x) ((x) << S_T5_AE2_RXSTAT_C2)
#define G_T5_AE2_RXSTAT_C2(x) (((x) >> S_T5_AE2_RXSTAT_C2) & M_T5_AE2_RXSTAT_C2)
#define S_T5_AE2_RXSTAT_C1 2
#define M_T5_AE2_RXSTAT_C1 0x3U
#define V_T5_AE2_RXSTAT_C1(x) ((x) << S_T5_AE2_RXSTAT_C1)
#define G_T5_AE2_RXSTAT_C1(x) (((x) >> S_T5_AE2_RXSTAT_C1) & M_T5_AE2_RXSTAT_C1)
#define S_T5_AE2_RXSTAT_C0 0
#define M_T5_AE2_RXSTAT_C0 0x3U
#define V_T5_AE2_RXSTAT_C0(x) ((x) << S_T5_AE2_RXSTAT_C0)
#define G_T5_AE2_RXSTAT_C0(x) (((x) >> S_T5_AE2_RXSTAT_C0) & M_T5_AE2_RXSTAT_C0)
#define S_T5_AE2_RXSTAT_LSNA 14
#define V_T5_AE2_RXSTAT_LSNA(x) ((x) << S_T5_AE2_RXSTAT_LSNA)
#define F_T5_AE2_RXSTAT_LSNA V_T5_AE2_RXSTAT_LSNA(1U)
#define S_T5_AE2_RXSTAT_FEC 13
#define V_T5_AE2_RXSTAT_FEC(x) ((x) << S_T5_AE2_RXSTAT_FEC)
#define F_T5_AE2_RXSTAT_FEC V_T5_AE2_RXSTAT_FEC(1U)
#define S_T5_AE2_RXSTAT_TF 12
#define V_T5_AE2_RXSTAT_TF(x) ((x) << S_T5_AE2_RXSTAT_TF)
#define F_T5_AE2_RXSTAT_TF V_T5_AE2_RXSTAT_TF(1U)
#define S_T5_AE2_RXSTAT_C3 6
#define M_T5_AE2_RXSTAT_C3 0x3U
#define V_T5_AE2_RXSTAT_C3(x) ((x) << S_T5_AE2_RXSTAT_C3)
#define G_T5_AE2_RXSTAT_C3(x) (((x) >> S_T5_AE2_RXSTAT_C3) & M_T5_AE2_RXSTAT_C3)
#define A_MAC_PORT_AE_TX_COEF_REQ_2 0x2a48
#define A_MAC_PORT_AE_TX_COEF_STAT_2 0x2a4c
#define A_MAC_PORT_AE_REG_MODE_2 0x2a50
#define A_MAC_PORT_AE_PRBS_CTL_2 0x2a54
#define A_MAC_PORT_AE_FSM_CTL_2 0x2a58
#define A_MAC_PORT_AE_FSM_STATE_2 0x2a5c
#define A_MAC_PORT_AE_RX_COEF_REQ_3 0x2a60
#define A_MAC_PORT_AE_RX_COEF_STAT_3 0x2a64
#define S_T5_AE3_RXSTAT_RDY 15
#define V_T5_AE3_RXSTAT_RDY(x) ((x) << S_T5_AE3_RXSTAT_RDY)
#define F_T5_AE3_RXSTAT_RDY V_T5_AE3_RXSTAT_RDY(1U)
#define S_T5_AE3_RXSTAT_C2 4
#define M_T5_AE3_RXSTAT_C2 0x3U
#define V_T5_AE3_RXSTAT_C2(x) ((x) << S_T5_AE3_RXSTAT_C2)
#define G_T5_AE3_RXSTAT_C2(x) (((x) >> S_T5_AE3_RXSTAT_C2) & M_T5_AE3_RXSTAT_C2)
#define S_T5_AE3_RXSTAT_C1 2
#define M_T5_AE3_RXSTAT_C1 0x3U
#define V_T5_AE3_RXSTAT_C1(x) ((x) << S_T5_AE3_RXSTAT_C1)
#define G_T5_AE3_RXSTAT_C1(x) (((x) >> S_T5_AE3_RXSTAT_C1) & M_T5_AE3_RXSTAT_C1)
#define S_T5_AE3_RXSTAT_C0 0
#define M_T5_AE3_RXSTAT_C0 0x3U
#define V_T5_AE3_RXSTAT_C0(x) ((x) << S_T5_AE3_RXSTAT_C0)
#define G_T5_AE3_RXSTAT_C0(x) (((x) >> S_T5_AE3_RXSTAT_C0) & M_T5_AE3_RXSTAT_C0)
#define S_T5_AE3_RXSTAT_LSNA 14
#define V_T5_AE3_RXSTAT_LSNA(x) ((x) << S_T5_AE3_RXSTAT_LSNA)
#define F_T5_AE3_RXSTAT_LSNA V_T5_AE3_RXSTAT_LSNA(1U)
#define S_T5_AE3_RXSTAT_FEC 13
#define V_T5_AE3_RXSTAT_FEC(x) ((x) << S_T5_AE3_RXSTAT_FEC)
#define F_T5_AE3_RXSTAT_FEC V_T5_AE3_RXSTAT_FEC(1U)
#define S_T5_AE3_RXSTAT_TF 12
#define V_T5_AE3_RXSTAT_TF(x) ((x) << S_T5_AE3_RXSTAT_TF)
#define F_T5_AE3_RXSTAT_TF V_T5_AE3_RXSTAT_TF(1U)
#define S_T5_AE3_RXSTAT_C3 6
#define M_T5_AE3_RXSTAT_C3 0x3U
#define V_T5_AE3_RXSTAT_C3(x) ((x) << S_T5_AE3_RXSTAT_C3)
#define G_T5_AE3_RXSTAT_C3(x) (((x) >> S_T5_AE3_RXSTAT_C3) & M_T5_AE3_RXSTAT_C3)
#define A_MAC_PORT_AE_TX_COEF_REQ_3 0x2a68
#define A_MAC_PORT_AE_TX_COEF_STAT_3 0x2a6c
#define A_MAC_PORT_AE_REG_MODE_3 0x2a70
#define A_MAC_PORT_AE_PRBS_CTL_3 0x2a74
#define A_MAC_PORT_AE_FSM_CTL_3 0x2a78
#define A_MAC_PORT_AE_FSM_STATE_3 0x2a7c
#define A_MAC_PORT_AE_TX_DIS 0x2a80
#define A_MAC_PORT_AE_KR_CTRL 0x2a84
#define A_MAC_PORT_AE_RX_SIGDET 0x2a88
#define A_MAC_PORT_AE_KR_STATUS 0x2a8c
#define A_MAC_PORT_AE_TX_DIS_1 0x2a90
#define A_MAC_PORT_AE_KR_CTRL_1 0x2a94
#define A_MAC_PORT_AE_RX_SIGDET_1 0x2a98
#define A_MAC_PORT_AE_KR_STATUS_1 0x2a9c
#define A_MAC_PORT_AE_TX_DIS_2 0x2aa0
#define A_MAC_PORT_AE_KR_CTRL_2 0x2aa4
#define A_MAC_PORT_AE_RX_SIGDET_2 0x2aa8
#define A_MAC_PORT_AE_KR_STATUS_2 0x2aac
#define A_MAC_PORT_AE_TX_DIS_3 0x2ab0
#define A_MAC_PORT_AE_KR_CTRL_3 0x2ab4
#define A_MAC_PORT_AE_RX_SIGDET_3 0x2ab8
#define A_MAC_PORT_AE_KR_STATUS_3 0x2abc
#define A_MAC_PORT_AET_STAGE_CONFIGURATION_0 0x2b00
#define S_EN_HOLD_FAIL 14
#define V_EN_HOLD_FAIL(x) ((x) << S_EN_HOLD_FAIL)
#define F_EN_HOLD_FAIL V_EN_HOLD_FAIL(1U)
#define S_INIT_METH 12
#define M_INIT_METH 0x3U
#define V_INIT_METH(x) ((x) << S_INIT_METH)
#define G_INIT_METH(x) (((x) >> S_INIT_METH) & M_INIT_METH)
#define S_CE_DECS 8
#define M_CE_DECS 0xfU
#define V_CE_DECS(x) ((x) << S_CE_DECS)
#define G_CE_DECS(x) (((x) >> S_CE_DECS) & M_CE_DECS)
#define S_EN_ZFE 7
#define V_EN_ZFE(x) ((x) << S_EN_ZFE)
#define F_EN_ZFE V_EN_ZFE(1U)
#define S_EN_GAIN_TOG 6
#define V_EN_GAIN_TOG(x) ((x) << S_EN_GAIN_TOG)
#define F_EN_GAIN_TOG V_EN_GAIN_TOG(1U)
#define S_EN_AI_C1 5
#define V_EN_AI_C1(x) ((x) << S_EN_AI_C1)
#define F_EN_AI_C1 V_EN_AI_C1(1U)
#define S_EN_MAX_ST 4
#define V_EN_MAX_ST(x) ((x) << S_EN_MAX_ST)
#define F_EN_MAX_ST V_EN_MAX_ST(1U)
#define S_EN_H1T_EQ 3
#define V_EN_H1T_EQ(x) ((x) << S_EN_H1T_EQ)
#define F_EN_H1T_EQ V_EN_H1T_EQ(1U)
#define S_H1TEQ_GOAL 0
#define M_H1TEQ_GOAL 0x7U
#define V_H1TEQ_GOAL(x) ((x) << S_H1TEQ_GOAL)
#define G_H1TEQ_GOAL(x) (((x) >> S_H1TEQ_GOAL) & M_H1TEQ_GOAL)
#define S_T6_INIT_METH 12
#define M_T6_INIT_METH 0xfU
#define V_T6_INIT_METH(x) ((x) << S_T6_INIT_METH)
#define G_T6_INIT_METH(x) (((x) >> S_T6_INIT_METH) & M_T6_INIT_METH)
#define S_INIT_CNT 8
#define M_INIT_CNT 0xfU
#define V_INIT_CNT(x) ((x) << S_INIT_CNT)
#define G_INIT_CNT(x) (((x) >> S_INIT_CNT) & M_INIT_CNT)
#define S_EN_AI_N0 5
#define V_EN_AI_N0(x) ((x) << S_EN_AI_N0)
#define F_EN_AI_N0 V_EN_AI_N0(1U)
#define A_MAC_PORT_AET_SIGNAL_LOSS_DETECTION_0 0x2b04
#define S_GAIN_TH 6
#define M_GAIN_TH 0x1fU
#define V_GAIN_TH(x) ((x) << S_GAIN_TH)
#define G_GAIN_TH(x) (((x) >> S_GAIN_TH) & M_GAIN_TH)
#define S_EN_SD_TH 5
#define V_EN_SD_TH(x) ((x) << S_EN_SD_TH)
#define F_EN_SD_TH V_EN_SD_TH(1U)
#define S_EN_AMIN_TH 4
#define V_EN_AMIN_TH(x) ((x) << S_EN_AMIN_TH)
#define F_EN_AMIN_TH V_EN_AMIN_TH(1U)
#define S_AMIN_TH 0
#define M_AMIN_TH 0xfU
#define V_AMIN_TH(x) ((x) << S_AMIN_TH)
#define G_AMIN_TH(x) (((x) >> S_AMIN_TH) & M_AMIN_TH)
#define S_FEC_CNV 15
#define V_FEC_CNV(x) ((x) << S_FEC_CNV)
#define F_FEC_CNV V_FEC_CNV(1U)
#define S_EN_RETRY 14
#define V_EN_RETRY(x) ((x) << S_EN_RETRY)
#define F_EN_RETRY V_EN_RETRY(1U)
#define S_DPC_METH 12
#define M_DPC_METH 0x3U
#define V_DPC_METH(x) ((x) << S_DPC_METH)
#define G_DPC_METH(x) (((x) >> S_DPC_METH) & M_DPC_METH)
#define S_EN_P2 11
#define V_EN_P2(x) ((x) << S_EN_P2)
#define F_EN_P2 V_EN_P2(1U)
#define A_MAC_PORT_AET_ZFE_LIMITS_0 0x2b08
#define S_ACC_LIM 8
#define M_ACC_LIM 0xfU
#define V_ACC_LIM(x) ((x) << S_ACC_LIM)
#define G_ACC_LIM(x) (((x) >> S_ACC_LIM) & M_ACC_LIM)
#define S_CNV_LIM 4
#define M_CNV_LIM 0xfU
#define V_CNV_LIM(x) ((x) << S_CNV_LIM)
#define G_CNV_LIM(x) (((x) >> S_CNV_LIM) & M_CNV_LIM)
#define S_TOG_LIM 0
#define M_TOG_LIM 0xfU
#define V_TOG_LIM(x) ((x) << S_TOG_LIM)
#define G_TOG_LIM(x) (((x) >> S_TOG_LIM) & M_TOG_LIM)
#define A_MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_0 0x2b0c
#define S_BOOT_LUT7 12
#define M_BOOT_LUT7 0xfU
#define V_BOOT_LUT7(x) ((x) << S_BOOT_LUT7)
#define G_BOOT_LUT7(x) (((x) >> S_BOOT_LUT7) & M_BOOT_LUT7)
#define S_BOOT_LUT6 8
#define M_BOOT_LUT6 0xfU
#define V_BOOT_LUT6(x) ((x) << S_BOOT_LUT6)
#define G_BOOT_LUT6(x) (((x) >> S_BOOT_LUT6) & M_BOOT_LUT6)
#define S_BOOT_LUT45 4
#define M_BOOT_LUT45 0xfU
#define V_BOOT_LUT45(x) ((x) << S_BOOT_LUT45)
#define G_BOOT_LUT45(x) (((x) >> S_BOOT_LUT45) & M_BOOT_LUT45)
#define S_BOOT_LUT0123 2
#define M_BOOT_LUT0123 0x3U
#define V_BOOT_LUT0123(x) ((x) << S_BOOT_LUT0123)
#define G_BOOT_LUT0123(x) (((x) >> S_BOOT_LUT0123) & M_BOOT_LUT0123)
#define S_BOOT_DEC_C0 1
#define V_BOOT_DEC_C0(x) ((x) << S_BOOT_DEC_C0)
#define F_BOOT_DEC_C0 V_BOOT_DEC_C0(1U)
#define S_BOOT_LUT5 8
#define M_BOOT_LUT5 0xfU
#define V_BOOT_LUT5(x) ((x) << S_BOOT_LUT5)
#define G_BOOT_LUT5(x) (((x) >> S_BOOT_LUT5) & M_BOOT_LUT5)
#define A_MAC_PORT_AET_STATUS_0 0x2b10
#define S_AET_STAT 9
#define M_AET_STAT 0xfU
#define V_AET_STAT(x) ((x) << S_AET_STAT)
#define G_AET_STAT(x) (((x) >> S_AET_STAT) & M_AET_STAT)
#define S_NEU_STATE 5
#define M_NEU_STATE 0xfU
#define V_NEU_STATE(x) ((x) << S_NEU_STATE)
#define G_NEU_STATE(x) (((x) >> S_NEU_STATE) & M_NEU_STATE)
#define S_CTRL_STATE 0
#define M_CTRL_STATE 0x1fU
#define V_CTRL_STATE(x) ((x) << S_CTRL_STATE)
#define G_CTRL_STATE(x) (((x) >> S_CTRL_STATE) & M_CTRL_STATE)
#define S_CTRL_STAT 8
#define M_CTRL_STAT 0x1fU
#define V_CTRL_STAT(x) ((x) << S_CTRL_STAT)
#define G_CTRL_STAT(x) (((x) >> S_CTRL_STAT) & M_CTRL_STAT)
#define S_T6_NEU_STATE 4
#define M_T6_NEU_STATE 0xfU
#define V_T6_NEU_STATE(x) ((x) << S_T6_NEU_STATE)
#define G_T6_NEU_STATE(x) (((x) >> S_T6_NEU_STATE) & M_T6_NEU_STATE)
#define S_T6_CTRL_STATE 0
#define M_T6_CTRL_STATE 0xfU
#define V_T6_CTRL_STATE(x) ((x) << S_T6_CTRL_STATE)
#define G_T6_CTRL_STATE(x) (((x) >> S_T6_CTRL_STATE) & M_T6_CTRL_STATE)
#define A_MAC_PORT_AET_STATUS_20 0x2b14
#define S_FRAME_LOCK_CNT 0
#define M_FRAME_LOCK_CNT 0x7U
#define V_FRAME_LOCK_CNT(x) ((x) << S_FRAME_LOCK_CNT)
#define G_FRAME_LOCK_CNT(x) (((x) >> S_FRAME_LOCK_CNT) & M_FRAME_LOCK_CNT)
#define A_MAC_PORT_AET_LIMITS0 0x2b18
#define S_DPC_TIME_LIM 0
#define M_DPC_TIME_LIM 0x3U
#define V_DPC_TIME_LIM(x) ((x) << S_DPC_TIME_LIM)
#define G_DPC_TIME_LIM(x) (((x) >> S_DPC_TIME_LIM) & M_DPC_TIME_LIM)
#define A_MAC_PORT_AET_STAGE_CONFIGURATION_1 0x2b20
#define S_T6_INIT_METH 12
#define M_T6_INIT_METH 0xfU
#define V_T6_INIT_METH(x) ((x) << S_T6_INIT_METH)
#define G_T6_INIT_METH(x) (((x) >> S_T6_INIT_METH) & M_T6_INIT_METH)
#define A_MAC_PORT_AET_SIGNAL_LOSS_DETECTION_1 0x2b24
#define A_MAC_PORT_AET_ZFE_LIMITS_1 0x2b28
#define A_MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_1 0x2b2c
#define A_MAC_PORT_AET_STATUS_1 0x2b30
#define S_T6_NEU_STATE 4
#define M_T6_NEU_STATE 0xfU
#define V_T6_NEU_STATE(x) ((x) << S_T6_NEU_STATE)
#define G_T6_NEU_STATE(x) (((x) >> S_T6_NEU_STATE) & M_T6_NEU_STATE)
#define S_T6_CTRL_STATE 0
#define M_T6_CTRL_STATE 0xfU
#define V_T6_CTRL_STATE(x) ((x) << S_T6_CTRL_STATE)
#define G_T6_CTRL_STATE(x) (((x) >> S_T6_CTRL_STATE) & M_T6_CTRL_STATE)
#define A_MAC_PORT_AET_STATUS_21 0x2b34
#define A_MAC_PORT_AET_LIMITS1 0x2b38
#define A_MAC_PORT_AET_STAGE_CONFIGURATION_2 0x2b40
#define S_T6_INIT_METH 12
#define M_T6_INIT_METH 0xfU
#define V_T6_INIT_METH(x) ((x) << S_T6_INIT_METH)
#define G_T6_INIT_METH(x) (((x) >> S_T6_INIT_METH) & M_T6_INIT_METH)
#define A_MAC_PORT_AET_SIGNAL_LOSS_DETECTION_2 0x2b44
#define A_MAC_PORT_AET_ZFE_LIMITS_2 0x2b48
#define A_MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_2 0x2b4c
#define A_MAC_PORT_AET_STATUS_2 0x2b50
#define S_T6_NEU_STATE 4
#define M_T6_NEU_STATE 0xfU
#define V_T6_NEU_STATE(x) ((x) << S_T6_NEU_STATE)
#define G_T6_NEU_STATE(x) (((x) >> S_T6_NEU_STATE) & M_T6_NEU_STATE)
#define S_T6_CTRL_STATE 0
#define M_T6_CTRL_STATE 0xfU
#define V_T6_CTRL_STATE(x) ((x) << S_T6_CTRL_STATE)
#define G_T6_CTRL_STATE(x) (((x) >> S_T6_CTRL_STATE) & M_T6_CTRL_STATE)
#define A_MAC_PORT_AET_STATUS_22 0x2b54
#define A_MAC_PORT_AET_LIMITS2 0x2b58
#define A_MAC_PORT_AET_STAGE_CONFIGURATION_3 0x2b60
#define S_T6_INIT_METH 12
#define M_T6_INIT_METH 0xfU
#define V_T6_INIT_METH(x) ((x) << S_T6_INIT_METH)
#define G_T6_INIT_METH(x) (((x) >> S_T6_INIT_METH) & M_T6_INIT_METH)
#define A_MAC_PORT_AET_SIGNAL_LOSS_DETECTION_3 0x2b64
#define A_MAC_PORT_AET_ZFE_LIMITS_3 0x2b68
#define A_MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_3 0x2b6c
#define A_MAC_PORT_AET_STATUS_3 0x2b70
#define S_T6_NEU_STATE 4
#define M_T6_NEU_STATE 0xfU
#define V_T6_NEU_STATE(x) ((x) << S_T6_NEU_STATE)
#define G_T6_NEU_STATE(x) (((x) >> S_T6_NEU_STATE) & M_T6_NEU_STATE)
#define S_T6_CTRL_STATE 0
#define M_T6_CTRL_STATE 0xfU
#define V_T6_CTRL_STATE(x) ((x) << S_T6_CTRL_STATE)
#define G_T6_CTRL_STATE(x) (((x) >> S_T6_CTRL_STATE) & M_T6_CTRL_STATE)
#define A_MAC_PORT_AET_STATUS_23 0x2b74
#define A_MAC_PORT_AET_LIMITS3 0x2b78
#define A_T6_MAC_PORT_BEAN_CTL 0x2c00
#define A_T6_MAC_PORT_BEAN_STATUS 0x2c04
#define A_T6_MAC_PORT_BEAN_ABILITY_0 0x2c08
#define S_BEAN_REM_FAULT 13
#define V_BEAN_REM_FAULT(x) ((x) << S_BEAN_REM_FAULT)
#define F_BEAN_REM_FAULT V_BEAN_REM_FAULT(1U)
#define A_T6_MAC_PORT_BEAN_ABILITY_1 0x2c0c
#define A_T6_MAC_PORT_BEAN_ABILITY_2 0x2c10
#define A_T6_MAC_PORT_BEAN_REM_ABILITY_0 0x2c14
#define S_BEAN_ABL_REM_FAULT 13
#define V_BEAN_ABL_REM_FAULT(x) ((x) << S_BEAN_ABL_REM_FAULT)
#define F_BEAN_ABL_REM_FAULT V_BEAN_ABL_REM_FAULT(1U)
#define A_T6_MAC_PORT_BEAN_REM_ABILITY_1 0x2c18
#define A_T6_MAC_PORT_BEAN_REM_ABILITY_2 0x2c1c
#define A_T6_MAC_PORT_BEAN_MS_COUNT 0x2c20
#define A_T6_MAC_PORT_BEAN_XNP_0 0x2c24
#define A_T6_MAC_PORT_BEAN_XNP_1 0x2c28
#define A_T6_MAC_PORT_BEAN_XNP_2 0x2c2c
#define A_T6_MAC_PORT_LP_BEAN_XNP_0 0x2c30
#define A_T6_MAC_PORT_LP_BEAN_XNP_1 0x2c34
#define A_T6_MAC_PORT_LP_BEAN_XNP_2 0x2c38
#define A_T6_MAC_PORT_BEAN_ETH_STATUS 0x2c3c
#define S_100GCR4 11
#define V_100GCR4(x) ((x) << S_100GCR4)
#define F_100GCR4 V_100GCR4(1U)
#define S_100GKR4 10
#define V_100GKR4(x) ((x) << S_100GKR4)
#define F_100GKR4 V_100GKR4(1U)
#define S_100GKP4 9
#define V_100GKP4(x) ((x) << S_100GKP4)
#define F_100GKP4 V_100GKP4(1U)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_CONFIGURATION_MODE 0x3000
#define S_T5_TX_LINKEN 15
#define V_T5_TX_LINKEN(x) ((x) << S_T5_TX_LINKEN)
#define F_T5_TX_LINKEN V_T5_TX_LINKEN(1U)
#define S_T5_TX_LINKRST 14
#define V_T5_TX_LINKRST(x) ((x) << S_T5_TX_LINKRST)
#define F_T5_TX_LINKRST V_T5_TX_LINKRST(1U)
#define S_T5_TX_CFGWRT 13
#define V_T5_TX_CFGWRT(x) ((x) << S_T5_TX_CFGWRT)
#define F_T5_TX_CFGWRT V_T5_TX_CFGWRT(1U)
#define S_T5_TX_CFGPTR 11
#define M_T5_TX_CFGPTR 0x3U
#define V_T5_TX_CFGPTR(x) ((x) << S_T5_TX_CFGPTR)
#define G_T5_TX_CFGPTR(x) (((x) >> S_T5_TX_CFGPTR) & M_T5_TX_CFGPTR)
#define S_T5_TX_CFGEXT 10
#define V_T5_TX_CFGEXT(x) ((x) << S_T5_TX_CFGEXT)
#define F_T5_TX_CFGEXT V_T5_TX_CFGEXT(1U)
#define S_T5_TX_CFGACT 9
#define V_T5_TX_CFGACT(x) ((x) << S_T5_TX_CFGACT)
#define F_T5_TX_CFGACT V_T5_TX_CFGACT(1U)
#define S_T5_TX_RSYNCC 8
#define V_T5_TX_RSYNCC(x) ((x) << S_T5_TX_RSYNCC)
#define F_T5_TX_RSYNCC V_T5_TX_RSYNCC(1U)
#define S_T5_TX_PLLSEL 6
#define M_T5_TX_PLLSEL 0x3U
#define V_T5_TX_PLLSEL(x) ((x) << S_T5_TX_PLLSEL)
#define G_T5_TX_PLLSEL(x) (((x) >> S_T5_TX_PLLSEL) & M_T5_TX_PLLSEL)
#define S_T5_TX_EXTC16 5
#define V_T5_TX_EXTC16(x) ((x) << S_T5_TX_EXTC16)
#define F_T5_TX_EXTC16 V_T5_TX_EXTC16(1U)
#define S_T5_TX_DCKSEL 4
#define V_T5_TX_DCKSEL(x) ((x) << S_T5_TX_DCKSEL)
#define F_T5_TX_DCKSEL V_T5_TX_DCKSEL(1U)
#define S_T5_TX_RXLOOP 3
#define V_T5_TX_RXLOOP(x) ((x) << S_T5_TX_RXLOOP)
#define F_T5_TX_RXLOOP V_T5_TX_RXLOOP(1U)
#define S_T5_TX_BWSEL 2
#define V_T5_TX_BWSEL(x) ((x) << S_T5_TX_BWSEL)
#define F_T5_TX_BWSEL V_T5_TX_BWSEL(1U)
#define S_T5_TX_RTSEL 0
#define M_T5_TX_RTSEL 0x3U
#define V_T5_TX_RTSEL(x) ((x) << S_T5_TX_RTSEL)
#define G_T5_TX_RTSEL(x) (((x) >> S_T5_TX_RTSEL) & M_T5_TX_RTSEL)
#define S_T6_T5_TX_RXLOOP 5
#define V_T6_T5_TX_RXLOOP(x) ((x) << S_T6_T5_TX_RXLOOP)
#define F_T6_T5_TX_RXLOOP V_T6_T5_TX_RXLOOP(1U)
#define S_T5_TX_ENFFE4 4
#define V_T5_TX_ENFFE4(x) ((x) << S_T5_TX_ENFFE4)
#define F_T5_TX_ENFFE4 V_T5_TX_ENFFE4(1U)
#define S_T6_T5_TX_BWSEL 2
#define M_T6_T5_TX_BWSEL 0x3U
#define V_T6_T5_TX_BWSEL(x) ((x) << S_T6_T5_TX_BWSEL)
#define G_T6_T5_TX_BWSEL(x) (((x) >> S_T6_T5_TX_BWSEL) & M_T6_T5_TX_BWSEL)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TEST_CONTROL 0x3004
#define S_SPSEL 11
#define M_SPSEL 0x7U
#define V_SPSEL(x) ((x) << S_SPSEL)
#define G_SPSEL(x) (((x) >> S_SPSEL) & M_SPSEL)
#define S_AFDWEN 7
#define V_AFDWEN(x) ((x) << S_AFDWEN)
#define F_AFDWEN V_AFDWEN(1U)
#define S_TPGMD 3
#define V_TPGMD(x) ((x) << S_TPGMD)
#define F_TPGMD V_TPGMD(1U)
#define S_TC_FRCERR 10
#define V_TC_FRCERR(x) ((x) << S_TC_FRCERR)
#define F_TC_FRCERR V_TC_FRCERR(1U)
#define S_T6_ERROR 9
#define V_T6_ERROR(x) ((x) << S_T6_ERROR)
#define F_T6_ERROR V_T6_ERROR(1U)
#define S_SYNC 8
#define V_SYNC(x) ((x) << S_SYNC)
#define F_SYNC V_SYNC(1U)
#define S_P7CHK 5
#define V_P7CHK(x) ((x) << S_P7CHK)
#define F_P7CHK V_P7CHK(1U)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_COEFFICIENT_CONTROL 0x3008
#define S_ZCALOVRD 8
#define V_ZCALOVRD(x) ((x) << S_ZCALOVRD)
#define F_ZCALOVRD V_ZCALOVRD(1U)
#define S_AMMODE 7
#define V_AMMODE(x) ((x) << S_AMMODE)
#define F_AMMODE V_AMMODE(1U)
#define S_AEPOL 6
#define V_AEPOL(x) ((x) << S_AEPOL)
#define F_AEPOL V_AEPOL(1U)
#define S_AESRC 5
#define V_AESRC(x) ((x) << S_AESRC)
#define F_AESRC V_AESRC(1U)
#define S_SASMODE 7
#define V_SASMODE(x) ((x) << S_SASMODE)
#define F_SASMODE V_SASMODE(1U)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_MODE_CONTROL 0x300c
#define S_T5DRVHIZ 5
#define V_T5DRVHIZ(x) ((x) << S_T5DRVHIZ)
#define F_T5DRVHIZ V_T5DRVHIZ(1U)
#define S_T5SASIMP 4
#define V_T5SASIMP(x) ((x) << S_T5SASIMP)
#define F_T5SASIMP V_T5SASIMP(1U)
#define S_T5SLEW 2
#define M_T5SLEW 0x3U
#define V_T5SLEW(x) ((x) << S_T5SLEW)
#define G_T5SLEW(x) (((x) >> S_T5SLEW) & M_T5SLEW)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_OVERRIDE_CONTROL 0x3010
#define S_T5C2BUFDCEN 5
#define V_T5C2BUFDCEN(x) ((x) << S_T5C2BUFDCEN)
#define F_T5C2BUFDCEN V_T5C2BUFDCEN(1U)
#define S_T5DCCEN 4
#define V_T5DCCEN(x) ((x) << S_T5DCCEN)
#define F_T5DCCEN V_T5DCCEN(1U)
#define S_T5REGBYP 3
#define V_T5REGBYP(x) ((x) << S_T5REGBYP)
#define F_T5REGBYP V_T5REGBYP(1U)
#define S_T5REGAEN 2
#define V_T5REGAEN(x) ((x) << S_T5REGAEN)
#define F_T5REGAEN V_T5REGAEN(1U)
#define S_T5REGAMP 0
#define M_T5REGAMP 0x3U
#define V_T5REGAMP(x) ((x) << S_T5REGAMP)
#define G_T5REGAMP(x) (((x) >> S_T5REGAMP) & M_T5REGAMP)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_DCLK_ROTATOR_OVERRIDE 0x3014
#define S_RSTEP 15
#define V_RSTEP(x) ((x) << S_RSTEP)
#define F_RSTEP V_RSTEP(1U)
#define S_RLOCK 14
#define V_RLOCK(x) ((x) << S_RLOCK)
#define F_RLOCK V_RLOCK(1U)
#define S_RPOS 8
#define M_RPOS 0x3fU
#define V_RPOS(x) ((x) << S_RPOS)
#define G_RPOS(x) (((x) >> S_RPOS) & M_RPOS)
#define S_DCLKSAM 7
#define V_DCLKSAM(x) ((x) << S_DCLKSAM)
#define F_DCLKSAM V_DCLKSAM(1U)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE 0x3018
#define S_CALSSTN 3
#define M_CALSSTN 0x7U
#define V_CALSSTN(x) ((x) << S_CALSSTN)
#define G_CALSSTN(x) (((x) >> S_CALSSTN) & M_CALSSTN)
#define S_CALSSTP 0
#define M_CALSSTP 0x7U
#define V_CALSSTP(x) ((x) << S_CALSSTP)
#define G_CALSSTP(x) (((x) >> S_CALSSTP) & M_CALSSTP)
#define S_T6_CALSSTN 8
#define M_T6_CALSSTN 0x3fU
#define V_T6_CALSSTN(x) ((x) << S_T6_CALSSTN)
#define G_T6_CALSSTN(x) (((x) >> S_T6_CALSSTN) & M_T6_CALSSTN)
#define S_T6_CALSSTP 0
#define M_T6_CALSSTP 0x3fU
#define V_T6_CALSSTP(x) ((x) << S_T6_CALSSTP)
#define G_T6_CALSSTP(x) (((x) >> S_T6_CALSSTP) & M_T6_CALSSTP)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_DCLK_DRIFT_TOLERANCE 0x301c
#define S_DRTOL 0
#define M_DRTOL 0x1fU
#define V_DRTOL(x) ((x) << S_DRTOL)
#define G_DRTOL(x) (((x) >> S_DRTOL) & M_DRTOL)
#define S_T6_DRTOL 2
#define M_T6_DRTOL 0x7U
#define V_T6_DRTOL(x) ((x) << S_T6_DRTOL)
#define G_T6_DRTOL(x) (((x) >> S_T6_DRTOL) & M_T6_DRTOL)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT 0x3020
#define S_T5NXTT0 0
#define M_T5NXTT0 0x1fU
#define V_T5NXTT0(x) ((x) << S_T5NXTT0)
#define G_T5NXTT0(x) (((x) >> S_T5NXTT0) & M_T5NXTT0)
#define S_T6_NXTT0 0
#define M_T6_NXTT0 0x3fU
#define V_T6_NXTT0(x) ((x) << S_T6_NXTT0)
#define G_T6_NXTT0(x) (((x) >> S_T6_NXTT0) & M_T6_NXTT0)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT 0x3024
#define S_T5NXTT1 0
#define M_T5NXTT1 0x3fU
#define V_T5NXTT1(x) ((x) << S_T5NXTT1)
#define G_T5NXTT1(x) (((x) >> S_T5NXTT1) & M_T5NXTT1)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT 0x3028
#define S_T5NXTT2 0
#define M_T5NXTT2 0x3fU
#define V_T5NXTT2(x) ((x) << S_T5NXTT2)
#define G_T5NXTT2(x) (((x) >> S_T5NXTT2) & M_T5NXTT2)
#define S_T6_NXTT2 0
#define M_T6_NXTT2 0x3fU
#define V_T6_NXTT2(x) ((x) << S_T6_NXTT2)
#define G_T6_NXTT2(x) (((x) >> S_T6_NXTT2) & M_T6_NXTT2)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_3_COEFFICIENT 0x302c
#define S_NXTT3 0
#define M_NXTT3 0x3fU
#define V_NXTT3(x) ((x) << S_NXTT3)
#define G_NXTT3(x) (((x) >> S_NXTT3) & M_NXTT3)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AMPLITUDE 0x3030
#define S_T5TXPWR 0
#define M_T5TXPWR 0x3fU
#define V_T5TXPWR(x) ((x) << S_T5TXPWR)
#define G_T5TXPWR(x) (((x) >> S_T5TXPWR) & M_T5TXPWR)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_POLARITY 0x3034
#define S_NXTPOL 0
#define M_NXTPOL 0x7U
#define V_NXTPOL(x) ((x) << S_NXTPOL)
#define G_NXTPOL(x) (((x) >> S_NXTPOL) & M_NXTPOL)
#define S_T6_NXTPOL 0
#define M_T6_NXTPOL 0xfU
#define V_T6_NXTPOL(x) ((x) << S_T6_NXTPOL)
#define G_T6_NXTPOL(x) (((x) >> S_T6_NXTPOL) & M_T6_NXTPOL)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND 0x3038
#define S_CPREST 13
#define V_CPREST(x) ((x) << S_CPREST)
#define F_CPREST V_CPREST(1U)
#define S_CINIT 12
#define V_CINIT(x) ((x) << S_CINIT)
#define F_CINIT V_CINIT(1U)
#define S_SASCMD 10
#define M_SASCMD 0x3U
#define V_SASCMD(x) ((x) << S_SASCMD)
#define G_SASCMD(x) (((x) >> S_SASCMD) & M_SASCMD)
#define S_T6_C0UPDT 6
#define M_T6_C0UPDT 0x3U
#define V_T6_C0UPDT(x) ((x) << S_T6_C0UPDT)
#define G_T6_C0UPDT(x) (((x) >> S_T6_C0UPDT) & M_T6_C0UPDT)
#define S_C3UPDT 4
#define M_C3UPDT 0x3U
#define V_C3UPDT(x) ((x) << S_C3UPDT)
#define G_C3UPDT(x) (((x) >> S_C3UPDT) & M_C3UPDT)
#define S_T6_C2UPDT 2
#define M_T6_C2UPDT 0x3U
#define V_T6_C2UPDT(x) ((x) << S_T6_C2UPDT)
#define G_T6_C2UPDT(x) (((x) >> S_T6_C2UPDT) & M_T6_C2UPDT)
#define S_T6_C1UPDT 0
#define M_T6_C1UPDT 0x3U
#define V_T6_C1UPDT(x) ((x) << S_T6_C1UPDT)
#define G_T6_C1UPDT(x) (((x) >> S_T6_C1UPDT) & M_T6_C1UPDT)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS 0x303c
#define S_T6_C0STAT 6
#define M_T6_C0STAT 0x3U
#define V_T6_C0STAT(x) ((x) << S_T6_C0STAT)
#define G_T6_C0STAT(x) (((x) >> S_T6_C0STAT) & M_T6_C0STAT)
#define S_C3STAT 4
#define M_C3STAT 0x3U
#define V_C3STAT(x) ((x) << S_C3STAT)
#define G_C3STAT(x) (((x) >> S_C3STAT) & M_C3STAT)
#define S_T6_C2STAT 2
#define M_T6_C2STAT 0x3U
#define V_T6_C2STAT(x) ((x) << S_T6_C2STAT)
#define G_T6_C2STAT(x) (((x) >> S_T6_C2STAT) & M_T6_C2STAT)
#define S_T6_C1STAT 0
#define M_T6_C1STAT 0x3U
#define V_T6_C1STAT(x) ((x) << S_T6_C1STAT)
#define G_T6_C1STAT(x) (((x) >> S_T6_C1STAT) & M_T6_C1STAT)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE 0x3040
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_TAP_0_COEFFICIENT_OVERRIDE 0x3040
#define S_AETAP0 0
#define M_AETAP0 0x7fU
#define V_AETAP0(x) ((x) << S_AETAP0)
#define G_AETAP0(x) (((x) >> S_AETAP0) & M_AETAP0)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE 0x3044
#define S_T5NIDAC1 0
#define M_T5NIDAC1 0x3fU
#define V_T5NIDAC1(x) ((x) << S_T5NIDAC1)
#define G_T5NIDAC1(x) (((x) >> S_T5NIDAC1) & M_T5NIDAC1)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_TAP_1_COEFFICIENT_OVERRIDE 0x3044
#define S_AETAP1 0
#define M_AETAP1 0x7fU
#define V_AETAP1(x) ((x) << S_AETAP1)
#define G_AETAP1(x) (((x) >> S_AETAP1) & M_AETAP1)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE 0x3048
#define S_T5NIDAC2 0
#define M_T5NIDAC2 0x3fU
#define V_T5NIDAC2(x) ((x) << S_T5NIDAC2)
#define G_T5NIDAC2(x) (((x) >> S_T5NIDAC2) & M_T5NIDAC2)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_TAP_2_COEFFICIENT_OVERRIDE 0x3048
#define S_AETAP2 0
#define M_AETAP2 0x7fU
#define V_AETAP2(x) ((x) << S_AETAP2)
#define G_AETAP2(x) (((x) >> S_AETAP2) & M_AETAP2)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_TAP_3_COEFFICIENT_OVERRIDE 0x304c
#define S_AETAP3 0
#define M_AETAP3 0x7fU
#define V_AETAP3(x) ((x) << S_AETAP3)
#define G_AETAP3(x) (((x) >> S_AETAP3) & M_AETAP3)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_APPLIED_TUNE_REGISTER 0x3050
#define S_ATUNEN 8
#define M_ATUNEN 0xffU
#define V_ATUNEN(x) ((x) << S_ATUNEN)
#define G_ATUNEN(x) (((x) >> S_ATUNEN) & M_ATUNEN)
#define S_ATUNEP 0
#define M_ATUNEP 0xffU
#define V_ATUNEP(x) ((x) << S_ATUNEP)
#define G_ATUNEP(x) (((x) >> S_ATUNEP) & M_ATUNEP)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_ANALOG_DIAGNOSTICS_REGISTER 0x3058
#define S_DCCCOMPINV 8
#define V_DCCCOMPINV(x) ((x) << S_DCCCOMPINV)
#define F_DCCCOMPINV V_DCCCOMPINV(1U)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_APPLIED 0x3060
#define A_MAC_PORT_TX_LINKA_TRANSMIT_4X_SEGMENT_APPLIED 0x3060
#define S_AS4X7 14
#define M_AS4X7 0x3U
#define V_AS4X7(x) ((x) << S_AS4X7)
#define G_AS4X7(x) (((x) >> S_AS4X7) & M_AS4X7)
#define S_AS4X6 12
#define M_AS4X6 0x3U
#define V_AS4X6(x) ((x) << S_AS4X6)
#define G_AS4X6(x) (((x) >> S_AS4X6) & M_AS4X6)
#define S_AS4X5 10
#define M_AS4X5 0x3U
#define V_AS4X5(x) ((x) << S_AS4X5)
#define G_AS4X5(x) (((x) >> S_AS4X5) & M_AS4X5)
#define S_AS4X4 8
#define M_AS4X4 0x3U
#define V_AS4X4(x) ((x) << S_AS4X4)
#define G_AS4X4(x) (((x) >> S_AS4X4) & M_AS4X4)
#define S_AS4X3 6
#define M_AS4X3 0x3U
#define V_AS4X3(x) ((x) << S_AS4X3)
#define G_AS4X3(x) (((x) >> S_AS4X3) & M_AS4X3)
#define S_AS4X2 4
#define M_AS4X2 0x3U
#define V_AS4X2(x) ((x) << S_AS4X2)
#define G_AS4X2(x) (((x) >> S_AS4X2) & M_AS4X2)
#define S_AS4X1 2
#define M_AS4X1 0x3U
#define V_AS4X1(x) ((x) << S_AS4X1)
#define G_AS4X1(x) (((x) >> S_AS4X1) & M_AS4X1)
#define S_AS4X0 0
#define M_AS4X0 0x3U
#define V_AS4X0(x) ((x) << S_AS4X0)
#define G_AS4X0(x) (((x) >> S_AS4X0) & M_AS4X0)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_APPLIED 0x3064
#define S_T5AIDAC1 0
#define M_T5AIDAC1 0x3fU
#define V_T5AIDAC1(x) ((x) << S_T5AIDAC1)
#define G_T5AIDAC1(x) (((x) >> S_T5AIDAC1) & M_T5AIDAC1)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_2X_SEGMENT_APPLIED 0x3064
#define S_AS2X3 6
#define M_AS2X3 0x3U
#define V_AS2X3(x) ((x) << S_AS2X3)
#define G_AS2X3(x) (((x) >> S_AS2X3) & M_AS2X3)
#define S_AS2X2 4
#define M_AS2X2 0x3U
#define V_AS2X2(x) ((x) << S_AS2X2)
#define G_AS2X2(x) (((x) >> S_AS2X2) & M_AS2X2)
#define S_AS2X1 2
#define M_AS2X1 0x3U
#define V_AS2X1(x) ((x) << S_AS2X1)
#define G_AS2X1(x) (((x) >> S_AS2X1) & M_AS2X1)
#define S_AS2X0 0
#define M_AS2X0 0x3U
#define V_AS2X0(x) ((x) << S_AS2X0)
#define G_AS2X0(x) (((x) >> S_AS2X0) & M_AS2X0)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_APPLIED 0x3068
#define A_MAC_PORT_TX_LINKA_TRANSMIT_1X_SEGMENT_APPLIED 0x3068
#define S_AS1X7 14
#define M_AS1X7 0x3U
#define V_AS1X7(x) ((x) << S_AS1X7)
#define G_AS1X7(x) (((x) >> S_AS1X7) & M_AS1X7)
#define S_AS1X6 12
#define M_AS1X6 0x3U
#define V_AS1X6(x) ((x) << S_AS1X6)
#define G_AS1X6(x) (((x) >> S_AS1X6) & M_AS1X6)
#define S_AS1X5 10
#define M_AS1X5 0x3U
#define V_AS1X5(x) ((x) << S_AS1X5)
#define G_AS1X5(x) (((x) >> S_AS1X5) & M_AS1X5)
#define S_AS1X4 8
#define M_AS1X4 0x3U
#define V_AS1X4(x) ((x) << S_AS1X4)
#define G_AS1X4(x) (((x) >> S_AS1X4) & M_AS1X4)
#define S_AS1X3 6
#define M_AS1X3 0x3U
#define V_AS1X3(x) ((x) << S_AS1X3)
#define G_AS1X3(x) (((x) >> S_AS1X3) & M_AS1X3)
#define S_AS1X2 4
#define M_AS1X2 0x3U
#define V_AS1X2(x) ((x) << S_AS1X2)
#define G_AS1X2(x) (((x) >> S_AS1X2) & M_AS1X2)
#define S_AS1X1 2
#define M_AS1X1 0x3U
#define V_AS1X1(x) ((x) << S_AS1X1)
#define G_AS1X1(x) (((x) >> S_AS1X1) & M_AS1X1)
#define S_AS1X0 0
#define M_AS1X0 0x3U
#define V_AS1X0(x) ((x) << S_AS1X0)
#define G_AS1X0(x) (((x) >> S_AS1X0) & M_AS1X0)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_4X_TERMINATION_APPLIED 0x306c
#define S_AT4X 0
#define M_AT4X 0xffU
#define V_AT4X(x) ((x) << S_AT4X)
#define G_AT4X(x) (((x) >> S_AT4X) & M_AT4X)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_1 0x3070
#define S_MAINSC 6
#define M_MAINSC 0x3fU
#define V_MAINSC(x) ((x) << S_MAINSC)
#define G_MAINSC(x) (((x) >> S_MAINSC) & M_MAINSC)
#define S_POSTSC 0
#define M_POSTSC 0x3fU
#define V_POSTSC(x) ((x) << S_POSTSC)
#define G_POSTSC(x) (((x) >> S_POSTSC) & M_POSTSC)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_2X1X_TERMINATION_APPLIED 0x3070
#define S_AT2X 8
#define M_AT2X 0xfU
#define V_AT2X(x) ((x) << S_AT2X)
#define G_AT2X(x) (((x) >> S_AT2X) & M_AT2X)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_2 0x3074
#define S_PRESC 0
#define M_PRESC 0x1fU
#define V_PRESC(x) ((x) << S_PRESC)
#define G_PRESC(x) (((x) >> S_PRESC) & M_PRESC)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_SIGN_APPLIED_REGISTER 0x3074
#define S_ATSIGN 0
#define M_ATSIGN 0xfU
#define V_ATSIGN(x) ((x) << S_ATSIGN)
#define G_ATSIGN(x) (((x) >> S_ATSIGN) & M_ATSIGN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_DATA 0x3078
#define A_MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_ADDR 0x307c
#define S_T5XADDR 1
#define M_T5XADDR 0x1fU
#define V_T5XADDR(x) ((x) << S_T5XADDR)
#define G_T5XADDR(x) (((x) >> S_T5XADDR) & M_T5XADDR)
#define S_T5XWR 0
#define V_T5XWR(x) ((x) << S_T5XWR)
#define F_T5XWR V_T5XWR(1U)
#define S_T6_XADDR 1
#define M_T6_XADDR 0x1fU
#define V_T6_XADDR(x) ((x) << S_T6_XADDR)
#define G_T6_XADDR(x) (((x) >> S_T6_XADDR) & M_T6_XADDR)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_1_0 0x3080
#define S_XDAT10 0
#define M_XDAT10 0xffffU
#define V_XDAT10(x) ((x) << S_XDAT10)
#define G_XDAT10(x) (((x) >> S_XDAT10) & M_XDAT10)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_3_2 0x3084
#define S_XDAT32 0
#define M_XDAT32 0xffffU
#define V_XDAT32(x) ((x) << S_XDAT32)
#define G_XDAT32(x) (((x) >> S_XDAT32) & M_XDAT32)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTE_4 0x3088
#define S_XDAT4 0
#define M_XDAT4 0xffU
#define V_XDAT4(x) ((x) << S_XDAT4)
#define G_XDAT4(x) (((x) >> S_XDAT4) & M_XDAT4)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_5_4 0x3088
#define S_XDAT54 0
#define M_XDAT54 0xffffU
#define V_XDAT54(x) ((x) << S_XDAT54)
#define G_XDAT54(x) (((x) >> S_XDAT54) & M_XDAT54)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_DCC_CONTROL 0x308c
#define S_DCCTIMEDOUT 15
#define V_DCCTIMEDOUT(x) ((x) << S_DCCTIMEDOUT)
#define F_DCCTIMEDOUT V_DCCTIMEDOUT(1U)
#define S_DCCTIMEEN 14
#define V_DCCTIMEEN(x) ((x) << S_DCCTIMEEN)
#define F_DCCTIMEEN V_DCCTIMEEN(1U)
#define S_DCCLOCK 13
#define V_DCCLOCK(x) ((x) << S_DCCLOCK)
#define F_DCCLOCK V_DCCLOCK(1U)
#define S_DCCOFFSET 8
#define M_DCCOFFSET 0x1fU
#define V_DCCOFFSET(x) ((x) << S_DCCOFFSET)
#define G_DCCOFFSET(x) (((x) >> S_DCCOFFSET) & M_DCCOFFSET)
#define S_DCCSTEP 6
#define M_DCCSTEP 0x3U
#define V_DCCSTEP(x) ((x) << S_DCCSTEP)
#define G_DCCSTEP(x) (((x) >> S_DCCSTEP) & M_DCCSTEP)
#define S_DCCASTEP 1
#define M_DCCASTEP 0x1fU
#define V_DCCASTEP(x) ((x) << S_DCCASTEP)
#define G_DCCASTEP(x) (((x) >> S_DCCASTEP) & M_DCCASTEP)
#define S_DCCAEN 0
#define V_DCCAEN(x) ((x) << S_DCCAEN)
#define F_DCCAEN V_DCCAEN(1U)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_7_6 0x308c
#define S_XDAT76 0
#define M_XDAT76 0xffffU
#define V_XDAT76(x) ((x) << S_XDAT76)
#define G_XDAT76(x) (((x) >> S_XDAT76) & M_XDAT76)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_DCC_OVERRIDE 0x3090
#define S_DCCOUT 12
#define V_DCCOUT(x) ((x) << S_DCCOUT)
#define F_DCCOUT V_DCCOUT(1U)
#define S_DCCCLK 11
#define V_DCCCLK(x) ((x) << S_DCCCLK)
#define F_DCCCLK V_DCCCLK(1U)
#define S_DCCHOLD 10
#define V_DCCHOLD(x) ((x) << S_DCCHOLD)
#define F_DCCHOLD V_DCCHOLD(1U)
#define S_DCCSIGN 8
#define M_DCCSIGN 0x3U
#define V_DCCSIGN(x) ((x) << S_DCCSIGN)
#define G_DCCSIGN(x) (((x) >> S_DCCSIGN) & M_DCCSIGN)
#define S_DCCAMP 1
#define M_DCCAMP 0x7fU
#define V_DCCAMP(x) ((x) << S_DCCAMP)
#define G_DCCAMP(x) (((x) >> S_DCCAMP) & M_DCCAMP)
#define S_DCCOEN 0
#define V_DCCOEN(x) ((x) << S_DCCOEN)
#define F_DCCOEN V_DCCOEN(1U)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_DCC_APPLIED 0x3094
#define S_DCCASIGN 7
#define M_DCCASIGN 0x3U
#define V_DCCASIGN(x) ((x) << S_DCCASIGN)
#define G_DCCASIGN(x) (((x) >> S_DCCASIGN) & M_DCCASIGN)
#define S_DCCAAMP 0
#define M_DCCAAMP 0x7fU
#define V_DCCAAMP(x) ((x) << S_DCCAAMP)
#define G_DCCAAMP(x) (((x) >> S_DCCAAMP) & M_DCCAAMP)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_DCC_TIME_OUT 0x3098
#define S_DCCTIMEOUTVAL 0
#define M_DCCTIMEOUTVAL 0xffffU
#define V_DCCTIMEOUTVAL(x) ((x) << S_DCCTIMEOUTVAL)
#define G_DCCTIMEOUTVAL(x) (((x) >> S_DCCTIMEOUTVAL) & M_DCCTIMEOUTVAL)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AZ_CONTROL 0x309c
#define S_LPIDCLK 4
#define V_LPIDCLK(x) ((x) << S_LPIDCLK)
#define F_LPIDCLK V_LPIDCLK(1U)
#define S_LPITERM 2
#define M_LPITERM 0x3U
#define V_LPITERM(x) ((x) << S_LPITERM)
#define G_LPITERM(x) (((x) >> S_LPITERM) & M_LPITERM)
#define S_LPIPRCD 0
#define M_LPIPRCD 0x3U
#define V_LPIPRCD(x) ((x) << S_LPIPRCD)
#define G_LPIPRCD(x) (((x) >> S_LPIPRCD) & M_LPIPRCD)
#define A_T6_MAC_PORT_TX_LINKA_TRANSMIT_DCC_CONTROL 0x30a0
#define S_T6_DCCTIMEEN 13
#define M_T6_DCCTIMEEN 0x3U
#define V_T6_DCCTIMEEN(x) ((x) << S_T6_DCCTIMEEN)
#define G_T6_DCCTIMEEN(x) (((x) >> S_T6_DCCTIMEEN) & M_T6_DCCTIMEEN)
#define S_T6_DCCLOCK 11
#define M_T6_DCCLOCK 0x3U
#define V_T6_DCCLOCK(x) ((x) << S_T6_DCCLOCK)
#define G_T6_DCCLOCK(x) (((x) >> S_T6_DCCLOCK) & M_T6_DCCLOCK)
#define S_T6_DCCOFFSET 8
#define M_T6_DCCOFFSET 0x7U
#define V_T6_DCCOFFSET(x) ((x) << S_T6_DCCOFFSET)
#define G_T6_DCCOFFSET(x) (((x) >> S_T6_DCCOFFSET) & M_T6_DCCOFFSET)
#define S_TX_LINKA_DCCSTEP_CTL 6
#define M_TX_LINKA_DCCSTEP_CTL 0x3U
#define V_TX_LINKA_DCCSTEP_CTL(x) ((x) << S_TX_LINKA_DCCSTEP_CTL)
#define G_TX_LINKA_DCCSTEP_CTL(x) (((x) >> S_TX_LINKA_DCCSTEP_CTL) & M_TX_LINKA_DCCSTEP_CTL)
#define A_T6_MAC_PORT_TX_LINKA_TRANSMIT_DCC_OVERRIDE 0x30a4
#define A_T6_MAC_PORT_TX_LINKA_TRANSMIT_DCC_APPLIED 0x30a8
#define A_T6_MAC_PORT_TX_LINKA_TRANSMIT_DCC_TIME_OUT 0x30ac
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_SIGN_OVERRIDE 0x30c0
#define S_OSIGN 0
#define M_OSIGN 0xfU
#define V_OSIGN(x) ((x) << S_OSIGN)
#define G_OSIGN(x) (((x) >> S_OSIGN) & M_OSIGN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_4X_OVERRIDE 0x30c8
#define S_OS4X7 14
#define M_OS4X7 0x3U
#define V_OS4X7(x) ((x) << S_OS4X7)
#define G_OS4X7(x) (((x) >> S_OS4X7) & M_OS4X7)
#define S_OS4X6 12
#define M_OS4X6 0x3U
#define V_OS4X6(x) ((x) << S_OS4X6)
#define G_OS4X6(x) (((x) >> S_OS4X6) & M_OS4X6)
#define S_OS4X5 10
#define M_OS4X5 0x3U
#define V_OS4X5(x) ((x) << S_OS4X5)
#define G_OS4X5(x) (((x) >> S_OS4X5) & M_OS4X5)
#define S_OS4X4 8
#define M_OS4X4 0x3U
#define V_OS4X4(x) ((x) << S_OS4X4)
#define G_OS4X4(x) (((x) >> S_OS4X4) & M_OS4X4)
#define S_OS4X3 6
#define M_OS4X3 0x3U
#define V_OS4X3(x) ((x) << S_OS4X3)
#define G_OS4X3(x) (((x) >> S_OS4X3) & M_OS4X3)
#define S_OS4X2 4
#define M_OS4X2 0x3U
#define V_OS4X2(x) ((x) << S_OS4X2)
#define G_OS4X2(x) (((x) >> S_OS4X2) & M_OS4X2)
#define S_OS4X1 2
#define M_OS4X1 0x3U
#define V_OS4X1(x) ((x) << S_OS4X1)
#define G_OS4X1(x) (((x) >> S_OS4X1) & M_OS4X1)
#define S_OS4X0 0
#define M_OS4X0 0x3U
#define V_OS4X0(x) ((x) << S_OS4X0)
#define G_OS4X0(x) (((x) >> S_OS4X0) & M_OS4X0)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_2X_OVERRIDE 0x30cc
#define S_OS2X3 6
#define M_OS2X3 0x3U
#define V_OS2X3(x) ((x) << S_OS2X3)
#define G_OS2X3(x) (((x) >> S_OS2X3) & M_OS2X3)
#define S_OS2X2 4
#define M_OS2X2 0x3U
#define V_OS2X2(x) ((x) << S_OS2X2)
#define G_OS2X2(x) (((x) >> S_OS2X2) & M_OS2X2)
#define S_OS2X1 2
#define M_OS2X1 0x3U
#define V_OS2X1(x) ((x) << S_OS2X1)
#define G_OS2X1(x) (((x) >> S_OS2X1) & M_OS2X1)
#define S_OS2X0 0
#define M_OS2X0 0x3U
#define V_OS2X0(x) ((x) << S_OS2X0)
#define G_OS2X0(x) (((x) >> S_OS2X0) & M_OS2X0)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_1X_OVERRIDE 0x30d0
#define S_OS1X7 14
#define M_OS1X7 0x3U
#define V_OS1X7(x) ((x) << S_OS1X7)
#define G_OS1X7(x) (((x) >> S_OS1X7) & M_OS1X7)
#define S_OS1X6 12
#define M_OS1X6 0x3U
#define V_OS1X6(x) ((x) << S_OS1X6)
#define G_OS1X6(x) (((x) >> S_OS1X6) & M_OS1X6)
#define S_OS1X5 10
#define M_OS1X5 0x3U
#define V_OS1X5(x) ((x) << S_OS1X5)
#define G_OS1X5(x) (((x) >> S_OS1X5) & M_OS1X5)
#define S_OS1X4 8
#define M_OS1X4 0x3U
#define V_OS1X4(x) ((x) << S_OS1X4)
#define G_OS1X4(x) (((x) >> S_OS1X4) & M_OS1X4)
#define S_OS1X3 6
#define M_OS1X3 0x3U
#define V_OS1X3(x) ((x) << S_OS1X3)
#define G_OS1X3(x) (((x) >> S_OS1X3) & M_OS1X3)
#define S_OS1X2 4
#define M_OS1X2 0x3U
#define V_OS1X2(x) ((x) << S_OS1X2)
#define G_OS1X2(x) (((x) >> S_OS1X2) & M_OS1X2)
#define S_OS1X1 2
#define M_OS1X1 0x3U
#define V_OS1X1(x) ((x) << S_OS1X1)
#define G_OS1X1(x) (((x) >> S_OS1X1) & M_OS1X1)
#define S_OS1X0 0
#define M_OS1X0 0x3U
#define V_OS1X0(x) ((x) << S_OS1X0)
#define G_OS1X0(x) (((x) >> S_OS1X0) & M_OS1X0)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_SEGMENT_4X_TERMINATION_OVERRIDE 0x30d8
#define S_OT4X 0
#define M_OT4X 0xffU
#define V_OT4X(x) ((x) << S_OT4X)
#define G_OT4X(x) (((x) >> S_OT4X) & M_OT4X)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_SEGMENT_2X_TERMINATION_OVERRIDE 0x30dc
#define S_OT2X 0
#define M_OT2X 0xfU
#define V_OT2X(x) ((x) << S_OT2X)
#define G_OT2X(x) (((x) >> S_OT2X) & M_OT2X)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_TAP_SEGMENT_1X_TERMINATION_OVERRIDE 0x30e0
#define S_OT1X 0
#define M_OT1X 0xffU
#define V_OT1X(x) ((x) << S_OT1X)
#define G_OT1X(x) (((x) >> S_OT1X) & M_OT1X)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_5 0x30ec
#define S_ERRORP 15
#define V_ERRORP(x) ((x) << S_ERRORP)
#define F_ERRORP V_ERRORP(1U)
#define S_ERRORN 14
#define V_ERRORN(x) ((x) << S_ERRORN)
#define F_ERRORN V_ERRORN(1U)
#define S_TESTENA 13
#define V_TESTENA(x) ((x) << S_TESTENA)
#define F_TESTENA V_TESTENA(1U)
#define S_TUNEBIT 10
#define M_TUNEBIT 0x7U
#define V_TUNEBIT(x) ((x) << S_TUNEBIT)
#define G_TUNEBIT(x) (((x) >> S_TUNEBIT) & M_TUNEBIT)
#define S_DATAPOS 8
#define M_DATAPOS 0x3U
#define V_DATAPOS(x) ((x) << S_DATAPOS)
#define G_DATAPOS(x) (((x) >> S_DATAPOS) & M_DATAPOS)
#define S_SEGSEL 3
#define M_SEGSEL 0x1fU
#define V_SEGSEL(x) ((x) << S_SEGSEL)
#define G_SEGSEL(x) (((x) >> S_SEGSEL) & M_SEGSEL)
#define S_TAPSEL 1
#define M_TAPSEL 0x3U
#define V_TAPSEL(x) ((x) << S_TAPSEL)
#define G_TAPSEL(x) (((x) >> S_TAPSEL) & M_TAPSEL)
#define S_DATASIGN 0
#define V_DATASIGN(x) ((x) << S_DATASIGN)
#define F_DATASIGN V_DATASIGN(1U)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_4 0x30f0
#define S_SDOVRDEN 8
#define V_SDOVRDEN(x) ((x) << S_SDOVRDEN)
#define F_SDOVRDEN V_SDOVRDEN(1U)
#define S_SDOVRD 0
#define M_SDOVRD 0xffU
#define V_SDOVRD(x) ((x) << S_SDOVRD)
#define G_SDOVRD(x) (((x) >> S_SDOVRD) & M_SDOVRD)
#define S_T6_SDOVRD 0
#define M_T6_SDOVRD 0xffffU
#define V_T6_SDOVRD(x) ((x) << S_T6_SDOVRD)
#define G_T6_SDOVRD(x) (((x) >> S_T6_SDOVRD) & M_T6_SDOVRD)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_3 0x30f4
#define S_SLEWCODE 1
#define M_SLEWCODE 0x3U
#define V_SLEWCODE(x) ((x) << S_SLEWCODE)
#define G_SLEWCODE(x) (((x) >> S_SLEWCODE) & M_SLEWCODE)
#define S_ASEGEN 0
#define V_ASEGEN(x) ((x) << S_ASEGEN)
#define F_ASEGEN V_ASEGEN(1U)
#define S_WCNT 0
#define M_WCNT 0x3ffU
#define V_WCNT(x) ((x) << S_WCNT)
#define G_WCNT(x) (((x) >> S_WCNT) & M_WCNT)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_2 0x30f8
#define S_AECMDVAL 14
#define V_AECMDVAL(x) ((x) << S_AECMDVAL)
#define F_AECMDVAL V_AECMDVAL(1U)
#define S_AECMD1312 12
#define M_AECMD1312 0x3U
#define V_AECMD1312(x) ((x) << S_AECMD1312)
#define G_AECMD1312(x) (((x) >> S_AECMD1312) & M_AECMD1312)
#define S_AECMD70 0
#define M_AECMD70 0xffU
#define V_AECMD70(x) ((x) << S_AECMD70)
#define G_AECMD70(x) (((x) >> S_AECMD70) & M_AECMD70)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_1 0x30fc
#define S_C48DIVCTL 12
#define M_C48DIVCTL 0x7U
#define V_C48DIVCTL(x) ((x) << S_C48DIVCTL)
#define G_C48DIVCTL(x) (((x) >> S_C48DIVCTL) & M_C48DIVCTL)
#define S_RATEDIVCTL 9
#define M_RATEDIVCTL 0x7U
#define V_RATEDIVCTL(x) ((x) << S_RATEDIVCTL)
#define G_RATEDIVCTL(x) (((x) >> S_RATEDIVCTL) & M_RATEDIVCTL)
#define S_ANLGFLSH 8
#define V_ANLGFLSH(x) ((x) << S_ANLGFLSH)
#define F_ANLGFLSH V_ANLGFLSH(1U)
#define S_DCCTSTOUT 7
#define V_DCCTSTOUT(x) ((x) << S_DCCTSTOUT)
#define F_DCCTSTOUT V_DCCTSTOUT(1U)
#define S_BSOUT 6
#define V_BSOUT(x) ((x) << S_BSOUT)
#define F_BSOUT V_BSOUT(1U)
#define S_BSIN 5
#define V_BSIN(x) ((x) << S_BSIN)
#define F_BSIN V_BSIN(1U)
#define S_JTAGAMPL 3
#define M_JTAGAMPL 0x3U
#define V_JTAGAMPL(x) ((x) << S_JTAGAMPL)
#define G_JTAGAMPL(x) (((x) >> S_JTAGAMPL) & M_JTAGAMPL)
#define S_JTAGTS 2
#define V_JTAGTS(x) ((x) << S_JTAGTS)
#define F_JTAGTS V_JTAGTS(1U)
#define S_TS 1
#define V_TS(x) ((x) << S_TS)
#define F_TS V_TS(1U)
#define S_OBS 0
#define V_OBS(x) ((x) << S_OBS)
#define F_OBS V_OBS(1U)
#define S_T6_SDOVRDEN 15
#define V_T6_SDOVRDEN(x) ((x) << S_T6_SDOVRDEN)
#define F_T6_SDOVRDEN V_T6_SDOVRDEN(1U)
#define S_BSOUTN 7
#define V_BSOUTN(x) ((x) << S_BSOUTN)
#define F_BSOUTN V_BSOUTN(1U)
#define S_BSOUTP 6
#define V_BSOUTP(x) ((x) << S_BSOUTP)
#define F_BSOUTP V_BSOUTP(1U)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE 0x3100
#define S_T6_T5_TX_RXLOOP 5
#define V_T6_T5_TX_RXLOOP(x) ((x) << S_T6_T5_TX_RXLOOP)
#define F_T6_T5_TX_RXLOOP V_T6_T5_TX_RXLOOP(1U)
#define S_T6_T5_TX_BWSEL 2
#define M_T6_T5_TX_BWSEL 0x3U
#define V_T6_T5_TX_BWSEL(x) ((x) << S_T6_T5_TX_BWSEL)
#define G_T6_T5_TX_BWSEL(x) (((x) >> S_T6_T5_TX_BWSEL) & M_T6_T5_TX_BWSEL)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TEST_CONTROL 0x3104
#define S_T6_ERROR 9
#define V_T6_ERROR(x) ((x) << S_T6_ERROR)
#define F_T6_ERROR V_T6_ERROR(1U)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_COEFFICIENT_CONTROL 0x3108
#define A_MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_MODE_CONTROL 0x310c
#define A_MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_OVERRIDE_CONTROL 0x3110
#define A_MAC_PORT_TX_LINKB_TRANSMIT_DCLK_ROTATOR_OVERRIDE 0x3114
#define A_MAC_PORT_TX_LINKB_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE 0x3118
#define S_T6_CALSSTN 8
#define M_T6_CALSSTN 0x3fU
#define V_T6_CALSSTN(x) ((x) << S_T6_CALSSTN)
#define G_T6_CALSSTN(x) (((x) >> S_T6_CALSSTN) & M_T6_CALSSTN)
#define S_T6_CALSSTP 0
#define M_T6_CALSSTP 0x3fU
#define V_T6_CALSSTP(x) ((x) << S_T6_CALSSTP)
#define G_T6_CALSSTP(x) (((x) >> S_T6_CALSSTP) & M_T6_CALSSTP)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_DCLK_DRIFT_TOLERANCE 0x311c
#define S_T6_DRTOL 2
#define M_T6_DRTOL 0x7U
#define V_T6_DRTOL(x) ((x) << S_T6_DRTOL)
#define G_T6_DRTOL(x) (((x) >> S_T6_DRTOL) & M_T6_DRTOL)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT 0x3120
#define S_T6_NXTT0 0
#define M_T6_NXTT0 0x3fU
#define V_T6_NXTT0(x) ((x) << S_T6_NXTT0)
#define G_T6_NXTT0(x) (((x) >> S_T6_NXTT0) & M_T6_NXTT0)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT 0x3124
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT 0x3128
#define S_T6_NXTT2 0
#define M_T6_NXTT2 0x3fU
#define V_T6_NXTT2(x) ((x) << S_T6_NXTT2)
#define G_T6_NXTT2(x) (((x) >> S_T6_NXTT2) & M_T6_NXTT2)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_3_COEFFICIENT 0x312c
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AMPLITUDE 0x3130
#define A_MAC_PORT_TX_LINKB_TRANSMIT_POLARITY 0x3134
#define S_T6_NXTPOL 0
#define M_T6_NXTPOL 0xfU
#define V_T6_NXTPOL(x) ((x) << S_T6_NXTPOL)
#define G_T6_NXTPOL(x) (((x) >> S_T6_NXTPOL) & M_T6_NXTPOL)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND 0x3138
#define S_T6_C0UPDT 6
#define M_T6_C0UPDT 0x3U
#define V_T6_C0UPDT(x) ((x) << S_T6_C0UPDT)
#define G_T6_C0UPDT(x) (((x) >> S_T6_C0UPDT) & M_T6_C0UPDT)
#define S_T6_C2UPDT 2
#define M_T6_C2UPDT 0x3U
#define V_T6_C2UPDT(x) ((x) << S_T6_C2UPDT)
#define G_T6_C2UPDT(x) (((x) >> S_T6_C2UPDT) & M_T6_C2UPDT)
#define S_T6_C1UPDT 0
#define M_T6_C1UPDT 0x3U
#define V_T6_C1UPDT(x) ((x) << S_T6_C1UPDT)
#define G_T6_C1UPDT(x) (((x) >> S_T6_C1UPDT) & M_T6_C1UPDT)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS 0x313c
#define S_T6_C0STAT 6
#define M_T6_C0STAT 0x3U
#define V_T6_C0STAT(x) ((x) << S_T6_C0STAT)
#define G_T6_C0STAT(x) (((x) >> S_T6_C0STAT) & M_T6_C0STAT)
#define S_T6_C2STAT 2
#define M_T6_C2STAT 0x3U
#define V_T6_C2STAT(x) ((x) << S_T6_C2STAT)
#define G_T6_C2STAT(x) (((x) >> S_T6_C2STAT) & M_T6_C2STAT)
#define S_T6_C1STAT 0
#define M_T6_C1STAT 0x3U
#define V_T6_C1STAT(x) ((x) << S_T6_C1STAT)
#define G_T6_C1STAT(x) (((x) >> S_T6_C1STAT) & M_T6_C1STAT)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE 0x3140
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_TAP_0_COEFFICIENT_OVERRIDE 0x3140
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE 0x3144
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_TAP_1_COEFFICIENT_OVERRIDE 0x3144
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE 0x3148
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_TAP_2_COEFFICIENT_OVERRIDE 0x3148
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_TAP_3_COEFFICIENT_OVERRIDE 0x314c
#define A_MAC_PORT_TX_LINKB_TRANSMIT_APPLIED_TUNE_REGISTER 0x3150
#define A_MAC_PORT_TX_LINKB_TRANSMIT_ANALOG_DIAGNOSTICS_REGISTER 0x3158
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_APPLIED 0x3160
#define A_MAC_PORT_TX_LINKB_TRANSMIT_4X_SEGMENT_APPLIED 0x3160
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_APPLIED 0x3164
#define A_MAC_PORT_TX_LINKB_TRANSMIT_2X_SEGMENT_APPLIED 0x3164
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_APPLIED 0x3168
#define A_MAC_PORT_TX_LINKB_TRANSMIT_1X_SEGMENT_APPLIED 0x3168
#define A_MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_4X_TERMINATION_APPLIED 0x316c
#define A_MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_1 0x3170
#define A_MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_2X1X_TERMINATION_APPLIED 0x3170
#define A_MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_2 0x3174
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_SIGN_APPLIED_REGISTER 0x3174
#define A_MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_DATA 0x3178
#define A_MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_ADDR 0x317c
#define S_T6_XADDR 1
#define M_T6_XADDR 0x1fU
#define V_T6_XADDR(x) ((x) << S_T6_XADDR)
#define G_T6_XADDR(x) (((x) >> S_T6_XADDR) & M_T6_XADDR)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_1_0 0x3180
#define A_MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_3_2 0x3184
#define A_MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTE_4 0x3188
#define A_MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_5_4 0x3188
#define A_MAC_PORT_TX_LINKB_TRANSMIT_DCC_CONTROL 0x318c
#define A_MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_7_6 0x318c
#define A_MAC_PORT_TX_LINKB_TRANSMIT_DCC_OVERRIDE 0x3190
#define A_MAC_PORT_TX_LINKB_TRANSMIT_DCC_APPLIED 0x3194
#define A_MAC_PORT_TX_LINKB_TRANSMIT_DCC_TIME_OUT 0x3198
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AZ_CONTROL 0x319c
#define A_T6_MAC_PORT_TX_LINKB_TRANSMIT_DCC_CONTROL 0x31a0
#define S_T6_DCCTIMEEN 13
#define M_T6_DCCTIMEEN 0x3U
#define V_T6_DCCTIMEEN(x) ((x) << S_T6_DCCTIMEEN)
#define G_T6_DCCTIMEEN(x) (((x) >> S_T6_DCCTIMEEN) & M_T6_DCCTIMEEN)
#define S_T6_DCCLOCK 11
#define M_T6_DCCLOCK 0x3U
#define V_T6_DCCLOCK(x) ((x) << S_T6_DCCLOCK)
#define G_T6_DCCLOCK(x) (((x) >> S_T6_DCCLOCK) & M_T6_DCCLOCK)
#define S_T6_DCCOFFSET 8
#define M_T6_DCCOFFSET 0x7U
#define V_T6_DCCOFFSET(x) ((x) << S_T6_DCCOFFSET)
#define G_T6_DCCOFFSET(x) (((x) >> S_T6_DCCOFFSET) & M_T6_DCCOFFSET)
#define S_TX_LINKB_DCCSTEP_CTL 6
#define M_TX_LINKB_DCCSTEP_CTL 0x3U
#define V_TX_LINKB_DCCSTEP_CTL(x) ((x) << S_TX_LINKB_DCCSTEP_CTL)
#define G_TX_LINKB_DCCSTEP_CTL(x) (((x) >> S_TX_LINKB_DCCSTEP_CTL) & M_TX_LINKB_DCCSTEP_CTL)
#define A_T6_MAC_PORT_TX_LINKB_TRANSMIT_DCC_OVERRIDE 0x31a4
#define A_T6_MAC_PORT_TX_LINKB_TRANSMIT_DCC_APPLIED 0x31a8
#define A_T6_MAC_PORT_TX_LINKB_TRANSMIT_DCC_TIME_OUT 0x31ac
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_SIGN_OVERRIDE 0x31c0
#define A_MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_4X_OVERRIDE 0x31c8
#define A_MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_2X_OVERRIDE 0x31cc
#define A_MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_1X_OVERRIDE 0x31d0
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_SEGMENT_4X_TERMINATION_OVERRIDE 0x31d8
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_SEGMENT_2X_TERMINATION_OVERRIDE 0x31dc
#define A_MAC_PORT_TX_LINKB_TRANSMIT_TAP_SEGMENT_1X_TERMINATION_OVERRIDE 0x31e0
#define A_MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_5 0x31ec
#define A_MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_4 0x31f0
#define S_T6_SDOVRD 0
#define M_T6_SDOVRD 0xffffU
#define V_T6_SDOVRD(x) ((x) << S_T6_SDOVRD)
#define G_T6_SDOVRD(x) (((x) >> S_T6_SDOVRD) & M_T6_SDOVRD)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_3 0x31f4
#define A_MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_2 0x31f8
#define A_MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_1 0x31fc
#define S_T6_SDOVRDEN 15
#define V_T6_SDOVRDEN(x) ((x) << S_T6_SDOVRDEN)
#define F_T6_SDOVRDEN V_T6_SDOVRDEN(1U)
#define A_MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE 0x3200
#define S_T5_RX_LINKEN 15
#define V_T5_RX_LINKEN(x) ((x) << S_T5_RX_LINKEN)
#define F_T5_RX_LINKEN V_T5_RX_LINKEN(1U)
#define S_T5_RX_LINKRST 14
#define V_T5_RX_LINKRST(x) ((x) << S_T5_RX_LINKRST)
#define F_T5_RX_LINKRST V_T5_RX_LINKRST(1U)
#define S_T5_RX_CFGWRT 13
#define V_T5_RX_CFGWRT(x) ((x) << S_T5_RX_CFGWRT)
#define F_T5_RX_CFGWRT V_T5_RX_CFGWRT(1U)
#define S_T5_RX_CFGPTR 11
#define M_T5_RX_CFGPTR 0x3U
#define V_T5_RX_CFGPTR(x) ((x) << S_T5_RX_CFGPTR)
#define G_T5_RX_CFGPTR(x) (((x) >> S_T5_RX_CFGPTR) & M_T5_RX_CFGPTR)
#define S_T5_RX_CFGEXT 10
#define V_T5_RX_CFGEXT(x) ((x) << S_T5_RX_CFGEXT)
#define F_T5_RX_CFGEXT V_T5_RX_CFGEXT(1U)
#define S_T5_RX_CFGACT 9
#define V_T5_RX_CFGACT(x) ((x) << S_T5_RX_CFGACT)
#define F_T5_RX_CFGACT V_T5_RX_CFGACT(1U)
#define S_T5_RX_AUXCLK 8
#define V_T5_RX_AUXCLK(x) ((x) << S_T5_RX_AUXCLK)
#define F_T5_RX_AUXCLK V_T5_RX_AUXCLK(1U)
#define S_T5_RX_PLLSEL 6
#define M_T5_RX_PLLSEL 0x3U
#define V_T5_RX_PLLSEL(x) ((x) << S_T5_RX_PLLSEL)
#define G_T5_RX_PLLSEL(x) (((x) >> S_T5_RX_PLLSEL) & M_T5_RX_PLLSEL)
#define S_T5_RX_DMSEL 4
#define M_T5_RX_DMSEL 0x3U
#define V_T5_RX_DMSEL(x) ((x) << S_T5_RX_DMSEL)
#define G_T5_RX_DMSEL(x) (((x) >> S_T5_RX_DMSEL) & M_T5_RX_DMSEL)
#define S_T5_RX_BWSEL 2
#define M_T5_RX_BWSEL 0x3U
#define V_T5_RX_BWSEL(x) ((x) << S_T5_RX_BWSEL)
#define G_T5_RX_BWSEL(x) (((x) >> S_T5_RX_BWSEL) & M_T5_RX_BWSEL)
#define S_T5_RX_RTSEL 0
#define M_T5_RX_RTSEL 0x3U
#define V_T5_RX_RTSEL(x) ((x) << S_T5_RX_RTSEL)
#define G_T5_RX_RTSEL(x) (((x) >> S_T5_RX_RTSEL) & M_T5_RX_RTSEL)
#define S_T5_RX_MODE8023AZ 8
#define V_T5_RX_MODE8023AZ(x) ((x) << S_T5_RX_MODE8023AZ)
#define F_T5_RX_MODE8023AZ V_T5_RX_MODE8023AZ(1U)
#define A_MAC_PORT_RX_LINKA_RECEIVER_TEST_CONTROL 0x3204
#define S_FERRST 10
#define V_FERRST(x) ((x) << S_FERRST)
#define F_FERRST V_FERRST(1U)
#define S_ERRST 9
#define V_ERRST(x) ((x) << S_ERRST)
#define F_ERRST V_ERRST(1U)
#define S_SYNCST 8
#define V_SYNCST(x) ((x) << S_SYNCST)
#define F_SYNCST V_SYNCST(1U)
#define S_WRPSM 7
#define V_WRPSM(x) ((x) << S_WRPSM)
#define F_WRPSM V_WRPSM(1U)
#define S_WPLPEN 6
#define V_WPLPEN(x) ((x) << S_WPLPEN)
#define F_WPLPEN V_WPLPEN(1U)
#define S_WRPMD 5
#define V_WRPMD(x) ((x) << S_WRPMD)
#define F_WRPMD V_WRPMD(1U)
#define S_PATSEL 0
#define M_PATSEL 0x7U
#define V_PATSEL(x) ((x) << S_PATSEL)
#define G_PATSEL(x) (((x) >> S_PATSEL) & M_PATSEL)
#define S_APLYDCD 15
#define V_APLYDCD(x) ((x) << S_APLYDCD)
#define F_APLYDCD V_APLYDCD(1U)
#define S_PPOL 13
#define M_PPOL 0x3U
#define V_PPOL(x) ((x) << S_PPOL)
#define G_PPOL(x) (((x) >> S_PPOL) & M_PPOL)
#define S_PCLKSEL 11
#define M_PCLKSEL 0x3U
#define V_PCLKSEL(x) ((x) << S_PCLKSEL)
#define G_PCLKSEL(x) (((x) >> S_PCLKSEL) & M_PCLKSEL)
#define A_MAC_PORT_RX_LINKA_PHASE_ROTATOR_CONTROL 0x3208
#define S_RSTUCK 3
#define V_RSTUCK(x) ((x) << S_RSTUCK)
#define F_RSTUCK V_RSTUCK(1U)
#define S_FRZFW 2
#define V_FRZFW(x) ((x) << S_FRZFW)
#define F_FRZFW V_FRZFW(1U)
#define S_RSTFW 1
#define V_RSTFW(x) ((x) << S_RSTFW)
#define F_RSTFW V_RSTFW(1U)
#define S_SSCEN 0
#define V_SSCEN(x) ((x) << S_SSCEN)
#define F_SSCEN V_SSCEN(1U)
#define A_MAC_PORT_RX_LINKA_PHASE_ROTATOR_OFFSET_CONTROL 0x320c
#define S_H1ANOFST 12
#define M_H1ANOFST 0xfU
#define V_H1ANOFST(x) ((x) << S_H1ANOFST)
#define G_H1ANOFST(x) (((x) >> S_H1ANOFST) & M_H1ANOFST)
#define S_T6_TMSCAL 8
#define M_T6_TMSCAL 0x3U
#define V_T6_TMSCAL(x) ((x) << S_T6_TMSCAL)
#define G_T6_TMSCAL(x) (((x) >> S_T6_TMSCAL) & M_T6_TMSCAL)
#define S_T6_APADJ 7
#define V_T6_APADJ(x) ((x) << S_T6_APADJ)
#define F_T6_APADJ V_T6_APADJ(1U)
#define S_T6_RSEL 6
#define V_T6_RSEL(x) ((x) << S_T6_RSEL)
#define F_T6_RSEL V_T6_RSEL(1U)
#define S_T6_PHOFFS 0
#define M_T6_PHOFFS 0x3fU
#define V_T6_PHOFFS(x) ((x) << S_T6_PHOFFS)
#define G_T6_PHOFFS(x) (((x) >> S_T6_PHOFFS) & M_T6_PHOFFS)
#define A_MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_1 0x3210
#define S_ROT00 0
#define M_ROT00 0x3fU
#define V_ROT00(x) ((x) << S_ROT00)
#define G_ROT00(x) (((x) >> S_ROT00) & M_ROT00)
#define S_ROTA 8
#define M_ROTA 0x3fU
#define V_ROTA(x) ((x) << S_ROTA)
#define G_ROTA(x) (((x) >> S_ROTA) & M_ROTA)
#define S_ROTD 0
#define M_ROTD 0x3fU
#define V_ROTD(x) ((x) << S_ROTD)
#define G_ROTD(x) (((x) >> S_ROTD) & M_ROTD)
#define A_MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_2 0x3214
#define S_FREQFW 8
#define M_FREQFW 0xffU
#define V_FREQFW(x) ((x) << S_FREQFW)
#define G_FREQFW(x) (((x) >> S_FREQFW) & M_FREQFW)
#define S_FWSNAP 7
#define V_FWSNAP(x) ((x) << S_FWSNAP)
#define F_FWSNAP V_FWSNAP(1U)
#define S_ROTE 0
#define M_ROTE 0x3fU
#define V_ROTE(x) ((x) << S_ROTE)
#define G_ROTE(x) (((x) >> S_ROTE) & M_ROTE)
#define A_MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1 0x3218
#define S_RAOFFF 8
#define M_RAOFFF 0xfU
#define V_RAOFFF(x) ((x) << S_RAOFFF)
#define G_RAOFFF(x) (((x) >> S_RAOFFF) & M_RAOFFF)
#define S_RAOFF 0
#define M_RAOFF 0x1fU
#define V_RAOFF(x) ((x) << S_RAOFF)
#define G_RAOFF(x) (((x) >> S_RAOFF) & M_RAOFF)
#define A_MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2 0x321c
#define S_RBOOFF 10
#define M_RBOOFF 0x1fU
#define V_RBOOFF(x) ((x) << S_RBOOFF)
#define G_RBOOFF(x) (((x) >> S_RBOOFF) & M_RBOOFF)
#define S_RBEOFF 5
#define M_RBEOFF 0x1fU
#define V_RBEOFF(x) ((x) << S_RBEOFF)
#define G_RBEOFF(x) (((x) >> S_RBEOFF) & M_RBEOFF)
#define A_MAC_PORT_RX_LINKA_DFE_CONTROL 0x3220
#define S_T6_SPIFMT 8
#define M_T6_SPIFMT 0xfU
#define V_T6_SPIFMT(x) ((x) << S_T6_SPIFMT)
#define G_T6_SPIFMT(x) (((x) >> S_T6_SPIFMT) & M_T6_SPIFMT)
#define A_MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_1 0x3224
#define S_T5BYTE1 8
#define M_T5BYTE1 0xffU
#define V_T5BYTE1(x) ((x) << S_T5BYTE1)
#define G_T5BYTE1(x) (((x) >> S_T5BYTE1) & M_T5BYTE1)
#define S_T5BYTE0 0
#define M_T5BYTE0 0xffU
#define V_T5BYTE0(x) ((x) << S_T5BYTE0)
#define G_T5BYTE0(x) (((x) >> S_T5BYTE0) & M_T5BYTE0)
#define A_MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_2 0x3228
#define S_T5_RX_SMODE 8
#define M_T5_RX_SMODE 0x7U
#define V_T5_RX_SMODE(x) ((x) << S_T5_RX_SMODE)
#define G_T5_RX_SMODE(x) (((x) >> S_T5_RX_SMODE) & M_T5_RX_SMODE)
#define S_T5_RX_ADCORR 7
#define V_T5_RX_ADCORR(x) ((x) << S_T5_RX_ADCORR)
#define F_T5_RX_ADCORR V_T5_RX_ADCORR(1U)
#define S_T5_RX_TRAINEN 6
#define V_T5_RX_TRAINEN(x) ((x) << S_T5_RX_TRAINEN)
#define F_T5_RX_TRAINEN V_T5_RX_TRAINEN(1U)
#define S_T5_RX_ASAMPQ 3
#define M_T5_RX_ASAMPQ 0x7U
#define V_T5_RX_ASAMPQ(x) ((x) << S_T5_RX_ASAMPQ)
#define G_T5_RX_ASAMPQ(x) (((x) >> S_T5_RX_ASAMPQ) & M_T5_RX_ASAMPQ)
#define S_T5_RX_ASAMP 0
#define M_T5_RX_ASAMP 0x7U
#define V_T5_RX_ASAMP(x) ((x) << S_T5_RX_ASAMP)
#define G_T5_RX_ASAMP(x) (((x) >> S_T5_RX_ASAMP) & M_T5_RX_ASAMP)
#define S_REQWOV 15
#define V_REQWOV(x) ((x) << S_REQWOV)
#define F_REQWOV V_REQWOV(1U)
#define S_RASEL 11
#define M_RASEL 0x7U
#define V_RASEL(x) ((x) << S_RASEL)
#define G_RASEL(x) (((x) >> S_RASEL) & M_RASEL)
#define A_MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_1 0x322c
#define S_T6_WRAPSEL 15
#define V_T6_WRAPSEL(x) ((x) << S_T6_WRAPSEL)
#define F_T6_WRAPSEL V_T6_WRAPSEL(1U)
#define S_ACTL 14
#define V_ACTL(x) ((x) << S_ACTL)
#define F_ACTL V_ACTL(1U)
#define S_T6_PEAK 9
#define M_T6_PEAK 0x1fU
#define V_T6_PEAK(x) ((x) << S_T6_PEAK)
#define G_T6_PEAK(x) (((x) >> S_T6_PEAK) & M_T6_PEAK)
#define A_MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_2 0x3230
#define S_T5SHORTV 10
#define V_T5SHORTV(x) ((x) << S_T5SHORTV)
#define F_T5SHORTV V_T5SHORTV(1U)
#define S_T5VGAIN 0
#define M_T5VGAIN 0x1fU
#define V_T5VGAIN(x) ((x) << S_T5VGAIN)
#define G_T5VGAIN(x) (((x) >> S_T5VGAIN) & M_T5VGAIN)
#define S_FVOFFSKP 15
#define V_FVOFFSKP(x) ((x) << S_FVOFFSKP)
#define F_FVOFFSKP V_FVOFFSKP(1U)
#define S_FGAINCHK 14
#define V_FGAINCHK(x) ((x) << S_FGAINCHK)
#define F_FGAINCHK V_FGAINCHK(1U)
#define S_FH1ACAL 13
#define V_FH1ACAL(x) ((x) << S_FH1ACAL)
#define F_FH1ACAL V_FH1ACAL(1U)
#define S_FH1AFLTR 11
#define M_FH1AFLTR 0x3U
#define V_FH1AFLTR(x) ((x) << S_FH1AFLTR)
#define G_FH1AFLTR(x) (((x) >> S_FH1AFLTR) & M_FH1AFLTR)
#define S_WGAIN 8
#define M_WGAIN 0x3U
#define V_WGAIN(x) ((x) << S_WGAIN)
#define G_WGAIN(x) (((x) >> S_WGAIN) & M_WGAIN)
#define S_GAIN_STAT 7
#define V_GAIN_STAT(x) ((x) << S_GAIN_STAT)
#define F_GAIN_STAT V_GAIN_STAT(1U)
#define S_T6_T5VGAIN 0
#define M_T6_T5VGAIN 0x7fU
#define V_T6_T5VGAIN(x) ((x) << S_T6_T5VGAIN)
#define G_T6_T5VGAIN(x) (((x) >> S_T6_T5VGAIN) & M_T6_T5VGAIN)
#define A_MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_3 0x3234
#define A_MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_1 0x3238
#define S_IQSEP 10
#define M_IQSEP 0x1fU
#define V_IQSEP(x) ((x) << S_IQSEP)
#define G_IQSEP(x) (((x) >> S_IQSEP) & M_IQSEP)
#define S_DUTYQ 5
#define M_DUTYQ 0x1fU
#define V_DUTYQ(x) ((x) << S_DUTYQ)
#define G_DUTYQ(x) (((x) >> S_DUTYQ) & M_DUTYQ)
#define S_DUTYI 0
#define M_DUTYI 0x1fU
#define V_DUTYI(x) ((x) << S_DUTYI)
#define G_DUTYI(x) (((x) >> S_DUTYI) & M_DUTYI)
#define A_MAC_PORT_RX_LINKA_RECEIVER_POWER_MANAGEMENT_CONTROL 0x3238
#define S_PMCFG 6
#define M_PMCFG 0x3U
#define V_PMCFG(x) ((x) << S_PMCFG)
#define G_PMCFG(x) (((x) >> S_PMCFG) & M_PMCFG)
#define S_PMOFFTIME 0
#define M_PMOFFTIME 0x3fU
#define V_PMOFFTIME(x) ((x) << S_PMOFFTIME)
#define G_PMOFFTIME(x) (((x) >> S_PMOFFTIME) & M_PMOFFTIME)
#define A_MAC_PORT_RX_LINKA_RECEIVER_IQAMP_CONTROL_1 0x323c
#define S_SELI 9
#define V_SELI(x) ((x) << S_SELI)
#define F_SELI V_SELI(1U)
#define S_SERVREF 5
#define M_SERVREF 0x7U
#define V_SERVREF(x) ((x) << S_SERVREF)
#define G_SERVREF(x) (((x) >> S_SERVREF) & M_SERVREF)
#define S_IQAMP 0
#define M_IQAMP 0x1fU
#define V_IQAMP(x) ((x) << S_IQAMP)
#define G_IQAMP(x) (((x) >> S_IQAMP) & M_IQAMP)
#define A_MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_3 0x3240
#define S_DTHR 8
#define M_DTHR 0x3fU
#define V_DTHR(x) ((x) << S_DTHR)
#define G_DTHR(x) (((x) >> S_DTHR) & M_DTHR)
#define S_SNUL 0
#define M_SNUL 0x1fU
#define V_SNUL(x) ((x) << S_SNUL)
#define G_SNUL(x) (((x) >> S_SNUL) & M_SNUL)
#define A_MAC_PORT_RX_LINKA_RECEIVER_IQAMP_CONTROL_2 0x3240
#define A_MAC_PORT_RX_LINKA_RECEIVER_DACAP_AND_DACAN_SELECTION 0x3244
#define S_SAVEADAC 8
#define V_SAVEADAC(x) ((x) << S_SAVEADAC)
#define F_SAVEADAC V_SAVEADAC(1U)
#define S_LOAD2 7
#define V_LOAD2(x) ((x) << S_LOAD2)
#define F_LOAD2 V_LOAD2(1U)
#define S_LOAD1 6
#define V_LOAD1(x) ((x) << S_LOAD1)
#define F_LOAD1 V_LOAD1(1U)
#define S_WRTACC2 5
#define V_WRTACC2(x) ((x) << S_WRTACC2)
#define F_WRTACC2 V_WRTACC2(1U)
#define S_WRTACC1 4
#define V_WRTACC1(x) ((x) << S_WRTACC1)
#define F_WRTACC1 V_WRTACC1(1U)
#define S_SELAPAN 3
#define V_SELAPAN(x) ((x) << S_SELAPAN)
#define F_SELAPAN V_SELAPAN(1U)
#define S_DASEL 0
#define M_DASEL 0x7U
#define V_DASEL(x) ((x) << S_DASEL)
#define G_DASEL(x) (((x) >> S_DASEL) & M_DASEL)
#define A_MAC_PORT_RX_LINKA_RECEIVER_DACAP_AND_DACAN 0x3248
#define A_MAC_PORT_RX_LINKA_RECEIVER_DACA_MIN_AND_DACAZ 0x324c
#define A_MAC_PORT_RX_LINKA_RECEIVER_DACA_MIN 0x324c
#define A_MAC_PORT_RX_LINKA_RECEIVER_ADAC_CONTROL 0x3250
#define S_ADSN_READWRITE 8
#define V_ADSN_READWRITE(x) ((x) << S_ADSN_READWRITE)
#define F_ADSN_READWRITE V_ADSN_READWRITE(1U)
#define S_ADSN_READONLY 7
#define V_ADSN_READONLY(x) ((x) << S_ADSN_READONLY)
#define F_ADSN_READONLY V_ADSN_READONLY(1U)
#define S_ADAC2 8
#define M_ADAC2 0xffU
#define V_ADAC2(x) ((x) << S_ADAC2)
#define G_ADAC2(x) (((x) >> S_ADAC2) & M_ADAC2)
#define S_ADAC1 0
#define M_ADAC1 0xffU
#define V_ADAC1(x) ((x) << S_ADAC1)
#define G_ADAC1(x) (((x) >> S_ADAC1) & M_ADAC1)
#define A_MAC_PORT_RX_LINKA_RECEIVER_AC_COUPLING_CONTROL 0x3254
#define S_FACCPLDYN 13
#define V_FACCPLDYN(x) ((x) << S_FACCPLDYN)
#define F_FACCPLDYN V_FACCPLDYN(1U)
#define S_ACCPLGAIN 10
#define M_ACCPLGAIN 0x7U
#define V_ACCPLGAIN(x) ((x) << S_ACCPLGAIN)
#define G_ACCPLGAIN(x) (((x) >> S_ACCPLGAIN) & M_ACCPLGAIN)
#define S_ACCPLREF 8
#define M_ACCPLREF 0x3U
#define V_ACCPLREF(x) ((x) << S_ACCPLREF)
#define G_ACCPLREF(x) (((x) >> S_ACCPLREF) & M_ACCPLREF)
#define S_ACCPLSTEP 6
#define M_ACCPLSTEP 0x3U
#define V_ACCPLSTEP(x) ((x) << S_ACCPLSTEP)
#define G_ACCPLSTEP(x) (((x) >> S_ACCPLSTEP) & M_ACCPLSTEP)
#define S_ACCPLASTEP 1
#define M_ACCPLASTEP 0x1fU
#define V_ACCPLASTEP(x) ((x) << S_ACCPLASTEP)
#define G_ACCPLASTEP(x) (((x) >> S_ACCPLASTEP) & M_ACCPLASTEP)
#define S_FACCPL 0
#define V_FACCPL(x) ((x) << S_FACCPL)
#define F_FACCPL V_FACCPL(1U)
#define A_MAC_PORT_RX_LINKA_RECEIVER_AC_COUPLING_VALUE 0x3258
#define S_ACCPLMEANS 15
#define V_ACCPLMEANS(x) ((x) << S_ACCPLMEANS)
#define F_ACCPLMEANS V_ACCPLMEANS(1U)
#define S_CDROVREN 8
#define V_CDROVREN(x) ((x) << S_CDROVREN)
#define F_CDROVREN V_CDROVREN(1U)
#define S_ACCPLBIAS 0
#define M_ACCPLBIAS 0xffU
#define V_ACCPLBIAS(x) ((x) << S_ACCPLBIAS)
#define G_ACCPLBIAS(x) (((x) >> S_ACCPLBIAS) & M_ACCPLBIAS)
#define A_MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD2_EVN2 0x325c
#define S_H1O2 8
#define M_H1O2 0x3fU
#define V_H1O2(x) ((x) << S_H1O2)
#define G_H1O2(x) (((x) >> S_H1O2) & M_H1O2)
#define S_H1E2 0
#define M_H1E2 0x3fU
#define V_H1E2(x) ((x) << S_H1E2)
#define G_H1E2(x) (((x) >> S_H1E2) & M_H1E2)
#define A_MAC_PORT_RX_LINKA_DFE_H1H2H3_LOCAL_OFFSET 0x325c
#define S_H123CH 0
#define M_H123CH 0x3fU
#define V_H123CH(x) ((x) << S_H123CH)
#define G_H123CH(x) (((x) >> S_H123CH) & M_H123CH)
#define A_MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD3_EVN3 0x3260
#define S_H1O3 8
#define M_H1O3 0x3fU
#define V_H1O3(x) ((x) << S_H1O3)
#define G_H1O3(x) (((x) >> S_H1O3) & M_H1O3)
#define S_H1E3 0
#define M_H1E3 0x3fU
#define V_H1E3(x) ((x) << S_H1E3)
#define G_H1E3(x) (((x) >> S_H1E3) & M_H1E3)
#define A_MAC_PORT_RX_LINKA_DFE_H1H2H3_LOCAL_OFFSET_VALUE 0x3260
#define S_H1OX 8
#define M_H1OX 0x3fU
#define V_H1OX(x) ((x) << S_H1OX)
#define G_H1OX(x) (((x) >> S_H1OX) & M_H1OX)
#define S_H1EX 0
#define M_H1EX 0x3fU
#define V_H1EX(x) ((x) << S_H1EX)
#define G_H1EX(x) (((x) >> S_H1EX) & M_H1EX)
#define A_MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD4_EVN4 0x3264
#define S_H1O4 8
#define M_H1O4 0x3fU
#define V_H1O4(x) ((x) << S_H1O4)
#define G_H1O4(x) (((x) >> S_H1O4) & M_H1O4)
#define S_H1E4 0
#define M_H1E4 0x3fU
#define V_H1E4(x) ((x) << S_H1E4)
#define G_H1E4(x) (((x) >> S_H1E4) & M_H1E4)
#define A_MAC_PORT_RX_LINKA_PEAKED_INTEGRATOR 0x3264
#define S_PILOCK 10
#define V_PILOCK(x) ((x) << S_PILOCK)
#define F_PILOCK V_PILOCK(1U)
#define S_UNPKPKA 2
#define M_UNPKPKA 0x3fU
#define V_UNPKPKA(x) ((x) << S_UNPKPKA)
#define G_UNPKPKA(x) (((x) >> S_UNPKPKA) & M_UNPKPKA)
#define S_UNPKVGA 0
#define M_UNPKVGA 0x3U
#define V_UNPKVGA(x) ((x) << S_UNPKVGA)
#define G_UNPKVGA(x) (((x) >> S_UNPKVGA) & M_UNPKVGA)
#define A_MAC_PORT_RX_LINKA_CDR_ANALOG_SWITCH 0x3268
#define S_OVRAC 15
#define V_OVRAC(x) ((x) << S_OVRAC)
#define F_OVRAC V_OVRAC(1U)
#define S_OVRPK 14
#define V_OVRPK(x) ((x) << S_OVRPK)
#define F_OVRPK V_OVRPK(1U)
#define S_OVRTAILS 12
#define M_OVRTAILS 0x3U
#define V_OVRTAILS(x) ((x) << S_OVRTAILS)
#define G_OVRTAILS(x) (((x) >> S_OVRTAILS) & M_OVRTAILS)
#define S_OVRTAILV 9
#define M_OVRTAILV 0x7U
#define V_OVRTAILV(x) ((x) << S_OVRTAILV)
#define G_OVRTAILV(x) (((x) >> S_OVRTAILV) & M_OVRTAILV)
#define S_OVRCAP 8
#define V_OVRCAP(x) ((x) << S_OVRCAP)
#define F_OVRCAP V_OVRCAP(1U)
#define S_OVRDCDPRE 7
#define V_OVRDCDPRE(x) ((x) << S_OVRDCDPRE)
#define F_OVRDCDPRE V_OVRDCDPRE(1U)
#define S_OVRDCDPST 6
#define V_OVRDCDPST(x) ((x) << S_OVRDCDPST)
#define F_OVRDCDPST V_OVRDCDPST(1U)
#define S_DCVSCTMODE 2
#define V_DCVSCTMODE(x) ((x) << S_DCVSCTMODE)
#define F_DCVSCTMODE V_DCVSCTMODE(1U)
#define S_CDRANLGSW 0
#define M_CDRANLGSW 0x3U
#define V_CDRANLGSW(x) ((x) << S_CDRANLGSW)
#define G_CDRANLGSW(x) (((x) >> S_CDRANLGSW) & M_CDRANLGSW)
#define A_MAC_PORT_RX_LINKA_PEAKING_AMPLIFIER_INTIALIZATION_CONTROL 0x326c
#define S_PFLAG 5
#define M_PFLAG 0x3U
#define V_PFLAG(x) ((x) << S_PFLAG)
#define G_PFLAG(x) (((x) >> S_PFLAG) & M_PFLAG)
#define A_MAC_PORT_RX_LINKA_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC 0x3270
#define S_DPCMD 14
#define V_DPCMD(x) ((x) << S_DPCMD)
#define F_DPCMD V_DPCMD(1U)
#define S_DACCLIP 15
#define V_DACCLIP(x) ((x) << S_DACCLIP)
#define F_DACCLIP V_DACCLIP(1U)
#define S_DPCFRZ 14
#define V_DPCFRZ(x) ((x) << S_DPCFRZ)
#define F_DPCFRZ V_DPCFRZ(1U)
#define S_DPCLKNQ 11
#define V_DPCLKNQ(x) ((x) << S_DPCLKNQ)
#define F_DPCLKNQ V_DPCLKNQ(1U)
#define S_DPCWDFE 10
#define V_DPCWDFE(x) ((x) << S_DPCWDFE)
#define F_DPCWDFE V_DPCWDFE(1U)
#define S_DPCWPK 9
#define V_DPCWPK(x) ((x) << S_DPCWPK)
#define F_DPCWPK V_DPCWPK(1U)
#define A_MAC_PORT_RX_LINKA_DYNAMIC_DATA_CENTERING_DDC 0x3274
#define S_VIEWSCAN 4
#define V_VIEWSCAN(x) ((x) << S_VIEWSCAN)
#define F_VIEWSCAN V_VIEWSCAN(1U)
#define S_T6_ODEC 0
#define M_T6_ODEC 0xfU
#define V_T6_ODEC(x) ((x) << S_T6_ODEC)
#define G_T6_ODEC(x) (((x) >> S_T6_ODEC) & M_T6_ODEC)
#define A_MAC_PORT_RX_LINKA_RECEIVER_INTERNAL_STATUS 0x3278
#define S_T5BER6VAL 15
#define V_T5BER6VAL(x) ((x) << S_T5BER6VAL)
#define F_T5BER6VAL V_T5BER6VAL(1U)
#define S_T5BER6 14
#define V_T5BER6(x) ((x) << S_T5BER6)
#define F_T5BER6 V_T5BER6(1U)
#define S_T5BER3VAL 13
#define V_T5BER3VAL(x) ((x) << S_T5BER3VAL)
#define F_T5BER3VAL V_T5BER3VAL(1U)
#define S_T5TOOFAST 12
#define V_T5TOOFAST(x) ((x) << S_T5TOOFAST)
#define F_T5TOOFAST V_T5TOOFAST(1U)
#define S_T5DPCCMP 9
#define V_T5DPCCMP(x) ((x) << S_T5DPCCMP)
#define F_T5DPCCMP V_T5DPCCMP(1U)
#define S_T5DACCMP 8
#define V_T5DACCMP(x) ((x) << S_T5DACCMP)
#define F_T5DACCMP V_T5DACCMP(1U)
#define S_T5DDCCMP 7
#define V_T5DDCCMP(x) ((x) << S_T5DDCCMP)
#define F_T5DDCCMP V_T5DDCCMP(1U)
#define S_T5AERRFLG 6
#define V_T5AERRFLG(x) ((x) << S_T5AERRFLG)
#define F_T5AERRFLG V_T5AERRFLG(1U)
#define S_T5WERRFLG 5
#define V_T5WERRFLG(x) ((x) << S_T5WERRFLG)
#define F_T5WERRFLG V_T5WERRFLG(1U)
#define S_T5TRCMP 4
#define V_T5TRCMP(x) ((x) << S_T5TRCMP)
#define F_T5TRCMP V_T5TRCMP(1U)
#define S_T5VLCKF 3
#define V_T5VLCKF(x) ((x) << S_T5VLCKF)
#define F_T5VLCKF V_T5VLCKF(1U)
#define S_T5ROCCMP 2
#define V_T5ROCCMP(x) ((x) << S_T5ROCCMP)
#define F_T5ROCCMP V_T5ROCCMP(1U)
#define S_T5DQCCCMP 1
#define V_T5DQCCCMP(x) ((x) << S_T5DQCCCMP)
#define F_T5DQCCCMP V_T5DQCCCMP(1U)
#define S_T5OCCMP 0
#define V_T5OCCMP(x) ((x) << S_T5OCCMP)
#define F_T5OCCMP V_T5OCCMP(1U)
#define S_RX_LINKA_ACCCMP_RIS 11
#define V_RX_LINKA_ACCCMP_RIS(x) ((x) << S_RX_LINKA_ACCCMP_RIS)
#define F_RX_LINKA_ACCCMP_RIS V_RX_LINKA_ACCCMP_RIS(1U)
#define S_DCCCMP 10
#define V_DCCCMP(x) ((x) << S_DCCCMP)
#define F_DCCCMP V_DCCCMP(1U)
#define S_T5IQCMP 1
#define V_T5IQCMP(x) ((x) << S_T5IQCMP)
#define F_T5IQCMP V_T5IQCMP(1U)
#define A_MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_1 0x327c
#define S_FLOFF 1
#define V_FLOFF(x) ((x) << S_FLOFF)
#define F_FLOFF V_FLOFF(1U)
#define A_MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_2 0x3280
#define S_H25SPC 15
#define V_H25SPC(x) ((x) << S_H25SPC)
#define F_H25SPC V_H25SPC(1U)
#define S_FTOOFAST 8
#define V_FTOOFAST(x) ((x) << S_FTOOFAST)
#define F_FTOOFAST V_FTOOFAST(1U)
#define S_FINTTRIM 7
#define V_FINTTRIM(x) ((x) << S_FINTTRIM)
#define F_FINTTRIM V_FINTTRIM(1U)
#define S_FDINV 6
#define V_FDINV(x) ((x) << S_FDINV)
#define F_FDINV V_FDINV(1U)
#define S_FHGS 5
#define V_FHGS(x) ((x) << S_FHGS)
#define F_FHGS V_FHGS(1U)
#define S_FH6H12 4
#define V_FH6H12(x) ((x) << S_FH6H12)
#define F_FH6H12 V_FH6H12(1U)
#define S_FH1CAL 3
#define V_FH1CAL(x) ((x) << S_FH1CAL)
#define F_FH1CAL V_FH1CAL(1U)
#define S_FINTCAL 2
#define V_FINTCAL(x) ((x) << S_FINTCAL)
#define F_FINTCAL V_FINTCAL(1U)
#define S_FDCA 1
#define V_FDCA(x) ((x) << S_FDCA)
#define F_FDCA V_FDCA(1U)
#define S_FDQCC 0
#define V_FDQCC(x) ((x) << S_FDQCC)
#define F_FDQCC V_FDQCC(1U)
#define S_FDCCAL 14
#define V_FDCCAL(x) ((x) << S_FDCCAL)
#define F_FDCCAL V_FDCCAL(1U)
#define S_FROTCAL 13
#define V_FROTCAL(x) ((x) << S_FROTCAL)
#define F_FROTCAL V_FROTCAL(1U)
#define S_FIQAMP 12
#define V_FIQAMP(x) ((x) << S_FIQAMP)
#define F_FIQAMP V_FIQAMP(1U)
#define S_FRPTCALF 11
#define V_FRPTCALF(x) ((x) << S_FRPTCALF)
#define F_FRPTCALF V_FRPTCALF(1U)
#define S_FINTCALGS 10
#define V_FINTCALGS(x) ((x) << S_FINTCALGS)
#define F_FINTCALGS V_FINTCALGS(1U)
#define S_FDCC 9
#define V_FDCC(x) ((x) << S_FDCC)
#define F_FDCC V_FDCC(1U)
#define S_FDCD 7
#define V_FDCD(x) ((x) << S_FDCD)
#define F_FDCD V_FDCD(1U)
#define S_FINTRCALDYN 1
#define V_FINTRCALDYN(x) ((x) << S_FINTRCALDYN)
#define F_FINTRCALDYN V_FINTRCALDYN(1U)
#define S_FQCC 0
#define V_FQCC(x) ((x) << S_FQCC)
#define F_FQCC V_FQCC(1U)
#define A_MAC_PORT_RX_LINKA_DFE_OFFSET_EVN1_EVN2 0x3284
#define S_LOFE2S_READWRITE 16
#define V_LOFE2S_READWRITE(x) ((x) << S_LOFE2S_READWRITE)
#define F_LOFE2S_READWRITE V_LOFE2S_READWRITE(1U)
#define S_LOFE2S_READONLY 14
#define M_LOFE2S_READONLY 0x3U
#define V_LOFE2S_READONLY(x) ((x) << S_LOFE2S_READONLY)
#define G_LOFE2S_READONLY(x) (((x) >> S_LOFE2S_READONLY) & M_LOFE2S_READONLY)
#define S_LOFE2 8
#define M_LOFE2 0x3fU
#define V_LOFE2(x) ((x) << S_LOFE2)
#define G_LOFE2(x) (((x) >> S_LOFE2) & M_LOFE2)
#define S_LOFE1S_READWRITE 7
#define V_LOFE1S_READWRITE(x) ((x) << S_LOFE1S_READWRITE)
#define F_LOFE1S_READWRITE V_LOFE1S_READWRITE(1U)
#define S_LOFE1S_READONLY 6
#define V_LOFE1S_READONLY(x) ((x) << S_LOFE1S_READONLY)
#define F_LOFE1S_READONLY V_LOFE1S_READONLY(1U)
#define S_LOFE1 0
#define M_LOFE1 0x3fU
#define V_LOFE1(x) ((x) << S_LOFE1)
#define G_LOFE1(x) (((x) >> S_LOFE1) & M_LOFE1)
#define A_MAC_PORT_RX_LINKA_DFE_OFFSET_CHANNEL 0x3284
#define S_QCCIND 13
#define V_QCCIND(x) ((x) << S_QCCIND)
#define F_QCCIND V_QCCIND(1U)
#define S_DCDIND 10
#define M_DCDIND 0x7U
#define V_DCDIND(x) ((x) << S_DCDIND)
#define G_DCDIND(x) (((x) >> S_DCDIND) & M_DCDIND)
#define S_DCCIND 8
#define M_DCCIND 0x3U
#define V_DCCIND(x) ((x) << S_DCCIND)
#define G_DCCIND(x) (((x) >> S_DCCIND) & M_DCCIND)
#define S_CFSEL 5
#define V_CFSEL(x) ((x) << S_CFSEL)
#define F_CFSEL V_CFSEL(1U)
#define S_LOFCH 0
#define M_LOFCH 0x1fU
#define V_LOFCH(x) ((x) << S_LOFCH)
#define G_LOFCH(x) (((x) >> S_LOFCH) & M_LOFCH)
#define A_MAC_PORT_RX_LINKA_DFE_OFFSET_ODD1_ODD2 0x3288
#define S_LOFO2S_READWRITE 15
#define V_LOFO2S_READWRITE(x) ((x) << S_LOFO2S_READWRITE)
#define F_LOFO2S_READWRITE V_LOFO2S_READWRITE(1U)
#define S_LOFO2S_READONLY 14
#define V_LOFO2S_READONLY(x) ((x) << S_LOFO2S_READONLY)
#define F_LOFO2S_READONLY V_LOFO2S_READONLY(1U)
#define S_LOFO2 8
#define M_LOFO2 0x3fU
#define V_LOFO2(x) ((x) << S_LOFO2)
#define G_LOFO2(x) (((x) >> S_LOFO2) & M_LOFO2)
#define S_LOFO1S_READWRITE 7
#define V_LOFO1S_READWRITE(x) ((x) << S_LOFO1S_READWRITE)
#define F_LOFO1S_READWRITE V_LOFO1S_READWRITE(1U)
#define S_LOFO1S_READONLY 6
#define V_LOFO1S_READONLY(x) ((x) << S_LOFO1S_READONLY)
#define F_LOFO1S_READONLY V_LOFO1S_READONLY(1U)
#define S_LOFO1 0
#define M_LOFO1 0x3fU
#define V_LOFO1(x) ((x) << S_LOFO1)
#define G_LOFO1(x) (((x) >> S_LOFO1) & M_LOFO1)
#define A_MAC_PORT_RX_LINKA_DFE_OFFSET_VALUE 0x3288
#define S_LOFU 8
#define M_LOFU 0x7fU
#define V_LOFU(x) ((x) << S_LOFU)
#define G_LOFU(x) (((x) >> S_LOFU) & M_LOFU)
#define S_LOFL 0
#define M_LOFL 0x7fU
#define V_LOFL(x) ((x) << S_LOFL)
#define G_LOFL(x) (((x) >> S_LOFL) & M_LOFL)
#define A_MAC_PORT_RX_LINKA_DFE_OFFSET_EVN3_EVN4 0x328c
#define S_LOFE4S_READWRITE 15
#define V_LOFE4S_READWRITE(x) ((x) << S_LOFE4S_READWRITE)
#define F_LOFE4S_READWRITE V_LOFE4S_READWRITE(1U)
#define S_LOFE4S_READONLY 14
#define V_LOFE4S_READONLY(x) ((x) << S_LOFE4S_READONLY)
#define F_LOFE4S_READONLY V_LOFE4S_READONLY(1U)
#define S_LOFE 8
#define M_LOFE 0x3fU
#define V_LOFE(x) ((x) << S_LOFE)
#define G_LOFE(x) (((x) >> S_LOFE) & M_LOFE)
#define S_LOFE3S_READWRITE 7
#define V_LOFE3S_READWRITE(x) ((x) << S_LOFE3S_READWRITE)
#define F_LOFE3S_READWRITE V_LOFE3S_READWRITE(1U)
#define S_LOFE3S_READONLY 6
#define V_LOFE3S_READONLY(x) ((x) << S_LOFE3S_READONLY)
#define F_LOFE3S_READONLY V_LOFE3S_READONLY(1U)
#define S_LOFE3 0
#define M_LOFE3 0x3fU
#define V_LOFE3(x) ((x) << S_LOFE3)
#define G_LOFE3(x) (((x) >> S_LOFE3) & M_LOFE3)
#define A_MAC_PORT_RX_LINKA_H_COEFFICIENBT_BIST 0x328c
#define S_HBISTMAN 12
#define V_HBISTMAN(x) ((x) << S_HBISTMAN)
#define F_HBISTMAN V_HBISTMAN(1U)
#define S_HBISTRES 11
#define V_HBISTRES(x) ((x) << S_HBISTRES)
#define F_HBISTRES V_HBISTRES(1U)
#define S_HBISTSP 8
#define M_HBISTSP 0x7U
#define V_HBISTSP(x) ((x) << S_HBISTSP)
#define G_HBISTSP(x) (((x) >> S_HBISTSP) & M_HBISTSP)
#define S_HBISTEN 7
#define V_HBISTEN(x) ((x) << S_HBISTEN)
#define F_HBISTEN V_HBISTEN(1U)
#define S_HBISTRST 6
#define V_HBISTRST(x) ((x) << S_HBISTRST)
#define F_HBISTRST V_HBISTRST(1U)
#define S_HCOMP 5
#define V_HCOMP(x) ((x) << S_HCOMP)
#define F_HCOMP V_HCOMP(1U)
#define S_HPASS 4
#define V_HPASS(x) ((x) << S_HPASS)
#define F_HPASS V_HPASS(1U)
#define S_HSEL 0
#define M_HSEL 0xfU
#define V_HSEL(x) ((x) << S_HSEL)
#define G_HSEL(x) (((x) >> S_HSEL) & M_HSEL)
#define A_MAC_PORT_RX_LINKA_DFE_OFFSET_ODD3_ODD4 0x3290
#define S_LOFO4S_READWRITE 15
#define V_LOFO4S_READWRITE(x) ((x) << S_LOFO4S_READWRITE)
#define F_LOFO4S_READWRITE V_LOFO4S_READWRITE(1U)
#define S_LOFO4S_READONLY 14
#define V_LOFO4S_READONLY(x) ((x) << S_LOFO4S_READONLY)
#define F_LOFO4S_READONLY V_LOFO4S_READONLY(1U)
#define S_LOFO4 8
#define M_LOFO4 0x3fU
#define V_LOFO4(x) ((x) << S_LOFO4)
#define G_LOFO4(x) (((x) >> S_LOFO4) & M_LOFO4)
#define S_LOFO3S_READWRITE 7
#define V_LOFO3S_READWRITE(x) ((x) << S_LOFO3S_READWRITE)
#define F_LOFO3S_READWRITE V_LOFO3S_READWRITE(1U)
#define S_LOFO3S_READONLY 6
#define V_LOFO3S_READONLY(x) ((x) << S_LOFO3S_READONLY)
#define F_LOFO3S_READONLY V_LOFO3S_READONLY(1U)
#define S_LOFO3 0
#define M_LOFO3 0x3fU
#define V_LOFO3(x) ((x) << S_LOFO3)
#define G_LOFO3(x) (((x) >> S_LOFO3) & M_LOFO3)
#define A_MAC_PORT_RX_LINKA_AC_CAPACITOR_BIST 0x3290
#define S_RX_LINKA_ACCCMP_BIST 13
#define V_RX_LINKA_ACCCMP_BIST(x) ((x) << S_RX_LINKA_ACCCMP_BIST)
#define F_RX_LINKA_ACCCMP_BIST V_RX_LINKA_ACCCMP_BIST(1U)
#define S_ACCEN 12
#define V_ACCEN(x) ((x) << S_ACCEN)
#define F_ACCEN V_ACCEN(1U)
#define S_ACCRST 11
#define V_ACCRST(x) ((x) << S_ACCRST)
#define F_ACCRST V_ACCRST(1U)
#define S_ACCIND 8
#define M_ACCIND 0x7U
#define V_ACCIND(x) ((x) << S_ACCIND)
#define G_ACCIND(x) (((x) >> S_ACCIND) & M_ACCIND)
#define S_ACCRD 0
#define M_ACCRD 0xffU
#define V_ACCRD(x) ((x) << S_ACCRD)
#define G_ACCRD(x) (((x) >> S_ACCRD) & M_ACCRD)
#define A_MAC_PORT_RX_LINKA_DFE_E0_AND_E1_OFFSET 0x3294
#define S_T5E1SN_READWRITE 15
#define V_T5E1SN_READWRITE(x) ((x) << S_T5E1SN_READWRITE)
#define F_T5E1SN_READWRITE V_T5E1SN_READWRITE(1U)
#define S_T5E1SN_READONLY 14
#define V_T5E1SN_READONLY(x) ((x) << S_T5E1SN_READONLY)
#define F_T5E1SN_READONLY V_T5E1SN_READONLY(1U)
#define S_T5E1AMP 8
#define M_T5E1AMP 0x3fU
#define V_T5E1AMP(x) ((x) << S_T5E1AMP)
#define G_T5E1AMP(x) (((x) >> S_T5E1AMP) & M_T5E1AMP)
#define S_T5E0SN_READWRITE 7
#define V_T5E0SN_READWRITE(x) ((x) << S_T5E0SN_READWRITE)
#define F_T5E0SN_READWRITE V_T5E0SN_READWRITE(1U)
#define S_T5E0SN_READONLY 6
#define V_T5E0SN_READONLY(x) ((x) << S_T5E0SN_READONLY)
#define F_T5E0SN_READONLY V_T5E0SN_READONLY(1U)
#define S_T5E0AMP 0
#define M_T5E0AMP 0x3fU
#define V_T5E0AMP(x) ((x) << S_T5E0AMP)
#define G_T5E0AMP(x) (((x) >> S_T5E0AMP) & M_T5E0AMP)
#define A_MAC_PORT_RX_LINKA_RECEIVER_LOFF_CONTROL 0x3298
#define S_T5LFREG 12
#define V_T5LFREG(x) ((x) << S_T5LFREG)
#define F_T5LFREG V_T5LFREG(1U)
#define S_T5LFRC 11
#define V_T5LFRC(x) ((x) << S_T5LFRC)
#define F_T5LFRC V_T5LFRC(1U)
#define S_T5LFSEL 8
#define M_T5LFSEL 0x7U
#define V_T5LFSEL(x) ((x) << S_T5LFSEL)
#define G_T5LFSEL(x) (((x) >> S_T5LFSEL) & M_T5LFSEL)
#define A_MAC_PORT_RX_LINKA_RECEIVER_LOFF_CONTROL_REGISTER 0x3298
#define S_LFREG 15
#define V_LFREG(x) ((x) << S_LFREG)
#define F_LFREG V_LFREG(1U)
#define S_LFRC 14
#define V_LFRC(x) ((x) << S_LFRC)
#define F_LFRC V_LFRC(1U)
#define S_LGIDLE 13
#define V_LGIDLE(x) ((x) << S_LGIDLE)
#define F_LGIDLE V_LGIDLE(1U)
#define S_LFTGT 8
#define M_LFTGT 0x1fU
#define V_LFTGT(x) ((x) << S_LFTGT)
#define G_LFTGT(x) (((x) >> S_LFTGT) & M_LFTGT)
#define S_LGTGT 7
#define V_LGTGT(x) ((x) << S_LGTGT)
#define F_LGTGT V_LGTGT(1U)
#define S_LRDY 6
#define V_LRDY(x) ((x) << S_LRDY)
#define F_LRDY V_LRDY(1U)
#define S_LIDLE 5
#define V_LIDLE(x) ((x) << S_LIDLE)
#define F_LIDLE V_LIDLE(1U)
#define S_LCURR 0
#define M_LCURR 0x1fU
#define V_LCURR(x) ((x) << S_LCURR)
#define G_LCURR(x) (((x) >> S_LCURR) & M_LCURR)
#define A_MAC_PORT_RX_LINKA_RECEIVER_SIGDET_CONTROL 0x329c
#define S_OFFSN_READWRITE 14
#define V_OFFSN_READWRITE(x) ((x) << S_OFFSN_READWRITE)
#define F_OFFSN_READWRITE V_OFFSN_READWRITE(1U)
#define S_OFFSN_READONLY 13
#define V_OFFSN_READONLY(x) ((x) << S_OFFSN_READONLY)
#define F_OFFSN_READONLY V_OFFSN_READONLY(1U)
#define S_OFFAMP 8
#define M_OFFAMP 0x1fU
#define V_OFFAMP(x) ((x) << S_OFFAMP)
#define G_OFFAMP(x) (((x) >> S_OFFAMP) & M_OFFAMP)
#define S_SDACDC 7
#define V_SDACDC(x) ((x) << S_SDACDC)
#define F_SDACDC V_SDACDC(1U)
#define S_OFFSN 13
#define M_OFFSN 0x3U
#define V_OFFSN(x) ((x) << S_OFFSN)
#define G_OFFSN(x) (((x) >> S_OFFSN) & M_OFFSN)
#define A_MAC_PORT_RX_LINKA_RECEIVER_ANALOG_CONTROL_SWITCH 0x32a0
#define S_T5_RX_SETHDIS 7
#define V_T5_RX_SETHDIS(x) ((x) << S_T5_RX_SETHDIS)
#define F_T5_RX_SETHDIS V_T5_RX_SETHDIS(1U)
#define S_T5_RX_PDTERM 6
#define V_T5_RX_PDTERM(x) ((x) << S_T5_RX_PDTERM)
#define F_T5_RX_PDTERM V_T5_RX_PDTERM(1U)
#define S_T5_RX_BYPASS 5
#define V_T5_RX_BYPASS(x) ((x) << S_T5_RX_BYPASS)
#define F_T5_RX_BYPASS V_T5_RX_BYPASS(1U)
#define S_T5_RX_LPFEN 4
#define V_T5_RX_LPFEN(x) ((x) << S_T5_RX_LPFEN)
#define F_T5_RX_LPFEN V_T5_RX_LPFEN(1U)
#define S_T5_RX_VGABOD 3
#define V_T5_RX_VGABOD(x) ((x) << S_T5_RX_VGABOD)
#define F_T5_RX_VGABOD V_T5_RX_VGABOD(1U)
#define S_T5_RX_VTBYP 2
#define V_T5_RX_VTBYP(x) ((x) << S_T5_RX_VTBYP)
#define F_T5_RX_VTBYP V_T5_RX_VTBYP(1U)
#define S_T5_RX_VTERM 0
#define M_T5_RX_VTERM 0x3U
#define V_T5_RX_VTERM(x) ((x) << S_T5_RX_VTERM)
#define G_T5_RX_VTERM(x) (((x) >> S_T5_RX_VTERM) & M_T5_RX_VTERM)
#define S_RX_OVRSUMPD 15
#define V_RX_OVRSUMPD(x) ((x) << S_RX_OVRSUMPD)
#define F_RX_OVRSUMPD V_RX_OVRSUMPD(1U)
#define S_RX_OVRKBPD 14
#define V_RX_OVRKBPD(x) ((x) << S_RX_OVRKBPD)
#define F_RX_OVRKBPD V_RX_OVRKBPD(1U)
#define S_RX_OVRDIVPD 13
#define V_RX_OVRDIVPD(x) ((x) << S_RX_OVRDIVPD)
#define F_RX_OVRDIVPD V_RX_OVRDIVPD(1U)
#define S_RX_OFFVGADIS 12
#define V_RX_OFFVGADIS(x) ((x) << S_RX_OFFVGADIS)
#define F_RX_OFFVGADIS V_RX_OFFVGADIS(1U)
#define S_RX_OFFACDIS 11
#define V_RX_OFFACDIS(x) ((x) << S_RX_OFFACDIS)
#define F_RX_OFFACDIS V_RX_OFFACDIS(1U)
#define S_RX_VTERM 10
#define V_RX_VTERM(x) ((x) << S_RX_VTERM)
#define F_RX_VTERM V_RX_VTERM(1U)
#define S_RX_DISSPY2D 8
#define V_RX_DISSPY2D(x) ((x) << S_RX_DISSPY2D)
#define F_RX_DISSPY2D V_RX_DISSPY2D(1U)
#define S_RX_OBSOVEN 7
#define V_RX_OBSOVEN(x) ((x) << S_RX_OBSOVEN)
#define F_RX_OBSOVEN V_RX_OBSOVEN(1U)
#define S_RX_LINKANLGSW 0
#define M_RX_LINKANLGSW 0x7fU
#define V_RX_LINKANLGSW(x) ((x) << S_RX_LINKANLGSW)
#define G_RX_LINKANLGSW(x) (((x) >> S_RX_LINKANLGSW) & M_RX_LINKANLGSW)
#define A_MAC_PORT_RX_LINKA_INTEGRATOR_DAC_OFFSET 0x32a4
#define S_ISTRIMS 14
#define M_ISTRIMS 0x3U
#define V_ISTRIMS(x) ((x) << S_ISTRIMS)
#define G_ISTRIMS(x) (((x) >> S_ISTRIMS) & M_ISTRIMS)
#define S_ISTRIM 8
#define M_ISTRIM 0x3fU
#define V_ISTRIM(x) ((x) << S_ISTRIM)
#define G_ISTRIM(x) (((x) >> S_ISTRIM) & M_ISTRIM)
#define S_HALF1 7
#define V_HALF1(x) ((x) << S_HALF1)
#define F_HALF1 V_HALF1(1U)
#define S_HALF2 6
#define V_HALF2(x) ((x) << S_HALF2)
#define F_HALF2 V_HALF2(1U)
#define S_INTDAC 0
#define M_INTDAC 0x3fU
#define V_INTDAC(x) ((x) << S_INTDAC)
#define G_INTDAC(x) (((x) >> S_INTDAC) & M_INTDAC)
#define S_INTDACEGS 13
#define M_INTDACEGS 0x7U
#define V_INTDACEGS(x) ((x) << S_INTDACEGS)
#define G_INTDACEGS(x) (((x) >> S_INTDACEGS) & M_INTDACEGS)
#define S_INTDACE 8
#define M_INTDACE 0x1fU
#define V_INTDACE(x) ((x) << S_INTDACE)
#define G_INTDACE(x) (((x) >> S_INTDACE) & M_INTDACE)
#define S_INTDACGS 6
#define M_INTDACGS 0x3U
#define V_INTDACGS(x) ((x) << S_INTDACGS)
#define G_INTDACGS(x) (((x) >> S_INTDACGS) & M_INTDACGS)
#define A_MAC_PORT_RX_LINKA_DIGITAL_EYE_CONTROL 0x32a8
#define S_MINWDTH 5
#define M_MINWDTH 0x1fU
#define V_MINWDTH(x) ((x) << S_MINWDTH)
#define G_MINWDTH(x) (((x) >> S_MINWDTH) & M_MINWDTH)
#define A_MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS 0x32ac
#define S_T5SMQM 13
#define M_T5SMQM 0x7U
#define V_T5SMQM(x) ((x) << S_T5SMQM)
#define G_T5SMQM(x) (((x) >> S_T5SMQM) & M_T5SMQM)
#define S_T5SMQ 5
#define M_T5SMQ 0xffU
#define V_T5SMQ(x) ((x) << S_T5SMQ)
#define G_T5SMQ(x) (((x) >> S_T5SMQ) & M_T5SMQ)
#define S_T5EMMD 3
#define M_T5EMMD 0x3U
#define V_T5EMMD(x) ((x) << S_T5EMMD)
#define G_T5EMMD(x) (((x) >> S_T5EMMD) & M_T5EMMD)
#define S_T5EMBRDY 2
#define V_T5EMBRDY(x) ((x) << S_T5EMBRDY)
#define F_T5EMBRDY V_T5EMBRDY(1U)
#define S_T5EMBUMP 1
#define V_T5EMBUMP(x) ((x) << S_T5EMBUMP)
#define F_T5EMBUMP V_T5EMBUMP(1U)
#define S_T5EMEN 0
#define V_T5EMEN(x) ((x) << S_T5EMEN)
#define F_T5EMEN V_T5EMEN(1U)
#define S_SMQM 13
#define M_SMQM 0x7U
#define V_SMQM(x) ((x) << S_SMQM)
#define G_SMQM(x) (((x) >> S_SMQM) & M_SMQM)
#define S_SMQ 5
#define M_SMQ 0xffU
#define V_SMQ(x) ((x) << S_SMQ)
#define G_SMQ(x) (((x) >> S_SMQ) & M_SMQ)
#define S_T6_EMMD 3
#define M_T6_EMMD 0x3U
#define V_T6_EMMD(x) ((x) << S_T6_EMMD)
#define G_T6_EMMD(x) (((x) >> S_T6_EMMD) & M_T6_EMMD)
#define S_T6_EMBRDY 2
#define V_T6_EMBRDY(x) ((x) << S_T6_EMBRDY)
#define F_T6_EMBRDY V_T6_EMBRDY(1U)
#define S_T6_EMBUMP 1
#define V_T6_EMBUMP(x) ((x) << S_T6_EMBUMP)
#define F_T6_EMBUMP V_T6_EMBUMP(1U)
#define A_MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_ERROR_COUNT 0x32b0
#define S_EMF8 15
#define V_EMF8(x) ((x) << S_EMF8)
#define F_EMF8 V_EMF8(1U)
#define S_EMCNT 4
#define M_EMCNT 0xffU
#define V_EMCNT(x) ((x) << S_EMCNT)
#define G_EMCNT(x) (((x) >> S_EMCNT) & M_EMCNT)
#define S_EMOFLO 2
#define V_EMOFLO(x) ((x) << S_EMOFLO)
#define F_EMOFLO V_EMOFLO(1U)
#define S_EMCRST 1
#define V_EMCRST(x) ((x) << S_EMCRST)
#define F_EMCRST V_EMCRST(1U)
#define S_EMCEN 0
#define V_EMCEN(x) ((x) << S_EMCEN)
#define F_EMCEN V_EMCEN(1U)
#define S_EMSF 13
#define V_EMSF(x) ((x) << S_EMSF)
#define F_EMSF V_EMSF(1U)
#define S_EMDATA59 12
#define V_EMDATA59(x) ((x) << S_EMDATA59)
#define F_EMDATA59 V_EMDATA59(1U)
#define A_MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PDF_EYE_COUNT 0x32b4
#define S_SM2RDY 15
#define V_SM2RDY(x) ((x) << S_SM2RDY)
#define F_SM2RDY V_SM2RDY(1U)
#define S_SM2RST 14
#define V_SM2RST(x) ((x) << S_SM2RST)
#define F_SM2RST V_SM2RST(1U)
#define S_APDF 0
#define M_APDF 0xfffU
#define V_APDF(x) ((x) << S_APDF)
#define G_APDF(x) (((x) >> S_APDF) & M_APDF)
#define A_MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PATTERN_LENGTH 0x32b8
#define S_SM0LEN 0
#define M_SM0LEN 0x7fffU
#define V_SM0LEN(x) ((x) << S_SM0LEN)
#define G_SM0LEN(x) (((x) >> S_SM0LEN) & M_SM0LEN)
#define A_MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_3 0x32bc
#define S_FTIMEOUT 15
#define V_FTIMEOUT(x) ((x) << S_FTIMEOUT)
#define F_FTIMEOUT V_FTIMEOUT(1U)
#define S_FROTCAL4 14
#define V_FROTCAL4(x) ((x) << S_FROTCAL4)
#define F_FROTCAL4 V_FROTCAL4(1U)
#define S_FDCD2 13
#define V_FDCD2(x) ((x) << S_FDCD2)
#define F_FDCD2 V_FDCD2(1U)
#define S_FPRBSPOLTOG 12
#define V_FPRBSPOLTOG(x) ((x) << S_FPRBSPOLTOG)
#define F_FPRBSPOLTOG V_FPRBSPOLTOG(1U)
#define S_FPRBSOFF2 11
#define V_FPRBSOFF2(x) ((x) << S_FPRBSOFF2)
#define F_FPRBSOFF2 V_FPRBSOFF2(1U)
#define S_FDDCAL2 10
#define V_FDDCAL2(x) ((x) << S_FDDCAL2)
#define F_FDDCAL2 V_FDDCAL2(1U)
#define S_FDDCFLTR 9
#define V_FDDCFLTR(x) ((x) << S_FDDCFLTR)
#define F_FDDCFLTR V_FDDCFLTR(1U)
#define S_FDAC6 8
#define V_FDAC6(x) ((x) << S_FDAC6)
#define F_FDAC6 V_FDAC6(1U)
#define S_FDDC5 7
#define V_FDDC5(x) ((x) << S_FDDC5)
#define F_FDDC5 V_FDDC5(1U)
#define S_FDDC3456 6
#define V_FDDC3456(x) ((x) << S_FDDC3456)
#define F_FDDC3456 V_FDDC3456(1U)
#define S_FSPY2DATA 5
#define V_FSPY2DATA(x) ((x) << S_FSPY2DATA)
#define F_FSPY2DATA V_FSPY2DATA(1U)
#define S_FPHSLOCK 4
#define V_FPHSLOCK(x) ((x) << S_FPHSLOCK)
#define F_FPHSLOCK V_FPHSLOCK(1U)
#define S_FCLKALGN 3
#define V_FCLKALGN(x) ((x) << S_FCLKALGN)
#define F_FCLKALGN V_FCLKALGN(1U)
#define S_FCLKALDYN 2
#define V_FCLKALDYN(x) ((x) << S_FCLKALDYN)
#define F_FCLKALDYN V_FCLKALDYN(1U)
#define S_FDFE 1
#define V_FDFE(x) ((x) << S_FDFE)
#define F_FDFE V_FDFE(1U)
#define S_FPRBSOFF 0
#define V_FPRBSOFF(x) ((x) << S_FPRBSOFF)
#define F_FPRBSOFF V_FPRBSOFF(1U)
#define A_MAC_PORT_RX_LINKA_DFE_TAP_ENABLE 0x32c0
#define S_H_EN 1
#define M_H_EN 0xfffU
#define V_H_EN(x) ((x) << S_H_EN)
#define G_H_EN(x) (((x) >> S_H_EN) & M_H_EN)
#define A_MAC_PORT_RX_LINKA_DFE_TAP_CONTROL 0x32c0
#define S_RX_LINKA_INDEX_DFE_TC 0
#define M_RX_LINKA_INDEX_DFE_TC 0xfU
#define V_RX_LINKA_INDEX_DFE_TC(x) ((x) << S_RX_LINKA_INDEX_DFE_TC)
#define G_RX_LINKA_INDEX_DFE_TC(x) (((x) >> S_RX_LINKA_INDEX_DFE_TC) & M_RX_LINKA_INDEX_DFE_TC)
#define A_MAC_PORT_RX_LINKA_DFE_H1 0x32c4
#define A_MAC_PORT_RX_LINKA_DFE_TAP 0x32c4
#define S_RX_LINKA_INDEX_DFE_TAP 0
#define M_RX_LINKA_INDEX_DFE_TAP 0xfU
#define V_RX_LINKA_INDEX_DFE_TAP(x) ((x) << S_RX_LINKA_INDEX_DFE_TAP)
#define G_RX_LINKA_INDEX_DFE_TAP(x) (((x) >> S_RX_LINKA_INDEX_DFE_TAP) & M_RX_LINKA_INDEX_DFE_TAP)
#define A_MAC_PORT_RX_LINKA_DFE_H2 0x32c8
#define S_H2OSN_READWRITE 14
#define V_H2OSN_READWRITE(x) ((x) << S_H2OSN_READWRITE)
#define F_H2OSN_READWRITE V_H2OSN_READWRITE(1U)
#define S_H2OSN_READONLY 13
#define V_H2OSN_READONLY(x) ((x) << S_H2OSN_READONLY)
#define F_H2OSN_READONLY V_H2OSN_READONLY(1U)
#define S_H2ESN_READWRITE 6
#define V_H2ESN_READWRITE(x) ((x) << S_H2ESN_READWRITE)
#define F_H2ESN_READWRITE V_H2ESN_READWRITE(1U)
#define S_H2ESN_READONLY 5
#define V_H2ESN_READONLY(x) ((x) << S_H2ESN_READONLY)
#define F_H2ESN_READONLY V_H2ESN_READONLY(1U)
#define A_MAC_PORT_RX_LINKA_DFE_H3 0x32cc
#define S_H3OSN_READWRITE 13
#define V_H3OSN_READWRITE(x) ((x) << S_H3OSN_READWRITE)
#define F_H3OSN_READWRITE V_H3OSN_READWRITE(1U)
#define S_H3OSN_READONLY 12
#define V_H3OSN_READONLY(x) ((x) << S_H3OSN_READONLY)
#define F_H3OSN_READONLY V_H3OSN_READONLY(1U)
#define S_H3ESN_READWRITE 5
#define V_H3ESN_READWRITE(x) ((x) << S_H3ESN_READWRITE)
#define F_H3ESN_READWRITE V_H3ESN_READWRITE(1U)
#define S_H3ESN_READONLY 4
#define V_H3ESN_READONLY(x) ((x) << S_H3ESN_READONLY)
#define F_H3ESN_READONLY V_H3ESN_READONLY(1U)
#define A_MAC_PORT_RX_LINKA_DFE_H4 0x32d0
#define S_H4OGS 14
#define M_H4OGS 0x3U
#define V_H4OGS(x) ((x) << S_H4OGS)
#define G_H4OGS(x) (((x) >> S_H4OGS) & M_H4OGS)
#define S_H4OSN_READWRITE 13
#define V_H4OSN_READWRITE(x) ((x) << S_H4OSN_READWRITE)
#define F_H4OSN_READWRITE V_H4OSN_READWRITE(1U)
#define S_H4OSN_READONLY 12
#define V_H4OSN_READONLY(x) ((x) << S_H4OSN_READONLY)
#define F_H4OSN_READONLY V_H4OSN_READONLY(1U)
#define S_H4EGS 6
#define M_H4EGS 0x3U
#define V_H4EGS(x) ((x) << S_H4EGS)
#define G_H4EGS(x) (((x) >> S_H4EGS) & M_H4EGS)
#define S_H4ESN_READWRITE 5
#define V_H4ESN_READWRITE(x) ((x) << S_H4ESN_READWRITE)
#define F_H4ESN_READWRITE V_H4ESN_READWRITE(1U)
#define S_H4ESN_READONLY 4
#define V_H4ESN_READONLY(x) ((x) << S_H4ESN_READONLY)
#define F_H4ESN_READONLY V_H4ESN_READONLY(1U)
#define A_MAC_PORT_RX_LINKA_DFE_H5 0x32d4
#define S_H5OGS 14
#define M_H5OGS 0x3U
#define V_H5OGS(x) ((x) << S_H5OGS)
#define G_H5OGS(x) (((x) >> S_H5OGS) & M_H5OGS)
#define S_H5OSN_READWRITE 13
#define V_H5OSN_READWRITE(x) ((x) << S_H5OSN_READWRITE)
#define F_H5OSN_READWRITE V_H5OSN_READWRITE(1U)
#define S_H5OSN_READONLY 12
#define V_H5OSN_READONLY(x) ((x) << S_H5OSN_READONLY)
#define F_H5OSN_READONLY V_H5OSN_READONLY(1U)
#define S_H5EGS 6
#define M_H5EGS 0x3U
#define V_H5EGS(x) ((x) << S_H5EGS)
#define G_H5EGS(x) (((x) >> S_H5EGS) & M_H5EGS)
#define S_H5ESN_READWRITE 5
#define V_H5ESN_READWRITE(x) ((x) << S_H5ESN_READWRITE)
#define F_H5ESN_READWRITE V_H5ESN_READWRITE(1U)
#define S_H5ESN_READONLY 4
#define V_H5ESN_READONLY(x) ((x) << S_H5ESN_READONLY)
#define F_H5ESN_READONLY V_H5ESN_READONLY(1U)
#define A_MAC_PORT_RX_LINKA_DFE_H6_AND_H7 0x32d8
#define S_H7GS 14
#define M_H7GS 0x3U
#define V_H7GS(x) ((x) << S_H7GS)
#define G_H7GS(x) (((x) >> S_H7GS) & M_H7GS)
#define S_H7SN_READWRITE 13
#define V_H7SN_READWRITE(x) ((x) << S_H7SN_READWRITE)
#define F_H7SN_READWRITE V_H7SN_READWRITE(1U)
#define S_H7SN_READONLY 12
#define V_H7SN_READONLY(x) ((x) << S_H7SN_READONLY)
#define F_H7SN_READONLY V_H7SN_READONLY(1U)
#define S_H7MAG 8
#define M_H7MAG 0xfU
#define V_H7MAG(x) ((x) << S_H7MAG)
#define G_H7MAG(x) (((x) >> S_H7MAG) & M_H7MAG)
#define S_H6GS 6
#define M_H6GS 0x3U
#define V_H6GS(x) ((x) << S_H6GS)
#define G_H6GS(x) (((x) >> S_H6GS) & M_H6GS)
#define S_H6SN_READWRITE 5
#define V_H6SN_READWRITE(x) ((x) << S_H6SN_READWRITE)
#define F_H6SN_READWRITE V_H6SN_READWRITE(1U)
#define S_H6SN_READONLY 4
#define V_H6SN_READONLY(x) ((x) << S_H6SN_READONLY)
#define F_H6SN_READONLY V_H6SN_READONLY(1U)
#define S_H6MAG 0
#define M_H6MAG 0xfU
#define V_H6MAG(x) ((x) << S_H6MAG)
#define G_H6MAG(x) (((x) >> S_H6MAG) & M_H6MAG)
#define A_MAC_PORT_RX_LINKA_DFE_H8_AND_H9 0x32dc
#define S_H9GS 14
#define M_H9GS 0x3U
#define V_H9GS(x) ((x) << S_H9GS)
#define G_H9GS(x) (((x) >> S_H9GS) & M_H9GS)
#define S_H9SN_READWRITE 13
#define V_H9SN_READWRITE(x) ((x) << S_H9SN_READWRITE)
#define F_H9SN_READWRITE V_H9SN_READWRITE(1U)
#define S_H9SN_READONLY 12
#define V_H9SN_READONLY(x) ((x) << S_H9SN_READONLY)
#define F_H9SN_READONLY V_H9SN_READONLY(1U)
#define S_H9MAG 8
#define M_H9MAG 0xfU
#define V_H9MAG(x) ((x) << S_H9MAG)
#define G_H9MAG(x) (((x) >> S_H9MAG) & M_H9MAG)
#define S_H8GS 6
#define M_H8GS 0x3U
#define V_H8GS(x) ((x) << S_H8GS)
#define G_H8GS(x) (((x) >> S_H8GS) & M_H8GS)
#define S_H8SN_READWRITE 5
#define V_H8SN_READWRITE(x) ((x) << S_H8SN_READWRITE)
#define F_H8SN_READWRITE V_H8SN_READWRITE(1U)
#define S_H8SN_READONLY 4
#define V_H8SN_READONLY(x) ((x) << S_H8SN_READONLY)
#define F_H8SN_READONLY V_H8SN_READONLY(1U)
#define S_H8MAG 0
#define M_H8MAG 0xfU
#define V_H8MAG(x) ((x) << S_H8MAG)
#define G_H8MAG(x) (((x) >> S_H8MAG) & M_H8MAG)
#define A_MAC_PORT_RX_LINKA_DFE_H10_AND_H11 0x32e0
#define S_H11GS 14
#define M_H11GS 0x3U
#define V_H11GS(x) ((x) << S_H11GS)
#define G_H11GS(x) (((x) >> S_H11GS) & M_H11GS)
#define S_H11SN_READWRITE 13
#define V_H11SN_READWRITE(x) ((x) << S_H11SN_READWRITE)
#define F_H11SN_READWRITE V_H11SN_READWRITE(1U)
#define S_H11SN_READONLY 12
#define V_H11SN_READONLY(x) ((x) << S_H11SN_READONLY)
#define F_H11SN_READONLY V_H11SN_READONLY(1U)
#define S_H11MAG 8
#define M_H11MAG 0xfU
#define V_H11MAG(x) ((x) << S_H11MAG)
#define G_H11MAG(x) (((x) >> S_H11MAG) & M_H11MAG)
#define S_H10GS 6
#define M_H10GS 0x3U
#define V_H10GS(x) ((x) << S_H10GS)
#define G_H10GS(x) (((x) >> S_H10GS) & M_H10GS)
#define S_H10SN_READWRITE 5
#define V_H10SN_READWRITE(x) ((x) << S_H10SN_READWRITE)
#define F_H10SN_READWRITE V_H10SN_READWRITE(1U)
#define S_H10SN_READONLY 4
#define V_H10SN_READONLY(x) ((x) << S_H10SN_READONLY)
#define F_H10SN_READONLY V_H10SN_READONLY(1U)
#define S_H10MAG 0
#define M_H10MAG 0xfU
#define V_H10MAG(x) ((x) << S_H10MAG)
#define G_H10MAG(x) (((x) >> S_H10MAG) & M_H10MAG)
#define A_MAC_PORT_RX_LINKA_DFE_H12 0x32e4
#define S_H12GS 6
#define M_H12GS 0x3U
#define V_H12GS(x) ((x) << S_H12GS)
#define G_H12GS(x) (((x) >> S_H12GS) & M_H12GS)
#define S_H12SN_READWRITE 5
#define V_H12SN_READWRITE(x) ((x) << S_H12SN_READWRITE)
#define F_H12SN_READWRITE V_H12SN_READWRITE(1U)
#define S_H12SN_READONLY 4
#define V_H12SN_READONLY(x) ((x) << S_H12SN_READONLY)
#define F_H12SN_READONLY V_H12SN_READONLY(1U)
#define S_H12MAG 0
#define M_H12MAG 0xfU
#define V_H12MAG(x) ((x) << S_H12MAG)
#define G_H12MAG(x) (((x) >> S_H12MAG) & M_H12MAG)
#define A_MAC_PORT_RX_LINKA_RECEIVER_INTERNAL_STATUS_2 0x32e4
#define S_STNDBYSTAT 15
#define V_STNDBYSTAT(x) ((x) << S_STNDBYSTAT)
#define F_STNDBYSTAT V_STNDBYSTAT(1U)
#define S_CALSDONE 14
#define V_CALSDONE(x) ((x) << S_CALSDONE)
#define F_CALSDONE V_CALSDONE(1U)
#define S_ACISRCCMP 5
#define V_ACISRCCMP(x) ((x) << S_ACISRCCMP)
#define F_ACISRCCMP V_ACISRCCMP(1U)
#define S_PRBSOFFCMP 4
#define V_PRBSOFFCMP(x) ((x) << S_PRBSOFFCMP)
#define F_PRBSOFFCMP V_PRBSOFFCMP(1U)
#define S_CLKALGNCMP 3
#define V_CLKALGNCMP(x) ((x) << S_CLKALGNCMP)
#define F_CLKALGNCMP V_CLKALGNCMP(1U)
#define S_ROTFCMP 2
#define V_ROTFCMP(x) ((x) << S_ROTFCMP)
#define F_ROTFCMP V_ROTFCMP(1U)
#define S_DCDCMP 1
#define V_DCDCMP(x) ((x) << S_DCDCMP)
#define F_DCDCMP V_DCDCMP(1U)
#define S_QCCCMP 0
#define V_QCCCMP(x) ((x) << S_QCCCMP)
#define F_QCCCMP V_QCCCMP(1U)
#define A_MAC_PORT_RX_LINKA_AC_COUPLING_CURRENT_SOURCE_ADJUST 0x32e8
#define S_FCSADJ 6
#define V_FCSADJ(x) ((x) << S_FCSADJ)
#define F_FCSADJ V_FCSADJ(1U)
#define S_CSIND 3
#define M_CSIND 0x3U
#define V_CSIND(x) ((x) << S_CSIND)
#define G_CSIND(x) (((x) >> S_CSIND) & M_CSIND)
#define S_CSVAL 0
#define M_CSVAL 0x7U
#define V_CSVAL(x) ((x) << S_CSVAL)
#define G_CSVAL(x) (((x) >> S_CSVAL) & M_CSVAL)
#define A_MAC_PORT_RX_LINKA_RECEIVER_DCD_CONTROL 0x32ec
#define S_DCDTMDOUT 15
#define V_DCDTMDOUT(x) ((x) << S_DCDTMDOUT)
#define F_DCDTMDOUT V_DCDTMDOUT(1U)
#define S_DCDTOEN 14
#define V_DCDTOEN(x) ((x) << S_DCDTOEN)
#define F_DCDTOEN V_DCDTOEN(1U)
#define S_DCDLOCK 13
#define V_DCDLOCK(x) ((x) << S_DCDLOCK)
#define F_DCDLOCK V_DCDLOCK(1U)
#define S_DCDSTEP 11
#define M_DCDSTEP 0x3U
#define V_DCDSTEP(x) ((x) << S_DCDSTEP)
#define G_DCDSTEP(x) (((x) >> S_DCDSTEP) & M_DCDSTEP)
#define S_DCDALTWPDIS 10
#define V_DCDALTWPDIS(x) ((x) << S_DCDALTWPDIS)
#define F_DCDALTWPDIS V_DCDALTWPDIS(1U)
#define S_DCDOVRDEN 9
#define V_DCDOVRDEN(x) ((x) << S_DCDOVRDEN)
#define F_DCDOVRDEN V_DCDOVRDEN(1U)
#define S_DCCAOVRDEN 8
#define V_DCCAOVRDEN(x) ((x) << S_DCCAOVRDEN)
#define F_DCCAOVRDEN V_DCCAOVRDEN(1U)
#define S_DCDSIGN 6
#define M_DCDSIGN 0x3U
#define V_DCDSIGN(x) ((x) << S_DCDSIGN)
#define G_DCDSIGN(x) (((x) >> S_DCDSIGN) & M_DCDSIGN)
#define S_DCDAMP 0
#define M_DCDAMP 0x3fU
#define V_DCDAMP(x) ((x) << S_DCDAMP)
#define G_DCDAMP(x) (((x) >> S_DCDAMP) & M_DCDAMP)
#define A_MAC_PORT_RX_LINKA_RECEIVER_DCC_CONTROL 0x32f0
#define S_PRBSMODE 14
#define M_PRBSMODE 0x3U
#define V_PRBSMODE(x) ((x) << S_PRBSMODE)
#define G_PRBSMODE(x) (((x) >> S_PRBSMODE) & M_PRBSMODE)
#define S_RX_LINKA_DCCSTEP_RXCTL 10
#define M_RX_LINKA_DCCSTEP_RXCTL 0x3U
#define V_RX_LINKA_DCCSTEP_RXCTL(x) ((x) << S_RX_LINKA_DCCSTEP_RXCTL)
#define G_RX_LINKA_DCCSTEP_RXCTL(x) (((x) >> S_RX_LINKA_DCCSTEP_RXCTL) & M_RX_LINKA_DCCSTEP_RXCTL)
#define S_DCCOVRDEN 9
#define V_DCCOVRDEN(x) ((x) << S_DCCOVRDEN)
#define F_DCCOVRDEN V_DCCOVRDEN(1U)
#define S_RX_LINKA_DCCLOCK_RXCTL 8
#define V_RX_LINKA_DCCLOCK_RXCTL(x) ((x) << S_RX_LINKA_DCCLOCK_RXCTL)
#define F_RX_LINKA_DCCLOCK_RXCTL V_RX_LINKA_DCCLOCK_RXCTL(1U)
#define A_MAC_PORT_RX_LINKA_RECEIVER_QCC_CONTROL 0x32f4
#define S_DCCQCCMODE 15
#define V_DCCQCCMODE(x) ((x) << S_DCCQCCMODE)
#define F_DCCQCCMODE V_DCCQCCMODE(1U)
#define S_DCCQCCDYN 14
#define V_DCCQCCDYN(x) ((x) << S_DCCQCCDYN)
#define F_DCCQCCDYN V_DCCQCCDYN(1U)
#define S_DCCQCCHOLD 13
#define V_DCCQCCHOLD(x) ((x) << S_DCCQCCHOLD)
#define F_DCCQCCHOLD V_DCCQCCHOLD(1U)
#define S_QCCSTEP 10
#define M_QCCSTEP 0x3U
#define V_QCCSTEP(x) ((x) << S_QCCSTEP)
#define G_QCCSTEP(x) (((x) >> S_QCCSTEP) & M_QCCSTEP)
#define S_QCCOVRDEN 9
#define V_QCCOVRDEN(x) ((x) << S_QCCOVRDEN)
#define F_QCCOVRDEN V_QCCOVRDEN(1U)
#define S_QCCLOCK 8
#define V_QCCLOCK(x) ((x) << S_QCCLOCK)
#define F_QCCLOCK V_QCCLOCK(1U)
#define S_QCCSIGN 6
#define M_QCCSIGN 0x3U
#define V_QCCSIGN(x) ((x) << S_QCCSIGN)
#define G_QCCSIGN(x) (((x) >> S_QCCSIGN) & M_QCCSIGN)
#define S_QCDAMP 0
#define M_QCDAMP 0x3fU
#define V_QCDAMP(x) ((x) << S_QCDAMP)
#define G_QCDAMP(x) (((x) >> S_QCDAMP) & M_QCDAMP)
#define A_MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_2 0x32f8
#define S_DFEDACLSSD 6
#define V_DFEDACLSSD(x) ((x) << S_DFEDACLSSD)
#define F_DFEDACLSSD V_DFEDACLSSD(1U)
#define S_SDLSSD 5
#define V_SDLSSD(x) ((x) << S_SDLSSD)
#define F_SDLSSD V_SDLSSD(1U)
#define S_DFEOBSBIAS 4
#define V_DFEOBSBIAS(x) ((x) << S_DFEOBSBIAS)
#define F_DFEOBSBIAS V_DFEOBSBIAS(1U)
#define S_GBOFSTLSSD 3
#define V_GBOFSTLSSD(x) ((x) << S_GBOFSTLSSD)
#define F_GBOFSTLSSD V_GBOFSTLSSD(1U)
#define S_RXDOBS 2
#define V_RXDOBS(x) ((x) << S_RXDOBS)
#define F_RXDOBS V_RXDOBS(1U)
#define S_ACJZPT 1
#define V_ACJZPT(x) ((x) << S_ACJZPT)
#define F_ACJZPT V_ACJZPT(1U)
#define S_ACJZNT 0
#define V_ACJZNT(x) ((x) << S_ACJZNT)
#define F_ACJZNT V_ACJZNT(1U)
#define A_MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_REGISTER_2 0x32f8
#define S_TSTCMP 15
#define V_TSTCMP(x) ((x) << S_TSTCMP)
#define F_TSTCMP V_TSTCMP(1U)
#define A_MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_1 0x32fc
#define S_PHSLOCK 10
#define V_PHSLOCK(x) ((x) << S_PHSLOCK)
#define F_PHSLOCK V_PHSLOCK(1U)
#define S_TESTMODE 9
#define V_TESTMODE(x) ((x) << S_TESTMODE)
#define F_TESTMODE V_TESTMODE(1U)
#define S_CALMODE 8
#define V_CALMODE(x) ((x) << S_CALMODE)
#define F_CALMODE V_CALMODE(1U)
#define S_AMPSEL 7
#define V_AMPSEL(x) ((x) << S_AMPSEL)
#define F_AMPSEL V_AMPSEL(1U)
#define S_WHICHNRZ 6
#define V_WHICHNRZ(x) ((x) << S_WHICHNRZ)
#define F_WHICHNRZ V_WHICHNRZ(1U)
#define S_BANKA 5
#define V_BANKA(x) ((x) << S_BANKA)
#define F_BANKA V_BANKA(1U)
#define S_BANKB 4
#define V_BANKB(x) ((x) << S_BANKB)
#define F_BANKB V_BANKB(1U)
#define S_ACJPDP 3
#define V_ACJPDP(x) ((x) << S_ACJPDP)
#define F_ACJPDP V_ACJPDP(1U)
#define S_ACJPDN 2
#define V_ACJPDN(x) ((x) << S_ACJPDN)
#define F_ACJPDN V_ACJPDN(1U)
#define S_LSSDT 1
#define V_LSSDT(x) ((x) << S_LSSDT)
#define F_LSSDT V_LSSDT(1U)
#define S_MTHOLD 0
#define V_MTHOLD(x) ((x) << S_MTHOLD)
#define F_MTHOLD V_MTHOLD(1U)
#define S_CALMODEEDGE 14
#define V_CALMODEEDGE(x) ((x) << S_CALMODEEDGE)
#define F_CALMODEEDGE V_CALMODEEDGE(1U)
#define S_TESTCAP 13
#define V_TESTCAP(x) ((x) << S_TESTCAP)
#define F_TESTCAP V_TESTCAP(1U)
#define S_SNAPEN 12
#define V_SNAPEN(x) ((x) << S_SNAPEN)
#define F_SNAPEN V_SNAPEN(1U)
#define S_ASYNCDIR 11
#define V_ASYNCDIR(x) ((x) << S_ASYNCDIR)
#define F_ASYNCDIR V_ASYNCDIR(1U)
#define A_MAC_PORT_RX_LINKB_RECEIVER_CONFIGURATION_MODE 0x3300
#define A_MAC_PORT_RX_LINKB_RECEIVER_TEST_CONTROL 0x3304
#define A_MAC_PORT_RX_LINKB_PHASE_ROTATOR_CONTROL 0x3308
#define A_MAC_PORT_RX_LINKB_PHASE_ROTATOR_OFFSET_CONTROL 0x330c
#define S_T6_TMSCAL 8
#define M_T6_TMSCAL 0x3U
#define V_T6_TMSCAL(x) ((x) << S_T6_TMSCAL)
#define G_T6_TMSCAL(x) (((x) >> S_T6_TMSCAL) & M_T6_TMSCAL)
#define S_T6_APADJ 7
#define V_T6_APADJ(x) ((x) << S_T6_APADJ)
#define F_T6_APADJ V_T6_APADJ(1U)
#define S_T6_RSEL 6
#define V_T6_RSEL(x) ((x) << S_T6_RSEL)
#define F_T6_RSEL V_T6_RSEL(1U)
#define S_T6_PHOFFS 0
#define M_T6_PHOFFS 0x3fU
#define V_T6_PHOFFS(x) ((x) << S_T6_PHOFFS)
#define G_T6_PHOFFS(x) (((x) >> S_T6_PHOFFS) & M_T6_PHOFFS)
#define A_MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_1 0x3310
#define A_MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_2 0x3314
#define A_MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1 0x3318
#define A_MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2 0x331c
#define A_MAC_PORT_RX_LINKB_DFE_CONTROL 0x3320
#define S_T6_SPIFMT 8
#define M_T6_SPIFMT 0xfU
#define V_T6_SPIFMT(x) ((x) << S_T6_SPIFMT)
#define G_T6_SPIFMT(x) (((x) >> S_T6_SPIFMT) & M_T6_SPIFMT)
#define A_MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_1 0x3324
#define A_MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_2 0x3328
#define A_MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_1 0x332c
#define S_T6_WRAPSEL 15
#define V_T6_WRAPSEL(x) ((x) << S_T6_WRAPSEL)
#define F_T6_WRAPSEL V_T6_WRAPSEL(1U)
#define S_T6_PEAK 9
#define M_T6_PEAK 0x1fU
#define V_T6_PEAK(x) ((x) << S_T6_PEAK)
#define G_T6_PEAK(x) (((x) >> S_T6_PEAK) & M_T6_PEAK)
#define A_MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_2 0x3330
#define S_T6_T5VGAIN 0
#define M_T6_T5VGAIN 0x7fU
#define V_T6_T5VGAIN(x) ((x) << S_T6_T5VGAIN)
#define G_T6_T5VGAIN(x) (((x) >> S_T6_T5VGAIN) & M_T6_T5VGAIN)
#define A_MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_3 0x3334
#define A_MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_1 0x3338
#define A_MAC_PORT_RX_LINKB_RECEIVER_POWER_MANAGEMENT_CONTROL 0x3338
#define A_MAC_PORT_RX_LINKB_RECEIVER_IQAMP_CONTROL_1 0x333c
#define A_MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_3 0x3340
#define A_MAC_PORT_RX_LINKB_RECEIVER_IQAMP_CONTROL_2 0x3340
#define A_MAC_PORT_RX_LINKB_RECEIVER_DACAP_AND_DACAN_SELECTION 0x3344
#define A_MAC_PORT_RX_LINKB_RECEIVER_DACAP_AND_DACAN 0x3348
#define A_MAC_PORT_RX_LINKB_RECEIVER_DACA_MIN_AND_DACAZ 0x334c
#define A_MAC_PORT_RX_LINKB_RECEIVER_DACA_MIN 0x334c
#define A_MAC_PORT_RX_LINKB_RECEIVER_ADAC_CONTROL 0x3350
#define A_MAC_PORT_RX_LINKB_RECEIVER_AC_COUPLING_CONTROL 0x3354
#define A_MAC_PORT_RX_LINKB_RECEIVER_AC_COUPLING_VALUE 0x3358
#define A_MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD2_EVN2 0x335c
#define A_MAC_PORT_RX_LINKB_DFE_H1H2H3_LOCAL_OFFSET 0x335c
#define A_MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD3_EVN3 0x3360
#define A_MAC_PORT_RX_LINKB_DFE_H1H2H3_LOCAL_OFFSET_VALUE 0x3360
#define A_MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD4_EVN4 0x3364
#define A_MAC_PORT_RX_LINKB_PEAKED_INTEGRATOR 0x3364
#define A_MAC_PORT_RX_LINKB_CDR_ANALOG_SWITCH 0x3368
#define A_MAC_PORT_RX_LINKB_PEAKING_AMPLIFIER_INTIALIZATION_CONTROL 0x336c
#define A_MAC_PORT_RX_LINKB_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC 0x3370
#define A_MAC_PORT_RX_LINKB_DYNAMIC_DATA_CENTERING_DDC 0x3374
#define S_T6_ODEC 0
#define M_T6_ODEC 0xfU
#define V_T6_ODEC(x) ((x) << S_T6_ODEC)
#define G_T6_ODEC(x) (((x) >> S_T6_ODEC) & M_T6_ODEC)
#define A_MAC_PORT_RX_LINKB_RECEIVER_INTERNAL_STATUS 0x3378
#define S_RX_LINKB_ACCCMP_RIS 11
#define V_RX_LINKB_ACCCMP_RIS(x) ((x) << S_RX_LINKB_ACCCMP_RIS)
#define F_RX_LINKB_ACCCMP_RIS V_RX_LINKB_ACCCMP_RIS(1U)
#define A_MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_1 0x337c
#define A_MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_2 0x3380
#define A_MAC_PORT_RX_LINKB_DFE_OFFSET_EVN1_EVN2 0x3384
#define A_MAC_PORT_RX_LINKB_DFE_OFFSET_CHANNEL 0x3384
#define A_MAC_PORT_RX_LINKB_DFE_OFFSET_ODD1_ODD2 0x3388
#define A_MAC_PORT_RX_LINKB_DFE_OFFSET_VALUE 0x3388
#define A_MAC_PORT_RX_LINKB_DFE_OFFSET_EVN3_EVN4 0x338c
#define A_MAC_PORT_RX_LINKB_H_COEFFICIENBT_BIST 0x338c
#define A_MAC_PORT_RX_LINKB_DFE_OFFSET_ODD3_ODD4 0x3390
#define A_MAC_PORT_RX_LINKB_AC_CAPACITOR_BIST 0x3390
#define S_RX_LINKB_ACCCMP_BIST 13
#define V_RX_LINKB_ACCCMP_BIST(x) ((x) << S_RX_LINKB_ACCCMP_BIST)
#define F_RX_LINKB_ACCCMP_BIST V_RX_LINKB_ACCCMP_BIST(1U)
#define A_MAC_PORT_RX_LINKB_DFE_E0_AND_E1_OFFSET 0x3394
#define A_MAC_PORT_RX_LINKB_RECEIVER_LOFF_CONTROL 0x3398
#define A_MAC_PORT_RX_LINKB_RECEIVER_LOFF_CONTROL_REGISTER 0x3398
#define A_MAC_PORT_RX_LINKB_RECEIVER_SIGDET_CONTROL 0x339c
#define A_MAC_PORT_RX_LINKB_RECEIVER_ANALOG_CONTROL_SWITCH 0x33a0
#define A_MAC_PORT_RX_LINKB_INTEGRATOR_DAC_OFFSET 0x33a4
#define A_MAC_PORT_RX_LINKB_DIGITAL_EYE_CONTROL 0x33a8
#define A_MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS 0x33ac
#define S_T6_EMMD 3
#define M_T6_EMMD 0x3U
#define V_T6_EMMD(x) ((x) << S_T6_EMMD)
#define G_T6_EMMD(x) (((x) >> S_T6_EMMD) & M_T6_EMMD)
#define S_T6_EMBRDY 2
#define V_T6_EMBRDY(x) ((x) << S_T6_EMBRDY)
#define F_T6_EMBRDY V_T6_EMBRDY(1U)
#define S_T6_EMBUMP 1
#define V_T6_EMBUMP(x) ((x) << S_T6_EMBUMP)
#define F_T6_EMBUMP V_T6_EMBUMP(1U)
#define A_MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_ERROR_COUNT 0x33b0
#define A_MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PDF_EYE_COUNT 0x33b4
#define A_MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PATTERN_LENGTH 0x33b8
#define A_MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_3 0x33bc
#define A_MAC_PORT_RX_LINKB_DFE_TAP_ENABLE 0x33c0
#define A_MAC_PORT_RX_LINKB_DFE_TAP_CONTROL 0x33c0
#define S_RX_LINKB_INDEX_DFE_TC 0
#define M_RX_LINKB_INDEX_DFE_TC 0xfU
#define V_RX_LINKB_INDEX_DFE_TC(x) ((x) << S_RX_LINKB_INDEX_DFE_TC)
#define G_RX_LINKB_INDEX_DFE_TC(x) (((x) >> S_RX_LINKB_INDEX_DFE_TC) & M_RX_LINKB_INDEX_DFE_TC)
#define A_MAC_PORT_RX_LINKB_DFE_H1 0x33c4
#define A_MAC_PORT_RX_LINKB_DFE_TAP 0x33c4
#define S_RX_LINKB_INDEX_DFE_TAP 0
#define M_RX_LINKB_INDEX_DFE_TAP 0xfU
#define V_RX_LINKB_INDEX_DFE_TAP(x) ((x) << S_RX_LINKB_INDEX_DFE_TAP)
#define G_RX_LINKB_INDEX_DFE_TAP(x) (((x) >> S_RX_LINKB_INDEX_DFE_TAP) & M_RX_LINKB_INDEX_DFE_TAP)
#define A_MAC_PORT_RX_LINKB_DFE_H2 0x33c8
#define A_MAC_PORT_RX_LINKB_DFE_H3 0x33cc
#define A_MAC_PORT_RX_LINKB_DFE_H4 0x33d0
#define A_MAC_PORT_RX_LINKB_DFE_H5 0x33d4
#define A_MAC_PORT_RX_LINKB_DFE_H6_AND_H7 0x33d8
#define A_MAC_PORT_RX_LINKB_DFE_H8_AND_H9 0x33dc
#define A_MAC_PORT_RX_LINKB_DFE_H10_AND_H11 0x33e0
#define A_MAC_PORT_RX_LINKB_DFE_H12 0x33e4
#define A_MAC_PORT_RX_LINKB_RECEIVER_INTERNAL_STATUS_2 0x33e4
#define A_MAC_PORT_RX_LINKB_AC_COUPLING_CURRENT_SOURCE_ADJUST 0x33e8
#define A_MAC_PORT_RX_LINKB_RECEIVER_DCD_CONTROL 0x33ec
#define A_MAC_PORT_RX_LINKB_RECEIVER_DCC_CONTROL 0x33f0
#define S_RX_LINKB_DCCSTEP_RXCTL 10
#define M_RX_LINKB_DCCSTEP_RXCTL 0x3U
#define V_RX_LINKB_DCCSTEP_RXCTL(x) ((x) << S_RX_LINKB_DCCSTEP_RXCTL)
#define G_RX_LINKB_DCCSTEP_RXCTL(x) (((x) >> S_RX_LINKB_DCCSTEP_RXCTL) & M_RX_LINKB_DCCSTEP_RXCTL)
#define S_RX_LINKB_DCCLOCK_RXCTL 8
#define V_RX_LINKB_DCCLOCK_RXCTL(x) ((x) << S_RX_LINKB_DCCLOCK_RXCTL)
#define F_RX_LINKB_DCCLOCK_RXCTL V_RX_LINKB_DCCLOCK_RXCTL(1U)
#define A_MAC_PORT_RX_LINKB_RECEIVER_QCC_CONTROL 0x33f4
#define A_MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_2 0x33f8
#define A_MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_REGISTER_2 0x33f8
#define A_MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_1 0x33fc
#define A_MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE 0x3400
#define S_T6_T5_TX_RXLOOP 5
#define V_T6_T5_TX_RXLOOP(x) ((x) << S_T6_T5_TX_RXLOOP)
#define F_T6_T5_TX_RXLOOP V_T6_T5_TX_RXLOOP(1U)
#define S_T6_T5_TX_BWSEL 2
#define M_T6_T5_TX_BWSEL 0x3U
#define V_T6_T5_TX_BWSEL(x) ((x) << S_T6_T5_TX_BWSEL)
#define G_T6_T5_TX_BWSEL(x) (((x) >> S_T6_T5_TX_BWSEL) & M_T6_T5_TX_BWSEL)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TEST_CONTROL 0x3404
#define S_T6_ERROR 9
#define V_T6_ERROR(x) ((x) << S_T6_ERROR)
#define F_T6_ERROR V_T6_ERROR(1U)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_COEFFICIENT_CONTROL 0x3408
#define A_MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_MODE_CONTROL 0x340c
#define A_MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_OVERRIDE_CONTROL 0x3410
#define A_MAC_PORT_TX_LINKC_TRANSMIT_DCLK_ROTATOR_OVERRIDE 0x3414
#define A_MAC_PORT_TX_LINKC_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE 0x3418
#define S_T6_CALSSTN 8
#define M_T6_CALSSTN 0x3fU
#define V_T6_CALSSTN(x) ((x) << S_T6_CALSSTN)
#define G_T6_CALSSTN(x) (((x) >> S_T6_CALSSTN) & M_T6_CALSSTN)
#define S_T6_CALSSTP 0
#define M_T6_CALSSTP 0x3fU
#define V_T6_CALSSTP(x) ((x) << S_T6_CALSSTP)
#define G_T6_CALSSTP(x) (((x) >> S_T6_CALSSTP) & M_T6_CALSSTP)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_DCLK_DRIFT_TOLERANCE 0x341c
#define S_T6_DRTOL 2
#define M_T6_DRTOL 0x7U
#define V_T6_DRTOL(x) ((x) << S_T6_DRTOL)
#define G_T6_DRTOL(x) (((x) >> S_T6_DRTOL) & M_T6_DRTOL)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT 0x3420
#define S_T6_NXTT0 0
#define M_T6_NXTT0 0x3fU
#define V_T6_NXTT0(x) ((x) << S_T6_NXTT0)
#define G_T6_NXTT0(x) (((x) >> S_T6_NXTT0) & M_T6_NXTT0)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT 0x3424
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT 0x3428
#define S_T6_NXTT2 0
#define M_T6_NXTT2 0x3fU
#define V_T6_NXTT2(x) ((x) << S_T6_NXTT2)
#define G_T6_NXTT2(x) (((x) >> S_T6_NXTT2) & M_T6_NXTT2)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_3_COEFFICIENT 0x342c
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AMPLITUDE 0x3430
#define A_MAC_PORT_TX_LINKC_TRANSMIT_POLARITY 0x3434
#define S_T6_NXTPOL 0
#define M_T6_NXTPOL 0xfU
#define V_T6_NXTPOL(x) ((x) << S_T6_NXTPOL)
#define G_T6_NXTPOL(x) (((x) >> S_T6_NXTPOL) & M_T6_NXTPOL)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND 0x3438
#define S_T6_C0UPDT 6
#define M_T6_C0UPDT 0x3U
#define V_T6_C0UPDT(x) ((x) << S_T6_C0UPDT)
#define G_T6_C0UPDT(x) (((x) >> S_T6_C0UPDT) & M_T6_C0UPDT)
#define S_T6_C2UPDT 2
#define M_T6_C2UPDT 0x3U
#define V_T6_C2UPDT(x) ((x) << S_T6_C2UPDT)
#define G_T6_C2UPDT(x) (((x) >> S_T6_C2UPDT) & M_T6_C2UPDT)
#define S_T6_C1UPDT 0
#define M_T6_C1UPDT 0x3U
#define V_T6_C1UPDT(x) ((x) << S_T6_C1UPDT)
#define G_T6_C1UPDT(x) (((x) >> S_T6_C1UPDT) & M_T6_C1UPDT)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS 0x343c
#define S_T6_C0STAT 6
#define M_T6_C0STAT 0x3U
#define V_T6_C0STAT(x) ((x) << S_T6_C0STAT)
#define G_T6_C0STAT(x) (((x) >> S_T6_C0STAT) & M_T6_C0STAT)
#define S_T6_C2STAT 2
#define M_T6_C2STAT 0x3U
#define V_T6_C2STAT(x) ((x) << S_T6_C2STAT)
#define G_T6_C2STAT(x) (((x) >> S_T6_C2STAT) & M_T6_C2STAT)
#define S_T6_C1STAT 0
#define M_T6_C1STAT 0x3U
#define V_T6_C1STAT(x) ((x) << S_T6_C1STAT)
#define G_T6_C1STAT(x) (((x) >> S_T6_C1STAT) & M_T6_C1STAT)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE 0x3440
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_TAP_0_COEFFICIENT_OVERRIDE 0x3440
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE 0x3444
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_TAP_1_COEFFICIENT_OVERRIDE 0x3444
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE 0x3448
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_TAP_2_COEFFICIENT_OVERRIDE 0x3448
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_TAP_3_COEFFICIENT_OVERRIDE 0x344c
#define A_MAC_PORT_TX_LINKC_TRANSMIT_APPLIED_TUNE_REGISTER 0x3450
#define A_MAC_PORT_TX_LINKC_TRANSMIT_ANALOG_DIAGNOSTICS_REGISTER 0x3458
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_APPLIED 0x3460
#define A_MAC_PORT_TX_LINKC_TRANSMIT_4X_SEGMENT_APPLIED 0x3460
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_APPLIED 0x3464
#define A_MAC_PORT_TX_LINKC_TRANSMIT_2X_SEGMENT_APPLIED 0x3464
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_APPLIED 0x3468
#define A_MAC_PORT_TX_LINKC_TRANSMIT_1X_SEGMENT_APPLIED 0x3468
#define A_MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_4X_TERMINATION_APPLIED 0x346c
#define A_MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_1 0x3470
#define A_MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_2X1X_TERMINATION_APPLIED 0x3470
#define A_MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_2 0x3474
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_SIGN_APPLIED_REGISTER 0x3474
#define A_MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_DATA 0x3478
#define A_MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_ADDR 0x347c
#define S_T6_XADDR 1
#define M_T6_XADDR 0x1fU
#define V_T6_XADDR(x) ((x) << S_T6_XADDR)
#define G_T6_XADDR(x) (((x) >> S_T6_XADDR) & M_T6_XADDR)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_1_0 0x3480
#define A_MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_3_2 0x3484
#define A_MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTE_4 0x3488
#define A_MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_5_4 0x3488
#define A_MAC_PORT_TX_LINKC_TRANSMIT_DCC_CONTROL 0x348c
#define A_MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_7_6 0x348c
#define A_MAC_PORT_TX_LINKC_TRANSMIT_DCC_OVERRIDE 0x3490
#define A_MAC_PORT_TX_LINKC_TRANSMIT_DCC_APPLIED 0x3494
#define A_MAC_PORT_TX_LINKC_TRANSMIT_DCC_TIME_OUT 0x3498
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AZ_CONTROL 0x349c
#define A_T6_MAC_PORT_TX_LINKC_TRANSMIT_DCC_CONTROL 0x34a0
#define S_T6_DCCTIMEEN 13
#define M_T6_DCCTIMEEN 0x3U
#define V_T6_DCCTIMEEN(x) ((x) << S_T6_DCCTIMEEN)
#define G_T6_DCCTIMEEN(x) (((x) >> S_T6_DCCTIMEEN) & M_T6_DCCTIMEEN)
#define S_T6_DCCLOCK 11
#define M_T6_DCCLOCK 0x3U
#define V_T6_DCCLOCK(x) ((x) << S_T6_DCCLOCK)
#define G_T6_DCCLOCK(x) (((x) >> S_T6_DCCLOCK) & M_T6_DCCLOCK)
#define S_T6_DCCOFFSET 8
#define M_T6_DCCOFFSET 0x7U
#define V_T6_DCCOFFSET(x) ((x) << S_T6_DCCOFFSET)
#define G_T6_DCCOFFSET(x) (((x) >> S_T6_DCCOFFSET) & M_T6_DCCOFFSET)
#define S_TX_LINKC_DCCSTEP_CTL 6
#define M_TX_LINKC_DCCSTEP_CTL 0x3U
#define V_TX_LINKC_DCCSTEP_CTL(x) ((x) << S_TX_LINKC_DCCSTEP_CTL)
#define G_TX_LINKC_DCCSTEP_CTL(x) (((x) >> S_TX_LINKC_DCCSTEP_CTL) & M_TX_LINKC_DCCSTEP_CTL)
#define A_T6_MAC_PORT_TX_LINKC_TRANSMIT_DCC_OVERRIDE 0x34a4
#define A_T6_MAC_PORT_TX_LINKC_TRANSMIT_DCC_APPLIED 0x34a8
#define A_T6_MAC_PORT_TX_LINKC_TRANSMIT_DCC_TIME_OUT 0x34ac
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_SIGN_OVERRIDE 0x34c0
#define A_MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_4X_OVERRIDE 0x34c8
#define A_MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_2X_OVERRIDE 0x34cc
#define A_MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_1X_OVERRIDE 0x34d0
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_SEGMENT_4X_TERMINATION_OVERRIDE 0x34d8
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_SEGMENT_2X_TERMINATION_OVERRIDE 0x34dc
#define A_MAC_PORT_TX_LINKC_TRANSMIT_TAP_SEGMENT_1X_TERMINATION_OVERRIDE 0x34e0
#define A_MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_5 0x34ec
#define A_MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_4 0x34f0
#define S_T6_SDOVRD 0
#define M_T6_SDOVRD 0xffffU
#define V_T6_SDOVRD(x) ((x) << S_T6_SDOVRD)
#define G_T6_SDOVRD(x) (((x) >> S_T6_SDOVRD) & M_T6_SDOVRD)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_3 0x34f4
#define A_MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_2 0x34f8
#define A_MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_1 0x34fc
#define S_T6_SDOVRDEN 15
#define V_T6_SDOVRDEN(x) ((x) << S_T6_SDOVRDEN)
#define F_T6_SDOVRDEN V_T6_SDOVRDEN(1U)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE 0x3500
#define S_T6_T5_TX_RXLOOP 5
#define V_T6_T5_TX_RXLOOP(x) ((x) << S_T6_T5_TX_RXLOOP)
#define F_T6_T5_TX_RXLOOP V_T6_T5_TX_RXLOOP(1U)
#define S_T6_T5_TX_BWSEL 2
#define M_T6_T5_TX_BWSEL 0x3U
#define V_T6_T5_TX_BWSEL(x) ((x) << S_T6_T5_TX_BWSEL)
#define G_T6_T5_TX_BWSEL(x) (((x) >> S_T6_T5_TX_BWSEL) & M_T6_T5_TX_BWSEL)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TEST_CONTROL 0x3504
#define S_T6_ERROR 9
#define V_T6_ERROR(x) ((x) << S_T6_ERROR)
#define F_T6_ERROR V_T6_ERROR(1U)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_COEFFICIENT_CONTROL 0x3508
#define A_MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_MODE_CONTROL 0x350c
#define A_MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_OVERRIDE_CONTROL 0x3510
#define A_MAC_PORT_TX_LINKD_TRANSMIT_DCLK_ROTATOR_OVERRIDE 0x3514
#define A_MAC_PORT_TX_LINKD_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE 0x3518
#define S_T6_CALSSTN 8
#define M_T6_CALSSTN 0x3fU
#define V_T6_CALSSTN(x) ((x) << S_T6_CALSSTN)
#define G_T6_CALSSTN(x) (((x) >> S_T6_CALSSTN) & M_T6_CALSSTN)
#define S_T6_CALSSTP 0
#define M_T6_CALSSTP 0x3fU
#define V_T6_CALSSTP(x) ((x) << S_T6_CALSSTP)
#define G_T6_CALSSTP(x) (((x) >> S_T6_CALSSTP) & M_T6_CALSSTP)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_DCLK_DRIFT_TOLERANCE 0x351c
#define S_T6_DRTOL 2
#define M_T6_DRTOL 0x7U
#define V_T6_DRTOL(x) ((x) << S_T6_DRTOL)
#define G_T6_DRTOL(x) (((x) >> S_T6_DRTOL) & M_T6_DRTOL)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT 0x3520
#define S_T6_NXTT0 0
#define M_T6_NXTT0 0x3fU
#define V_T6_NXTT0(x) ((x) << S_T6_NXTT0)
#define G_T6_NXTT0(x) (((x) >> S_T6_NXTT0) & M_T6_NXTT0)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT 0x3524
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT 0x3528
#define S_T6_NXTT2 0
#define M_T6_NXTT2 0x3fU
#define V_T6_NXTT2(x) ((x) << S_T6_NXTT2)
#define G_T6_NXTT2(x) (((x) >> S_T6_NXTT2) & M_T6_NXTT2)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_3_COEFFICIENT 0x352c
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AMPLITUDE 0x3530
#define A_MAC_PORT_TX_LINKD_TRANSMIT_POLARITY 0x3534
#define S_T6_NXTPOL 0
#define M_T6_NXTPOL 0xfU
#define V_T6_NXTPOL(x) ((x) << S_T6_NXTPOL)
#define G_T6_NXTPOL(x) (((x) >> S_T6_NXTPOL) & M_T6_NXTPOL)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND 0x3538
#define S_T6_C0UPDT 6
#define M_T6_C0UPDT 0x3U
#define V_T6_C0UPDT(x) ((x) << S_T6_C0UPDT)
#define G_T6_C0UPDT(x) (((x) >> S_T6_C0UPDT) & M_T6_C0UPDT)
#define S_T6_C2UPDT 2
#define M_T6_C2UPDT 0x3U
#define V_T6_C2UPDT(x) ((x) << S_T6_C2UPDT)
#define G_T6_C2UPDT(x) (((x) >> S_T6_C2UPDT) & M_T6_C2UPDT)
#define S_T6_C1UPDT 0
#define M_T6_C1UPDT 0x3U
#define V_T6_C1UPDT(x) ((x) << S_T6_C1UPDT)
#define G_T6_C1UPDT(x) (((x) >> S_T6_C1UPDT) & M_T6_C1UPDT)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS 0x353c
#define S_T6_C0STAT 6
#define M_T6_C0STAT 0x3U
#define V_T6_C0STAT(x) ((x) << S_T6_C0STAT)
#define G_T6_C0STAT(x) (((x) >> S_T6_C0STAT) & M_T6_C0STAT)
#define S_T6_C2STAT 2
#define M_T6_C2STAT 0x3U
#define V_T6_C2STAT(x) ((x) << S_T6_C2STAT)
#define G_T6_C2STAT(x) (((x) >> S_T6_C2STAT) & M_T6_C2STAT)
#define S_T6_C1STAT 0
#define M_T6_C1STAT 0x3U
#define V_T6_C1STAT(x) ((x) << S_T6_C1STAT)
#define G_T6_C1STAT(x) (((x) >> S_T6_C1STAT) & M_T6_C1STAT)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE 0x3540
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_TAP_0_COEFFICIENT_OVERRIDE 0x3540
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE 0x3544
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_TAP_1_COEFFICIENT_OVERRIDE 0x3544
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE 0x3548
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_TAP_2_COEFFICIENT_OVERRIDE 0x3548
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_TAP_3_COEFFICIENT_OVERRIDE 0x354c
#define A_MAC_PORT_TX_LINKD_TRANSMIT_APPLIED_TUNE_REGISTER 0x3550
#define A_MAC_PORT_TX_LINKD_TRANSMIT_ANALOG_DIAGNOSTICS_REGISTER 0x3558
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_APPLIED 0x3560
#define A_MAC_PORT_TX_LINKD_TRANSMIT_4X_SEGMENT_APPLIED 0x3560
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_APPLIED 0x3564
#define A_MAC_PORT_TX_LINKD_TRANSMIT_2X_SEGMENT_APPLIED 0x3564
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_APPLIED 0x3568
#define A_MAC_PORT_TX_LINKD_TRANSMIT_1X_SEGMENT_APPLIED 0x3568
#define A_MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_4X_TERMINATION_APPLIED 0x356c
#define A_MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_1 0x3570
#define A_MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_2X1X_TERMINATION_APPLIED 0x3570
#define A_MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_2 0x3574
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_SIGN_APPLIED_REGISTER 0x3574
#define A_MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_DATA 0x3578
#define A_MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_ADDR 0x357c
#define S_T6_XADDR 1
#define M_T6_XADDR 0x1fU
#define V_T6_XADDR(x) ((x) << S_T6_XADDR)
#define G_T6_XADDR(x) (((x) >> S_T6_XADDR) & M_T6_XADDR)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_1_0 0x3580
#define A_MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_3_2 0x3584
#define A_MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTE_4 0x3588
#define A_MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_5_4 0x3588
#define A_MAC_PORT_TX_LINKD_TRANSMIT_DCC_CONTROL 0x358c
#define A_MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_7_6 0x358c
#define A_MAC_PORT_TX_LINKD_TRANSMIT_DCC_OVERRIDE 0x3590
#define A_MAC_PORT_TX_LINKD_TRANSMIT_DCC_APPLIED 0x3594
#define A_MAC_PORT_TX_LINKD_TRANSMIT_DCC_TIME_OUT 0x3598
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AZ_CONTROL 0x359c
#define A_T6_MAC_PORT_TX_LINKD_TRANSMIT_DCC_CONTROL 0x35a0
#define S_T6_DCCTIMEEN 13
#define M_T6_DCCTIMEEN 0x3U
#define V_T6_DCCTIMEEN(x) ((x) << S_T6_DCCTIMEEN)
#define G_T6_DCCTIMEEN(x) (((x) >> S_T6_DCCTIMEEN) & M_T6_DCCTIMEEN)
#define S_T6_DCCLOCK 11
#define M_T6_DCCLOCK 0x3U
#define V_T6_DCCLOCK(x) ((x) << S_T6_DCCLOCK)
#define G_T6_DCCLOCK(x) (((x) >> S_T6_DCCLOCK) & M_T6_DCCLOCK)
#define S_T6_DCCOFFSET 8
#define M_T6_DCCOFFSET 0x7U
#define V_T6_DCCOFFSET(x) ((x) << S_T6_DCCOFFSET)
#define G_T6_DCCOFFSET(x) (((x) >> S_T6_DCCOFFSET) & M_T6_DCCOFFSET)
#define S_TX_LINKD_DCCSTEP_CTL 6
#define M_TX_LINKD_DCCSTEP_CTL 0x3U
#define V_TX_LINKD_DCCSTEP_CTL(x) ((x) << S_TX_LINKD_DCCSTEP_CTL)
#define G_TX_LINKD_DCCSTEP_CTL(x) (((x) >> S_TX_LINKD_DCCSTEP_CTL) & M_TX_LINKD_DCCSTEP_CTL)
#define A_T6_MAC_PORT_TX_LINKD_TRANSMIT_DCC_OVERRIDE 0x35a4
#define A_T6_MAC_PORT_TX_LINKD_TRANSMIT_DCC_APPLIED 0x35a8
#define A_T6_MAC_PORT_TX_LINKD_TRANSMIT_DCC_TIME_OUT 0x35ac
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_SIGN_OVERRIDE 0x35c0
#define A_MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_4X_OVERRIDE 0x35c8
#define A_MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_2X_OVERRIDE 0x35cc
#define A_MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_1X_OVERRIDE 0x35d0
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_SEGMENT_4X_TERMINATION_OVERRIDE 0x35d8
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_SEGMENT_2X_TERMINATION_OVERRIDE 0x35dc
#define A_MAC_PORT_TX_LINKD_TRANSMIT_TAP_SEGMENT_1X_TERMINATION_OVERRIDE 0x35e0
#define A_MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_5 0x35ec
#define A_MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_4 0x35f0
#define S_T6_SDOVRD 0
#define M_T6_SDOVRD 0xffffU
#define V_T6_SDOVRD(x) ((x) << S_T6_SDOVRD)
#define G_T6_SDOVRD(x) (((x) >> S_T6_SDOVRD) & M_T6_SDOVRD)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_3 0x35f4
#define A_MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_2 0x35f8
#define A_MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_1 0x35fc
#define S_T6_SDOVRDEN 15
#define V_T6_SDOVRDEN(x) ((x) << S_T6_SDOVRDEN)
#define F_T6_SDOVRDEN V_T6_SDOVRDEN(1U)
#define A_MAC_PORT_RX_LINKC_RECEIVER_CONFIGURATION_MODE 0x3600
#define A_MAC_PORT_RX_LINKC_RECEIVER_TEST_CONTROL 0x3604
#define A_MAC_PORT_RX_LINKC_PHASE_ROTATOR_CONTROL 0x3608
#define A_MAC_PORT_RX_LINKC_PHASE_ROTATOR_OFFSET_CONTROL 0x360c
#define S_T6_TMSCAL 8
#define M_T6_TMSCAL 0x3U
#define V_T6_TMSCAL(x) ((x) << S_T6_TMSCAL)
#define G_T6_TMSCAL(x) (((x) >> S_T6_TMSCAL) & M_T6_TMSCAL)
#define S_T6_APADJ 7
#define V_T6_APADJ(x) ((x) << S_T6_APADJ)
#define F_T6_APADJ V_T6_APADJ(1U)
#define S_T6_RSEL 6
#define V_T6_RSEL(x) ((x) << S_T6_RSEL)
#define F_T6_RSEL V_T6_RSEL(1U)
#define S_T6_PHOFFS 0
#define M_T6_PHOFFS 0x3fU
#define V_T6_PHOFFS(x) ((x) << S_T6_PHOFFS)
#define G_T6_PHOFFS(x) (((x) >> S_T6_PHOFFS) & M_T6_PHOFFS)
#define A_MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_1 0x3610
#define A_MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_2 0x3614
#define A_MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1 0x3618
#define A_MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2 0x361c
#define A_MAC_PORT_RX_LINKC_DFE_CONTROL 0x3620
#define S_T6_SPIFMT 8
#define M_T6_SPIFMT 0xfU
#define V_T6_SPIFMT(x) ((x) << S_T6_SPIFMT)
#define G_T6_SPIFMT(x) (((x) >> S_T6_SPIFMT) & M_T6_SPIFMT)
#define A_MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_1 0x3624
#define A_MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_2 0x3628
#define A_MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_1 0x362c
#define S_T6_WRAPSEL 15
#define V_T6_WRAPSEL(x) ((x) << S_T6_WRAPSEL)
#define F_T6_WRAPSEL V_T6_WRAPSEL(1U)
#define S_T6_PEAK 9
#define M_T6_PEAK 0x1fU
#define V_T6_PEAK(x) ((x) << S_T6_PEAK)
#define G_T6_PEAK(x) (((x) >> S_T6_PEAK) & M_T6_PEAK)
#define A_MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_2 0x3630
#define S_T6_T5VGAIN 0
#define M_T6_T5VGAIN 0x7fU
#define V_T6_T5VGAIN(x) ((x) << S_T6_T5VGAIN)
#define G_T6_T5VGAIN(x) (((x) >> S_T6_T5VGAIN) & M_T6_T5VGAIN)
#define A_MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_3 0x3634
#define A_MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_1 0x3638
#define A_MAC_PORT_RX_LINKC_RECEIVER_POWER_MANAGEMENT_CONTROL 0x3638
#define A_MAC_PORT_RX_LINKC_RECEIVER_IQAMP_CONTROL_1 0x363c
#define A_MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_3 0x3640
#define A_MAC_PORT_RX_LINKC_RECEIVER_IQAMP_CONTROL_2 0x3640
#define A_MAC_PORT_RX_LINKC_RECEIVER_DACAP_AND_DACAN_SELECTION 0x3644
#define A_MAC_PORT_RX_LINKC_RECEIVER_DACAP_AND_DACAN 0x3648
#define A_MAC_PORT_RX_LINKC_RECEIVER_DACA_MIN_AND_DACAZ 0x364c
#define A_MAC_PORT_RX_LINKC_RECEIVER_DACA_MIN 0x364c
#define A_MAC_PORT_RX_LINKC_RECEIVER_ADAC_CONTROL 0x3650
#define A_MAC_PORT_RX_LINKC_RECEIVER_AC_COUPLING_CONTROL 0x3654
#define A_MAC_PORT_RX_LINKC_RECEIVER_AC_COUPLING_VALUE 0x3658
#define A_MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD2_EVN2 0x365c
#define A_MAC_PORT_RX_LINKC_DFE_H1H2H3_LOCAL_OFFSET 0x365c
#define A_MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD3_EVN3 0x3660
#define A_MAC_PORT_RX_LINKC_DFE_H1H2H3_LOCAL_OFFSET_VALUE 0x3660
#define A_MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD4_EVN4 0x3664
#define A_MAC_PORT_RX_LINKC_PEAKED_INTEGRATOR 0x3664
#define A_MAC_PORT_RX_LINKC_CDR_ANALOG_SWITCH 0x3668
#define A_MAC_PORT_RX_LINKC_PEAKING_AMPLIFIER_INTIALIZATION_CONTROL 0x366c
#define A_MAC_PORT_RX_LINKC_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC 0x3670
#define A_MAC_PORT_RX_LINKC_DYNAMIC_DATA_CENTERING_DDC 0x3674
#define S_T6_ODEC 0
#define M_T6_ODEC 0xfU
#define V_T6_ODEC(x) ((x) << S_T6_ODEC)
#define G_T6_ODEC(x) (((x) >> S_T6_ODEC) & M_T6_ODEC)
#define A_MAC_PORT_RX_LINKC_RECEIVER_INTERNAL_STATUS 0x3678
#define S_RX_LINKC_ACCCMP_RIS 11
#define V_RX_LINKC_ACCCMP_RIS(x) ((x) << S_RX_LINKC_ACCCMP_RIS)
#define F_RX_LINKC_ACCCMP_RIS V_RX_LINKC_ACCCMP_RIS(1U)
#define A_MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_1 0x367c
#define A_MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_2 0x3680
#define A_MAC_PORT_RX_LINKC_DFE_OFFSET_EVN1_EVN2 0x3684
#define A_MAC_PORT_RX_LINKC_DFE_OFFSET_CHANNEL 0x3684
#define A_MAC_PORT_RX_LINKC_DFE_OFFSET_ODD1_ODD2 0x3688
#define A_MAC_PORT_RX_LINKC_DFE_OFFSET_VALUE 0x3688
#define A_MAC_PORT_RX_LINKC_DFE_OFFSET_EVN3_EVN4 0x368c
#define A_MAC_PORT_RX_LINKC_H_COEFFICIENBT_BIST 0x368c
#define A_MAC_PORT_RX_LINKC_DFE_OFFSET_ODD3_ODD4 0x3690
#define A_MAC_PORT_RX_LINKC_AC_CAPACITOR_BIST 0x3690
#define S_RX_LINKC_ACCCMP_BIST 13
#define V_RX_LINKC_ACCCMP_BIST(x) ((x) << S_RX_LINKC_ACCCMP_BIST)
#define F_RX_LINKC_ACCCMP_BIST V_RX_LINKC_ACCCMP_BIST(1U)
#define A_MAC_PORT_RX_LINKC_DFE_E0_AND_E1_OFFSET 0x3694
#define A_MAC_PORT_RX_LINKC_RECEIVER_LOFF_CONTROL 0x3698
#define A_MAC_PORT_RX_LINKC_RECEIVER_LOFF_CONTROL_REGISTER 0x3698
#define A_MAC_PORT_RX_LINKC_RECEIVER_SIGDET_CONTROL 0x369c
#define A_MAC_PORT_RX_LINKC_RECEIVER_ANALOG_CONTROL_SWITCH 0x36a0
#define A_MAC_PORT_RX_LINKC_INTEGRATOR_DAC_OFFSET 0x36a4
#define A_MAC_PORT_RX_LINKC_DIGITAL_EYE_CONTROL 0x36a8
#define A_MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS 0x36ac
#define S_T6_EMMD 3
#define M_T6_EMMD 0x3U
#define V_T6_EMMD(x) ((x) << S_T6_EMMD)
#define G_T6_EMMD(x) (((x) >> S_T6_EMMD) & M_T6_EMMD)
#define S_T6_EMBRDY 2
#define V_T6_EMBRDY(x) ((x) << S_T6_EMBRDY)
#define F_T6_EMBRDY V_T6_EMBRDY(1U)
#define S_T6_EMBUMP 1
#define V_T6_EMBUMP(x) ((x) << S_T6_EMBUMP)
#define F_T6_EMBUMP V_T6_EMBUMP(1U)
#define A_MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_ERROR_COUNT 0x36b0
#define A_MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PDF_EYE_COUNT 0x36b4
#define A_MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PATTERN_LENGTH 0x36b8
#define A_MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_3 0x36bc
#define A_MAC_PORT_RX_LINKC_DFE_TAP_ENABLE 0x36c0
#define A_MAC_PORT_RX_LINKC_DFE_TAP_CONTROL 0x36c0
#define S_RX_LINKC_INDEX_DFE_TC 0
#define M_RX_LINKC_INDEX_DFE_TC 0xfU
#define V_RX_LINKC_INDEX_DFE_TC(x) ((x) << S_RX_LINKC_INDEX_DFE_TC)
#define G_RX_LINKC_INDEX_DFE_TC(x) (((x) >> S_RX_LINKC_INDEX_DFE_TC) & M_RX_LINKC_INDEX_DFE_TC)
#define A_MAC_PORT_RX_LINKC_DFE_H1 0x36c4
#define A_MAC_PORT_RX_LINKC_DFE_TAP 0x36c4
#define S_RX_LINKC_INDEX_DFE_TAP 0
#define M_RX_LINKC_INDEX_DFE_TAP 0xfU
#define V_RX_LINKC_INDEX_DFE_TAP(x) ((x) << S_RX_LINKC_INDEX_DFE_TAP)
#define G_RX_LINKC_INDEX_DFE_TAP(x) (((x) >> S_RX_LINKC_INDEX_DFE_TAP) & M_RX_LINKC_INDEX_DFE_TAP)
#define A_MAC_PORT_RX_LINKC_DFE_H2 0x36c8
#define A_MAC_PORT_RX_LINKC_DFE_H3 0x36cc
#define A_MAC_PORT_RX_LINKC_DFE_H4 0x36d0
#define A_MAC_PORT_RX_LINKC_DFE_H5 0x36d4
#define A_MAC_PORT_RX_LINKC_DFE_H6_AND_H7 0x36d8
#define A_MAC_PORT_RX_LINKC_DFE_H8_AND_H9 0x36dc
#define A_MAC_PORT_RX_LINKC_DFE_H10_AND_H11 0x36e0
#define A_MAC_PORT_RX_LINKC_DFE_H12 0x36e4
#define A_MAC_PORT_RX_LINKC_RECEIVER_INTERNAL_STATUS_2 0x36e4
#define A_MAC_PORT_RX_LINKC_AC_COUPLING_CURRENT_SOURCE_ADJUST 0x36e8
#define A_MAC_PORT_RX_LINKC_RECEIVER_DCD_CONTROL 0x36ec
#define A_MAC_PORT_RX_LINKC_RECEIVER_DCC_CONTROL 0x36f0
#define S_RX_LINKC_DCCSTEP_RXCTL 10
#define M_RX_LINKC_DCCSTEP_RXCTL 0x3U
#define V_RX_LINKC_DCCSTEP_RXCTL(x) ((x) << S_RX_LINKC_DCCSTEP_RXCTL)
#define G_RX_LINKC_DCCSTEP_RXCTL(x) (((x) >> S_RX_LINKC_DCCSTEP_RXCTL) & M_RX_LINKC_DCCSTEP_RXCTL)
#define S_RX_LINKC_DCCLOCK_RXCTL 8
#define V_RX_LINKC_DCCLOCK_RXCTL(x) ((x) << S_RX_LINKC_DCCLOCK_RXCTL)
#define F_RX_LINKC_DCCLOCK_RXCTL V_RX_LINKC_DCCLOCK_RXCTL(1U)
#define A_MAC_PORT_RX_LINKC_RECEIVER_QCC_CONTROL 0x36f4
#define A_MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_2 0x36f8
#define A_MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_REGISTER_2 0x36f8
#define A_MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_1 0x36fc
#define A_MAC_PORT_RX_LINKD_RECEIVER_CONFIGURATION_MODE 0x3700
#define A_MAC_PORT_RX_LINKD_RECEIVER_TEST_CONTROL 0x3704
#define A_MAC_PORT_RX_LINKD_PHASE_ROTATOR_CONTROL 0x3708
#define A_MAC_PORT_RX_LINKD_PHASE_ROTATOR_OFFSET_CONTROL 0x370c
#define S_T6_TMSCAL 8
#define M_T6_TMSCAL 0x3U
#define V_T6_TMSCAL(x) ((x) << S_T6_TMSCAL)
#define G_T6_TMSCAL(x) (((x) >> S_T6_TMSCAL) & M_T6_TMSCAL)
#define S_T6_APADJ 7
#define V_T6_APADJ(x) ((x) << S_T6_APADJ)
#define F_T6_APADJ V_T6_APADJ(1U)
#define S_T6_RSEL 6
#define V_T6_RSEL(x) ((x) << S_T6_RSEL)
#define F_T6_RSEL V_T6_RSEL(1U)
#define S_T6_PHOFFS 0
#define M_T6_PHOFFS 0x3fU
#define V_T6_PHOFFS(x) ((x) << S_T6_PHOFFS)
#define G_T6_PHOFFS(x) (((x) >> S_T6_PHOFFS) & M_T6_PHOFFS)
#define A_MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_1 0x3710
#define A_MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_2 0x3714
#define A_MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1 0x3718
#define A_MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2 0x371c
#define A_MAC_PORT_RX_LINKD_DFE_CONTROL 0x3720
#define S_T6_SPIFMT 8
#define M_T6_SPIFMT 0xfU
#define V_T6_SPIFMT(x) ((x) << S_T6_SPIFMT)
#define G_T6_SPIFMT(x) (((x) >> S_T6_SPIFMT) & M_T6_SPIFMT)
#define A_MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_1 0x3724
#define A_MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_2 0x3728
#define A_MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_1 0x372c
#define S_T6_WRAPSEL 15
#define V_T6_WRAPSEL(x) ((x) << S_T6_WRAPSEL)
#define F_T6_WRAPSEL V_T6_WRAPSEL(1U)
#define S_T6_PEAK 9
#define M_T6_PEAK 0x1fU
#define V_T6_PEAK(x) ((x) << S_T6_PEAK)
#define G_T6_PEAK(x) (((x) >> S_T6_PEAK) & M_T6_PEAK)
#define A_MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_2 0x3730
#define S_T6_T5VGAIN 0
#define M_T6_T5VGAIN 0x7fU
#define V_T6_T5VGAIN(x) ((x) << S_T6_T5VGAIN)
#define G_T6_T5VGAIN(x) (((x) >> S_T6_T5VGAIN) & M_T6_T5VGAIN)
#define A_MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_3 0x3734
#define A_MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_1 0x3738
#define A_MAC_PORT_RX_LINKD_RECEIVER_POWER_MANAGEMENT_CONTROL 0x3738
#define A_MAC_PORT_RX_LINKD_RECEIVER_IQAMP_CONTROL_1 0x373c
#define A_MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_3 0x3740
#define A_MAC_PORT_RX_LINKD_RECEIVER_IQAMP_CONTROL_2 0x3740
#define A_MAC_PORT_RX_LINKD_RECEIVER_DACAP_AND_DACAN_SELECTION 0x3744
#define A_MAC_PORT_RX_LINKD_RECEIVER_DACAP_AND_DACAN 0x3748
#define A_MAC_PORT_RX_LINKD_RECEIVER_DACA_MIN_AND_DACAZ 0x374c
#define A_MAC_PORT_RX_LINKD_RECEIVER_DACA_MIN 0x374c
#define A_MAC_PORT_RX_LINKD_RECEIVER_ADAC_CONTROL 0x3750
#define A_MAC_PORT_RX_LINKD_RECEIVER_AC_COUPLING_CONTROL 0x3754
#define A_MAC_PORT_RX_LINKD_RECEIVER_AC_COUPLING_VALUE 0x3758
#define A_MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD2_EVN2 0x375c
#define A_MAC_PORT_RX_LINKD_DFE_H1H2H3_LOCAL_OFFSET 0x375c
#define A_MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD3_EVN3 0x3760
#define A_MAC_PORT_RX_LINKD_DFE_H1H2H3_LOCAL_OFFSET_VALUE 0x3760
#define A_MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD4_EVN4 0x3764
#define A_MAC_PORT_RX_LINKD_PEAKED_INTEGRATOR 0x3764
#define A_MAC_PORT_RX_LINKD_CDR_ANALOG_SWITCH 0x3768
#define A_MAC_PORT_RX_LINKD_PEAKING_AMPLIFIER_INTIALIZATION_CONTROL 0x376c
#define A_MAC_PORT_RX_LINKD_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC 0x3770
#define A_MAC_PORT_RX_LINKD_DYNAMIC_DATA_CENTERING_DDC 0x3774
#define S_T6_ODEC 0
#define M_T6_ODEC 0xfU
#define V_T6_ODEC(x) ((x) << S_T6_ODEC)
#define G_T6_ODEC(x) (((x) >> S_T6_ODEC) & M_T6_ODEC)
#define A_MAC_PORT_RX_LINKD_RECEIVER_INTERNAL_STATUS 0x3778
#define S_RX_LINKD_ACCCMP_RIS 11
#define V_RX_LINKD_ACCCMP_RIS(x) ((x) << S_RX_LINKD_ACCCMP_RIS)
#define F_RX_LINKD_ACCCMP_RIS V_RX_LINKD_ACCCMP_RIS(1U)
#define A_MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_1 0x377c
#define A_MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_2 0x3780
#define A_MAC_PORT_RX_LINKD_DFE_OFFSET_EVN1_EVN2 0x3784
#define A_MAC_PORT_RX_LINKD_DFE_OFFSET_CHANNEL 0x3784
#define A_MAC_PORT_RX_LINKD_DFE_OFFSET_ODD1_ODD2 0x3788
#define A_MAC_PORT_RX_LINKD_DFE_OFFSET_VALUE 0x3788
#define A_MAC_PORT_RX_LINKD_DFE_OFFSET_EVN3_EVN4 0x378c
#define A_MAC_PORT_RX_LINKD_H_COEFFICIENBT_BIST 0x378c
#define A_MAC_PORT_RX_LINKD_DFE_OFFSET_ODD3_ODD4 0x3790
#define A_MAC_PORT_RX_LINKD_AC_CAPACITOR_BIST 0x3790
#define S_RX_LINKD_ACCCMP_BIST 13
#define V_RX_LINKD_ACCCMP_BIST(x) ((x) << S_RX_LINKD_ACCCMP_BIST)
#define F_RX_LINKD_ACCCMP_BIST V_RX_LINKD_ACCCMP_BIST(1U)
#define A_MAC_PORT_RX_LINKD_DFE_E0_AND_E1_OFFSET 0x3794
#define A_MAC_PORT_RX_LINKD_RECEIVER_LOFF_CONTROL 0x3798
#define A_MAC_PORT_RX_LINKD_RECEIVER_LOFF_CONTROL_REGISTER 0x3798
#define A_MAC_PORT_RX_LINKD_RECEIVER_SIGDET_CONTROL 0x379c
#define A_MAC_PORT_RX_LINKD_RECEIVER_ANALOG_CONTROL_SWITCH 0x37a0
#define A_MAC_PORT_RX_LINKD_INTEGRATOR_DAC_OFFSET 0x37a4
#define A_MAC_PORT_RX_LINKD_DIGITAL_EYE_CONTROL 0x37a8
#define A_MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS 0x37ac
#define S_T6_EMMD 3
#define M_T6_EMMD 0x3U
#define V_T6_EMMD(x) ((x) << S_T6_EMMD)
#define G_T6_EMMD(x) (((x) >> S_T6_EMMD) & M_T6_EMMD)
#define S_T6_EMBRDY 2
#define V_T6_EMBRDY(x) ((x) << S_T6_EMBRDY)
#define F_T6_EMBRDY V_T6_EMBRDY(1U)
#define S_T6_EMBUMP 1
#define V_T6_EMBUMP(x) ((x) << S_T6_EMBUMP)
#define F_T6_EMBUMP V_T6_EMBUMP(1U)
#define A_MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_ERROR_COUNT 0x37b0
#define A_MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PDF_EYE_COUNT 0x37b4
#define A_MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PATTERN_LENGTH 0x37b8
#define A_MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_3 0x37bc
#define A_MAC_PORT_RX_LINKD_DFE_TAP_ENABLE 0x37c0
#define A_MAC_PORT_RX_LINKD_DFE_TAP_CONTROL 0x37c0
#define S_RX_LINKD_INDEX_DFE_TC 0
#define M_RX_LINKD_INDEX_DFE_TC 0xfU
#define V_RX_LINKD_INDEX_DFE_TC(x) ((x) << S_RX_LINKD_INDEX_DFE_TC)
#define G_RX_LINKD_INDEX_DFE_TC(x) (((x) >> S_RX_LINKD_INDEX_DFE_TC) & M_RX_LINKD_INDEX_DFE_TC)
#define A_MAC_PORT_RX_LINKD_DFE_H1 0x37c4
#define A_MAC_PORT_RX_LINKD_DFE_TAP 0x37c4
#define S_RX_LINKD_INDEX_DFE_TAP 0
#define M_RX_LINKD_INDEX_DFE_TAP 0xfU
#define V_RX_LINKD_INDEX_DFE_TAP(x) ((x) << S_RX_LINKD_INDEX_DFE_TAP)
#define G_RX_LINKD_INDEX_DFE_TAP(x) (((x) >> S_RX_LINKD_INDEX_DFE_TAP) & M_RX_LINKD_INDEX_DFE_TAP)
#define A_MAC_PORT_RX_LINKD_DFE_H2 0x37c8
#define A_MAC_PORT_RX_LINKD_DFE_H3 0x37cc
#define A_MAC_PORT_RX_LINKD_DFE_H4 0x37d0
#define A_MAC_PORT_RX_LINKD_DFE_H5 0x37d4
#define A_MAC_PORT_RX_LINKD_DFE_H6_AND_H7 0x37d8
#define A_MAC_PORT_RX_LINKD_DFE_H8_AND_H9 0x37dc
#define A_MAC_PORT_RX_LINKD_DFE_H10_AND_H11 0x37e0
#define A_MAC_PORT_RX_LINKD_DFE_H12 0x37e4
#define A_MAC_PORT_RX_LINKD_RECEIVER_INTERNAL_STATUS_2 0x37e4
#define A_MAC_PORT_RX_LINKD_AC_COUPLING_CURRENT_SOURCE_ADJUST 0x37e8
#define A_MAC_PORT_RX_LINKD_RECEIVER_DCD_CONTROL 0x37ec
#define A_MAC_PORT_RX_LINKD_RECEIVER_DCC_CONTROL 0x37f0
#define S_RX_LINKD_DCCSTEP_RXCTL 10
#define M_RX_LINKD_DCCSTEP_RXCTL 0x3U
#define V_RX_LINKD_DCCSTEP_RXCTL(x) ((x) << S_RX_LINKD_DCCSTEP_RXCTL)
#define G_RX_LINKD_DCCSTEP_RXCTL(x) (((x) >> S_RX_LINKD_DCCSTEP_RXCTL) & M_RX_LINKD_DCCSTEP_RXCTL)
#define S_RX_LINKD_DCCLOCK_RXCTL 8
#define V_RX_LINKD_DCCLOCK_RXCTL(x) ((x) << S_RX_LINKD_DCCLOCK_RXCTL)
#define F_RX_LINKD_DCCLOCK_RXCTL V_RX_LINKD_DCCLOCK_RXCTL(1U)
#define A_MAC_PORT_RX_LINKD_RECEIVER_QCC_CONTROL 0x37f4
#define A_MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_2 0x37f8
#define A_MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_REGISTER_2 0x37f8
#define A_MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_1 0x37fc
#define A_MAC_PORT_ANALOG_TEST_MUX 0x3814
#define A_MAC_PORT_BANDGAP_CONTROL 0x382c
#define S_T5BGCTL 0
#define M_T5BGCTL 0xfU
#define V_T5BGCTL(x) ((x) << S_T5BGCTL)
#define G_T5BGCTL(x) (((x) >> S_T5BGCTL) & M_T5BGCTL)
#define A_MAC_PORT_PLLREFSEL_CONTROL 0x3854
#define S_REFSEL 0
#define M_REFSEL 0x7U
#define V_REFSEL(x) ((x) << S_REFSEL)
#define G_REFSEL(x) (((x) >> S_REFSEL) & M_REFSEL)
#define A_MAC_PORT_REFISINK_CONTROL 0x3858
#define S_REFISINK 0
#define M_REFISINK 0x3fU
#define V_REFISINK(x) ((x) << S_REFISINK)
#define G_REFISINK(x) (((x) >> S_REFISINK) & M_REFISINK)
#define A_MAC_PORT_REFISRC_CONTROL 0x385c
#define S_REFISRC 0
#define M_REFISRC 0x3fU
#define V_REFISRC(x) ((x) << S_REFISRC)
#define G_REFISRC(x) (((x) >> S_REFISRC) & M_REFISRC)
#define A_MAC_PORT_REFVREG_CONTROL 0x3860
#define S_REFVREG 0
#define M_REFVREG 0x3fU
#define V_REFVREG(x) ((x) << S_REFVREG)
#define G_REFVREG(x) (((x) >> S_REFVREG) & M_REFVREG)
#define A_MAC_PORT_VBGENDOC_CONTROL 0x3864
#define S_BGCLKSEL 2
#define V_BGCLKSEL(x) ((x) << S_BGCLKSEL)
#define F_BGCLKSEL V_BGCLKSEL(1U)
#define S_VBGENDOC 0
#define M_VBGENDOC 0x3U
#define V_VBGENDOC(x) ((x) << S_VBGENDOC)
#define G_VBGENDOC(x) (((x) >> S_VBGENDOC) & M_VBGENDOC)
#define A_MAC_PORT_VREFTUNE_CONTROL 0x3868
#define S_VREFTUNE 0
#define M_VREFTUNE 0xfU
#define V_VREFTUNE(x) ((x) << S_VREFTUNE)
#define G_VREFTUNE(x) (((x) >> S_VREFTUNE) & M_VREFTUNE)
#define A_MAC_PORT_RESISTOR_CALIBRATION_CONTROL 0x3880
#define S_RCCTL1 5
#define V_RCCTL1(x) ((x) << S_RCCTL1)
#define F_RCCTL1 V_RCCTL1(1U)
#define S_RCCTL0 4
#define V_RCCTL0(x) ((x) << S_RCCTL0)
#define F_RCCTL0 V_RCCTL0(1U)
#define S_RCAMP1 3
#define V_RCAMP1(x) ((x) << S_RCAMP1)
#define F_RCAMP1 V_RCAMP1(1U)
#define S_RCAMP0 2
#define V_RCAMP0(x) ((x) << S_RCAMP0)
#define F_RCAMP0 V_RCAMP0(1U)
#define S_RCAMPEN 1
#define V_RCAMPEN(x) ((x) << S_RCAMPEN)
#define F_RCAMPEN V_RCAMPEN(1U)
#define S_RCRST 0
#define V_RCRST(x) ((x) << S_RCRST)
#define F_RCRST V_RCRST(1U)
#define A_MAC_PORT_IMPEDENCE_CALIBRATION_CONTROL 0x3880
#define S_FRCCAL_COMP 6
#define V_FRCCAL_COMP(x) ((x) << S_FRCCAL_COMP)
#define F_FRCCAL_COMP V_FRCCAL_COMP(1U)
#define S_IC_FRCERR 5
#define V_IC_FRCERR(x) ((x) << S_IC_FRCERR)
#define F_IC_FRCERR V_IC_FRCERR(1U)
#define S_CAL_BISTENAB 4
#define V_CAL_BISTENAB(x) ((x) << S_CAL_BISTENAB)
#define F_CAL_BISTENAB V_CAL_BISTENAB(1U)
#define S_RCAL_RESET 0
#define V_RCAL_RESET(x) ((x) << S_RCAL_RESET)
#define F_RCAL_RESET V_RCAL_RESET(1U)
#define A_MAC_PORT_RESISTOR_CALIBRATION_STATUS_1 0x3884
#define S_RCERR 1
#define V_RCERR(x) ((x) << S_RCERR)
#define F_RCERR V_RCERR(1U)
#define S_RCCOMP 0
#define V_RCCOMP(x) ((x) << S_RCCOMP)
#define F_RCCOMP V_RCCOMP(1U)
#define A_MAC_PORT_IMPEDENCE_CALIBRATION_STATUS_1 0x3884
#define S_RCALBENAB 3
#define V_RCALBENAB(x) ((x) << S_RCALBENAB)
#define F_RCALBENAB V_RCALBENAB(1U)
#define S_RCALBUSY 2
#define V_RCALBUSY(x) ((x) << S_RCALBUSY)
#define F_RCALBUSY V_RCALBUSY(1U)
#define S_RCALERR 1
#define V_RCALERR(x) ((x) << S_RCALERR)
#define F_RCALERR V_RCALERR(1U)
#define S_RCALCOMP 0
#define V_RCALCOMP(x) ((x) << S_RCALCOMP)
#define F_RCALCOMP V_RCALCOMP(1U)
#define A_MAC_PORT_RESISTOR_CALIBRATION_STATUS_2 0x3888
#define S_RESREG2 0
#define M_RESREG2 0xffU
#define V_RESREG2(x) ((x) << S_RESREG2)
#define G_RESREG2(x) (((x) >> S_RESREG2) & M_RESREG2)
#define A_MAC_PORT_IMPEDENCE_CALIBRATION_STATUS_2 0x3888
#define S_T6_RESREG2 0
#define M_T6_RESREG2 0x3fU
#define V_T6_RESREG2(x) ((x) << S_T6_RESREG2)
#define G_T6_RESREG2(x) (((x) >> S_T6_RESREG2) & M_T6_RESREG2)
#define A_MAC_PORT_RESISTOR_CALIBRATION_STATUS_3 0x388c
#define S_RESREG3 0
#define M_RESREG3 0xffU
#define V_RESREG3(x) ((x) << S_RESREG3)
#define G_RESREG3(x) (((x) >> S_RESREG3) & M_RESREG3)
#define A_MAC_PORT_IMPEDENCE_CALIBRATION_STATUS_3 0x388c
#define S_T6_RESREG3 0
#define M_T6_RESREG3 0x3fU
#define V_T6_RESREG3(x) ((x) << S_T6_RESREG3)
#define G_T6_RESREG3(x) (((x) >> S_T6_RESREG3) & M_T6_RESREG3)
#define A_MAC_PORT_INEQUALITY_CONTROL_AND_RESULT 0x38c0
#define S_ISGT 7
#define V_ISGT(x) ((x) << S_ISGT)
#define F_ISGT V_ISGT(1U)
#define S_ISLT 6
#define V_ISLT(x) ((x) << S_ISLT)
#define F_ISLT V_ISLT(1U)
#define S_ISEQ 5
#define V_ISEQ(x) ((x) << S_ISEQ)
#define F_ISEQ V_ISEQ(1U)
#define S_ISVAL 3
#define M_ISVAL 0x3U
#define V_ISVAL(x) ((x) << S_ISVAL)
#define G_ISVAL(x) (((x) >> S_ISVAL) & M_ISVAL)
#define S_GTORLT 1
#define M_GTORLT 0x3U
#define V_GTORLT(x) ((x) << S_GTORLT)
#define G_GTORLT(x) (((x) >> S_GTORLT) & M_GTORLT)
#define S_INEQ 0
#define V_INEQ(x) ((x) << S_INEQ)
#define F_INEQ V_INEQ(1U)
#define A_MAC_PORT_INEQUALITY_LOW_LIMIT 0x38c4
#define S_LLIM 0
#define M_LLIM 0xffffU
#define V_LLIM(x) ((x) << S_LLIM)
#define G_LLIM(x) (((x) >> S_LLIM) & M_LLIM)
#define A_MAC_PORT_INEQUALITY_LOW_LIMIT_MASK 0x38c8
#define S_LMSK 0
#define M_LMSK 0xffffU
#define V_LMSK(x) ((x) << S_LMSK)
#define G_LMSK(x) (((x) >> S_LMSK) & M_LMSK)
#define A_MAC_PORT_INEQUALITY_HIGH_LIMIT 0x38cc
#define S_HLIM 0
#define M_HLIM 0xffffU
#define V_HLIM(x) ((x) << S_HLIM)
#define G_HLIM(x) (((x) >> S_HLIM) & M_HLIM)
#define A_MAC_PORT_INEQUALITY_HIGH_LIMIT_MASK 0x38d0
#define S_HMSK 0
#define M_HMSK 0xffffU
#define V_HMSK(x) ((x) << S_HMSK)
#define G_HMSK(x) (((x) >> S_HMSK) & M_HMSK)
#define A_MAC_PORT_MACRO_TEST_CONTROL_6 0x38e8
#define S_LBIST 7
#define V_LBIST(x) ((x) << S_LBIST)
#define F_LBIST V_LBIST(1U)
#define S_LOGICTEST 6
#define V_LOGICTEST(x) ((x) << S_LOGICTEST)
#define F_LOGICTEST V_LOGICTEST(1U)
#define S_MAVDHI 5
#define V_MAVDHI(x) ((x) << S_MAVDHI)
#define F_MAVDHI V_MAVDHI(1U)
#define S_AUXEN 4
#define V_AUXEN(x) ((x) << S_AUXEN)
#define F_AUXEN V_AUXEN(1U)
#define S_JTAGMD 3
#define V_JTAGMD(x) ((x) << S_JTAGMD)
#define F_JTAGMD V_JTAGMD(1U)
#define S_RXACMODE 2
#define V_RXACMODE(x) ((x) << S_RXACMODE)
#define F_RXACMODE V_RXACMODE(1U)
#define S_HSSACJPC 1
#define V_HSSACJPC(x) ((x) << S_HSSACJPC)
#define F_HSSACJPC V_HSSACJPC(1U)
#define S_HSSACJAC 0
#define V_HSSACJAC(x) ((x) << S_HSSACJAC)
#define F_HSSACJAC V_HSSACJAC(1U)
#define A_MAC_PORT_MACRO_TEST_CONTROL_5 0x38ec
#define S_REFVALIDD 6
#define V_REFVALIDD(x) ((x) << S_REFVALIDD)
#define F_REFVALIDD V_REFVALIDD(1U)
#define S_REFVALIDC 5
#define V_REFVALIDC(x) ((x) << S_REFVALIDC)
#define F_REFVALIDC V_REFVALIDC(1U)
#define S_REFVALIDB 4
#define V_REFVALIDB(x) ((x) << S_REFVALIDB)
#define F_REFVALIDB V_REFVALIDB(1U)
#define S_REFVALIDA 3
#define V_REFVALIDA(x) ((x) << S_REFVALIDA)
#define F_REFVALIDA V_REFVALIDA(1U)
#define S_REFSELRESET 2
#define V_REFSELRESET(x) ((x) << S_REFSELRESET)
#define F_REFSELRESET V_REFSELRESET(1U)
#define S_SOFTRESET 1
#define V_SOFTRESET(x) ((x) << S_SOFTRESET)
#define F_SOFTRESET V_SOFTRESET(1U)
#define S_MACROTEST 0
#define V_MACROTEST(x) ((x) << S_MACROTEST)
#define F_MACROTEST V_MACROTEST(1U)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE 0x3900
#define S_T6_T5_TX_RXLOOP 5
#define V_T6_T5_TX_RXLOOP(x) ((x) << S_T6_T5_TX_RXLOOP)
#define F_T6_T5_TX_RXLOOP V_T6_T5_TX_RXLOOP(1U)
#define S_T6_T5_TX_BWSEL 2
#define M_T6_T5_TX_BWSEL 0x3U
#define V_T6_T5_TX_BWSEL(x) ((x) << S_T6_T5_TX_BWSEL)
#define G_T6_T5_TX_BWSEL(x) (((x) >> S_T6_T5_TX_BWSEL) & M_T6_T5_TX_BWSEL)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TEST_CONTROL 0x3904
#define S_T6_ERROR 9
#define V_T6_ERROR(x) ((x) << S_T6_ERROR)
#define F_T6_ERROR V_T6_ERROR(1U)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_COEFFICIENT_CONTROL 0x3908
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_MODE_CONTROL 0x390c
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_OVERRIDE_CONTROL 0x3910
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_ROTATOR_OVERRIDE 0x3914
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE 0x3918
#define S_T6_CALSSTN 8
#define M_T6_CALSSTN 0x3fU
#define V_T6_CALSSTN(x) ((x) << S_T6_CALSSTN)
#define G_T6_CALSSTN(x) (((x) >> S_T6_CALSSTN) & M_T6_CALSSTN)
#define S_T6_CALSSTP 0
#define M_T6_CALSSTP 0x3fU
#define V_T6_CALSSTP(x) ((x) << S_T6_CALSSTP)
#define G_T6_CALSSTP(x) (((x) >> S_T6_CALSSTP) & M_T6_CALSSTP)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_DRIFT_TOLERANCE 0x391c
#define S_T6_DRTOL 2
#define M_T6_DRTOL 0x7U
#define V_T6_DRTOL(x) ((x) << S_T6_DRTOL)
#define G_T6_DRTOL(x) (((x) >> S_T6_DRTOL) & M_T6_DRTOL)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT 0x3920
#define S_T6_NXTT0 0
#define M_T6_NXTT0 0x3fU
#define V_T6_NXTT0(x) ((x) << S_T6_NXTT0)
#define G_T6_NXTT0(x) (((x) >> S_T6_NXTT0) & M_T6_NXTT0)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT 0x3924
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT 0x3928
#define S_T6_NXTT2 0
#define M_T6_NXTT2 0x3fU
#define V_T6_NXTT2(x) ((x) << S_T6_NXTT2)
#define G_T6_NXTT2(x) (((x) >> S_T6_NXTT2) & M_T6_NXTT2)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_3_COEFFICIENT 0x392c
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AMPLITUDE 0x3930
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_POLARITY 0x3934
#define S_T6_NXTPOL 0
#define M_T6_NXTPOL 0xfU
#define V_T6_NXTPOL(x) ((x) << S_T6_NXTPOL)
#define G_T6_NXTPOL(x) (((x) >> S_T6_NXTPOL) & M_T6_NXTPOL)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND 0x3938
#define S_T6_C0UPDT 6
#define M_T6_C0UPDT 0x3U
#define V_T6_C0UPDT(x) ((x) << S_T6_C0UPDT)
#define G_T6_C0UPDT(x) (((x) >> S_T6_C0UPDT) & M_T6_C0UPDT)
#define S_T6_C2UPDT 2
#define M_T6_C2UPDT 0x3U
#define V_T6_C2UPDT(x) ((x) << S_T6_C2UPDT)
#define G_T6_C2UPDT(x) (((x) >> S_T6_C2UPDT) & M_T6_C2UPDT)
#define S_T6_C1UPDT 0
#define M_T6_C1UPDT 0x3U
#define V_T6_C1UPDT(x) ((x) << S_T6_C1UPDT)
#define G_T6_C1UPDT(x) (((x) >> S_T6_C1UPDT) & M_T6_C1UPDT)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS 0x393c
#define S_T6_C0STAT 6
#define M_T6_C0STAT 0x3U
#define V_T6_C0STAT(x) ((x) << S_T6_C0STAT)
#define G_T6_C0STAT(x) (((x) >> S_T6_C0STAT) & M_T6_C0STAT)
#define S_T6_C2STAT 2
#define M_T6_C2STAT 0x3U
#define V_T6_C2STAT(x) ((x) << S_T6_C2STAT)
#define G_T6_C2STAT(x) (((x) >> S_T6_C2STAT) & M_T6_C2STAT)
#define S_T6_C1STAT 0
#define M_T6_C1STAT 0x3U
#define V_T6_C1STAT(x) ((x) << S_T6_C1STAT)
#define G_T6_C1STAT(x) (((x) >> S_T6_C1STAT) & M_T6_C1STAT)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE 0x3940
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_TAP_0_COEFFICIENT_OVERRIDE 0x3940
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE 0x3944
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_TAP_1_COEFFICIENT_OVERRIDE 0x3944
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE 0x3948
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_TAP_2_COEFFICIENT_OVERRIDE 0x3948
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_TAP_3_COEFFICIENT_OVERRIDE 0x394c
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_APPLIED_TUNE_REGISTER 0x3950
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_ANALOG_DIAGNOSTICS_REGISTER 0x3958
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_APPLIED 0x3960
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_4X_SEGMENT_APPLIED 0x3960
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_APPLIED 0x3964
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_2X_SEGMENT_APPLIED 0x3964
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_APPLIED 0x3968
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_1X_SEGMENT_APPLIED 0x3968
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_4X_TERMINATION_APPLIED 0x396c
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_1 0x3970
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_2X1X_TERMINATION_APPLIED 0x3970
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_2 0x3974
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_SIGN_APPLIED_REGISTER 0x3974
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_DATA 0x3978
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_ADDR 0x397c
#define S_T6_XADDR 1
#define M_T6_XADDR 0x1fU
#define V_T6_XADDR(x) ((x) << S_T6_XADDR)
#define G_T6_XADDR(x) (((x) >> S_T6_XADDR) & M_T6_XADDR)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_1_0 0x3980
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_3_2 0x3984
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTE_4 0x3988
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_5_4 0x3988
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_CONTROL 0x398c
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_7_6 0x398c
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_OVERRIDE 0x3990
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_APPLIED 0x3994
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_TIME_OUT 0x3998
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AZ_CONTROL 0x399c
#define A_T6_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_CONTROL 0x39a0
#define S_T6_DCCTIMEEN 13
#define M_T6_DCCTIMEEN 0x3U
#define V_T6_DCCTIMEEN(x) ((x) << S_T6_DCCTIMEEN)
#define G_T6_DCCTIMEEN(x) (((x) >> S_T6_DCCTIMEEN) & M_T6_DCCTIMEEN)
#define S_T6_DCCLOCK 11
#define M_T6_DCCLOCK 0x3U
#define V_T6_DCCLOCK(x) ((x) << S_T6_DCCLOCK)
#define G_T6_DCCLOCK(x) (((x) >> S_T6_DCCLOCK) & M_T6_DCCLOCK)
#define S_T6_DCCOFFSET 8
#define M_T6_DCCOFFSET 0x7U
#define V_T6_DCCOFFSET(x) ((x) << S_T6_DCCOFFSET)
#define G_T6_DCCOFFSET(x) (((x) >> S_T6_DCCOFFSET) & M_T6_DCCOFFSET)
#define S_TX_LINK_BCST_DCCSTEP_CTL 6
#define M_TX_LINK_BCST_DCCSTEP_CTL 0x3U
#define V_TX_LINK_BCST_DCCSTEP_CTL(x) ((x) << S_TX_LINK_BCST_DCCSTEP_CTL)
#define G_TX_LINK_BCST_DCCSTEP_CTL(x) (((x) >> S_TX_LINK_BCST_DCCSTEP_CTL) & M_TX_LINK_BCST_DCCSTEP_CTL)
#define A_T6_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_OVERRIDE 0x39a4
#define A_T6_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_APPLIED 0x39a8
#define A_T6_MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_TIME_OUT 0x39ac
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_SIGN_OVERRIDE 0x39c0
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_4X_OVERRIDE 0x39c8
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_2X_OVERRIDE 0x39cc
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_1X_OVERRIDE 0x39d0
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_SEGMENT_4X_TERMINATION_OVERRIDE 0x39d8
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_SEGMENT_2X_TERMINATION_OVERRIDE 0x39dc
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_SEGMENT_1X_TERMINATION_OVERRIDE 0x39e0
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_5 0x39ec
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_4 0x39f0
#define S_T6_SDOVRD 0
#define M_T6_SDOVRD 0xffffU
#define V_T6_SDOVRD(x) ((x) << S_T6_SDOVRD)
#define G_T6_SDOVRD(x) (((x) >> S_T6_SDOVRD) & M_T6_SDOVRD)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_3 0x39f4
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_2 0x39f8
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_1 0x39fc
#define S_T6_SDOVRDEN 15
#define V_T6_SDOVRDEN(x) ((x) << S_T6_SDOVRDEN)
#define F_T6_SDOVRDEN V_T6_SDOVRDEN(1U)
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_CONFIGURATION_MODE 0x3a00
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_TEST_CONTROL 0x3a04
#define A_MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_CONTROL 0x3a08
#define A_MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_OFFSET_CONTROL 0x3a0c
#define S_T6_TMSCAL 8
#define M_T6_TMSCAL 0x3U
#define V_T6_TMSCAL(x) ((x) << S_T6_TMSCAL)
#define G_T6_TMSCAL(x) (((x) >> S_T6_TMSCAL) & M_T6_TMSCAL)
#define S_T6_APADJ 7
#define V_T6_APADJ(x) ((x) << S_T6_APADJ)
#define F_T6_APADJ V_T6_APADJ(1U)
#define S_T6_RSEL 6
#define V_T6_RSEL(x) ((x) << S_T6_RSEL)
#define F_T6_RSEL V_T6_RSEL(1U)
#define S_T6_PHOFFS 0
#define M_T6_PHOFFS 0x3fU
#define V_T6_PHOFFS(x) ((x) << S_T6_PHOFFS)
#define G_T6_PHOFFS(x) (((x) >> S_T6_PHOFFS) & M_T6_PHOFFS)
#define A_MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_1 0x3a10
#define A_MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_2 0x3a14
#define A_MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1 0x3a18
#define A_MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2 0x3a1c
#define A_MAC_PORT_RX_LINK_BCST_DFE_CONTROL 0x3a20
#define S_T6_SPIFMT 8
#define M_T6_SPIFMT 0xfU
#define V_T6_SPIFMT(x) ((x) << S_T6_SPIFMT)
#define G_T6_SPIFMT(x) (((x) >> S_T6_SPIFMT) & M_T6_SPIFMT)
#define A_MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_1 0x3a24
#define A_MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_2 0x3a28
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_1 0x3a2c
#define S_T6_WRAPSEL 15
#define V_T6_WRAPSEL(x) ((x) << S_T6_WRAPSEL)
#define F_T6_WRAPSEL V_T6_WRAPSEL(1U)
#define S_T6_PEAK 9
#define M_T6_PEAK 0x1fU
#define V_T6_PEAK(x) ((x) << S_T6_PEAK)
#define G_T6_PEAK(x) (((x) >> S_T6_PEAK) & M_T6_PEAK)
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_2 0x3a30
#define S_T6_T5VGAIN 0
#define M_T6_T5VGAIN 0x7fU
#define V_T6_T5VGAIN(x) ((x) << S_T6_T5VGAIN)
#define G_T6_T5VGAIN(x) (((x) >> S_T6_T5VGAIN) & M_T6_T5VGAIN)
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_3 0x3a34
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_1 0x3a38
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_POWER_MANAGEMENT_CONTROL 0x3a38
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_IQAMP_CONTROL_1 0x3a3c
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_3 0x3a40
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_IQAMP_CONTROL_2 0x3a40
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_DACAP_AND_DACAN_SELECTION 0x3a44
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_DACAP_AND_DACAN 0x3a48
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_DACA_MIN_AND_DACAZ 0x3a4c
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_DACA_MIN 0x3a4c
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_ADAC_CONTROL 0x3a50
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_AC_COUPLING_CONTROL 0x3a54
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_AC_COUPLING_VALUE 0x3a58
#define A_MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD2_EVN2 0x3a5c
#define A_MAC_PORT_RX_LINK_BCST_DFE_H1H2H3_LOCAL_OFFSET 0x3a5c
#define A_MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD3_EVN3 0x3a60
#define A_MAC_PORT_RX_LINK_BCST_DFE_H1H2H3_LOCAL_OFFSET_VALUE 0x3a60
#define A_MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD4_EVN4 0x3a64
#define A_MAC_PORT_RX_LINK_BCST_PEAKED_INTEGRATOR 0x3a64
#define A_MAC_PORT_RX_LINK_BCST_CDR_ANALOG_SWITCH 0x3a68
#define A_MAC_PORT_RX_LINK_BCST_PEAKING_AMPLIFIER_INTIALIZATION_CONTROL 0x3a6c
#define A_MAC_PORT_RX_LINK_BCST_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC 0x3a70
#define A_MAC_PORT_RX_LINK_BCST_DYNAMIC_DATA_CENTERING_DDC 0x3a74
#define S_T6_ODEC 0
#define M_T6_ODEC 0xfU
#define V_T6_ODEC(x) ((x) << S_T6_ODEC)
#define G_T6_ODEC(x) (((x) >> S_T6_ODEC) & M_T6_ODEC)
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_INTERNAL_STATUS 0x3a78
#define S_RX_LINK_BCST_ACCCMP_RIS 11
#define V_RX_LINK_BCST_ACCCMP_RIS(x) ((x) << S_RX_LINK_BCST_ACCCMP_RIS)
#define F_RX_LINK_BCST_ACCCMP_RIS V_RX_LINK_BCST_ACCCMP_RIS(1U)
#define A_MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_1 0x3a7c
#define A_MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_2 0x3a80
#define A_MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN1_EVN2 0x3a84
#define A_MAC_PORT_RX_LINK_BCST_DFE_OFFSET_CHANNEL 0x3a84
#define A_MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD1_ODD2 0x3a88
#define A_MAC_PORT_RX_LINK_BCST_DFE_OFFSET_VALUE 0x3a88
#define A_MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN3_EVN4 0x3a8c
#define A_MAC_PORT_RX_LINK_BCST_H_COEFFICIENBT_BIST 0x3a8c
#define A_MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD3_ODD4 0x3a90
#define A_MAC_PORT_RX_LINK_BCST_AC_CAPACITOR_BIST 0x3a90
#define S_RX_LINK_BCST_ACCCMP_BIST 13
#define V_RX_LINK_BCST_ACCCMP_BIST(x) ((x) << S_RX_LINK_BCST_ACCCMP_BIST)
#define F_RX_LINK_BCST_ACCCMP_BIST V_RX_LINK_BCST_ACCCMP_BIST(1U)
#define A_MAC_PORT_RX_LINK_BCST_DFE_E0_AND_E1_OFFSET 0x3a94
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_LOFF_CONTROL 0x3a98
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_LOFF_CONTROL_REGISTER 0x3a98
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_SIGDET_CONTROL 0x3a9c
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_ANALOG_CONTROL_SWITCH 0x3aa0
#define A_MAC_PORT_RX_LINK_BCST_INTEGRATOR_DAC_OFFSET 0x3aa4
#define A_MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_CONTROL 0x3aa8
#define A_MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS 0x3aac
#define S_T6_EMMD 3
#define M_T6_EMMD 0x3U
#define V_T6_EMMD(x) ((x) << S_T6_EMMD)
#define G_T6_EMMD(x) (((x) >> S_T6_EMMD) & M_T6_EMMD)
#define S_T6_EMBRDY 2
#define V_T6_EMBRDY(x) ((x) << S_T6_EMBRDY)
#define F_T6_EMBRDY V_T6_EMBRDY(1U)
#define S_T6_EMBUMP 1
#define V_T6_EMBUMP(x) ((x) << S_T6_EMBUMP)
#define F_T6_EMBUMP V_T6_EMBUMP(1U)
#define A_MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_ERROR_COUNT 0x3ab0
#define A_MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PDF_EYE_COUNT 0x3ab4
#define A_MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PATTERN_LENGTH 0x3ab8
#define A_MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_3 0x3abc
#define A_MAC_PORT_RX_LINK_BCST_DFE_TAP_ENABLE 0x3ac0
#define A_MAC_PORT_RX_LINK_BCST_DFE_TAP_CONTROL 0x3ac0
#define S_RX_LINK_BCST_INDEX_DFE_TC 0
#define M_RX_LINK_BCST_INDEX_DFE_TC 0xfU
#define V_RX_LINK_BCST_INDEX_DFE_TC(x) ((x) << S_RX_LINK_BCST_INDEX_DFE_TC)
#define G_RX_LINK_BCST_INDEX_DFE_TC(x) (((x) >> S_RX_LINK_BCST_INDEX_DFE_TC) & M_RX_LINK_BCST_INDEX_DFE_TC)
#define A_MAC_PORT_RX_LINK_BCST_DFE_H1 0x3ac4
#define A_MAC_PORT_RX_LINK_BCST_DFE_TAP 0x3ac4
#define S_RX_LINK_BCST_INDEX_DFE_TAP 0
#define M_RX_LINK_BCST_INDEX_DFE_TAP 0xfU
#define V_RX_LINK_BCST_INDEX_DFE_TAP(x) ((x) << S_RX_LINK_BCST_INDEX_DFE_TAP)
#define G_RX_LINK_BCST_INDEX_DFE_TAP(x) (((x) >> S_RX_LINK_BCST_INDEX_DFE_TAP) & M_RX_LINK_BCST_INDEX_DFE_TAP)
#define A_MAC_PORT_RX_LINK_BCST_DFE_H2 0x3ac8
#define A_MAC_PORT_RX_LINK_BCST_DFE_H3 0x3acc
#define A_MAC_PORT_RX_LINK_BCST_DFE_H4 0x3ad0
#define A_MAC_PORT_RX_LINK_BCST_DFE_H5 0x3ad4
#define A_MAC_PORT_RX_LINK_BCST_DFE_H6_AND_H7 0x3ad8
#define A_MAC_PORT_RX_LINK_BCST_DFE_H8_AND_H9 0x3adc
#define A_MAC_PORT_RX_LINK_BCST_DFE_H10_AND_H11 0x3ae0
#define A_MAC_PORT_RX_LINK_BCST_DFE_H12 0x3ae4
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_INTERNAL_STATUS_2 0x3ae4
#define A_MAC_PORT_RX_LINK_BCST_AC_COUPLING_CURRENT_SOURCE_ADJUST 0x3ae8
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_DCD_CONTROL 0x3aec
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_DCC_CONTROL 0x3af0
#define S_RX_LINK_BCST_DCCSTEP_RXCTL 10
#define M_RX_LINK_BCST_DCCSTEP_RXCTL 0x3U
#define V_RX_LINK_BCST_DCCSTEP_RXCTL(x) ((x) << S_RX_LINK_BCST_DCCSTEP_RXCTL)
#define G_RX_LINK_BCST_DCCSTEP_RXCTL(x) (((x) >> S_RX_LINK_BCST_DCCSTEP_RXCTL) & M_RX_LINK_BCST_DCCSTEP_RXCTL)
#define S_RX_LINK_BCST_DCCLOCK_RXCTL 8
#define V_RX_LINK_BCST_DCCLOCK_RXCTL(x) ((x) << S_RX_LINK_BCST_DCCLOCK_RXCTL)
#define F_RX_LINK_BCST_DCCLOCK_RXCTL V_RX_LINK_BCST_DCCLOCK_RXCTL(1U)
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_QCC_CONTROL 0x3af4
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_2 0x3af8
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_REGISTER_2 0x3af8
#define A_MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_1 0x3afc
#define A_MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_0 0x3b00
#define A_MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_1 0x3b04
#define A_MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_2 0x3b08
#define A_MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_3 0x3b0c
#define A_MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_4 0x3b10
#define A_MAC_PORT_PLLA_POWER_CONTROL 0x3b24
#define S_SPWRENA 1
#define V_SPWRENA(x) ((x) << S_SPWRENA)
#define F_SPWRENA V_SPWRENA(1U)
#define S_NPWRENA 0
#define V_NPWRENA(x) ((x) << S_NPWRENA)
#define F_NPWRENA V_NPWRENA(1U)
#define A_MAC_PORT_PLLA_CHARGE_PUMP_CONTROL 0x3b28
#define S_T5CPISEL 0
#define M_T5CPISEL 0x7U
#define V_T5CPISEL(x) ((x) << S_T5CPISEL)
#define G_T5CPISEL(x) (((x) >> S_T5CPISEL) & M_T5CPISEL)
#define A_MAC_PORT_PLLA_PLL_MICELLANEOUS_CONTROL 0x3b38
#define A_MAC_PORT_PLLA_PCLK_CONTROL 0x3b3c
#define S_SPEDIV 3
#define M_SPEDIV 0x1fU
#define V_SPEDIV(x) ((x) << S_SPEDIV)
#define G_SPEDIV(x) (((x) >> S_SPEDIV) & M_SPEDIV)
#define S_PCKSEL 0
#define M_PCKSEL 0x7U
#define V_PCKSEL(x) ((x) << S_PCKSEL)
#define G_PCKSEL(x) (((x) >> S_PCKSEL) & M_PCKSEL)
#define A_MAC_PORT_PLLA_EYE_METRICS_INTERVAL_CONTROL 0x3b40
#define S_EMIL 2
#define V_EMIL(x) ((x) << S_EMIL)
#define F_EMIL V_EMIL(1U)
#define S_EMID 1
#define V_EMID(x) ((x) << S_EMID)
#define F_EMID V_EMID(1U)
#define S_EMIS 0
#define V_EMIS(x) ((x) << S_EMIS)
#define F_EMIS V_EMIS(1U)
#define A_MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_1 0x3b44
#define S_EMIL1 0
#define M_EMIL1 0xffU
#define V_EMIL1(x) ((x) << S_EMIL1)
#define G_EMIL1(x) (((x) >> S_EMIL1) & M_EMIL1)
#define A_MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_2 0x3b48
#define S_EMIL2 0
#define M_EMIL2 0xffU
#define V_EMIL2(x) ((x) << S_EMIL2)
#define G_EMIL2(x) (((x) >> S_EMIL2) & M_EMIL2)
#define A_MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_3 0x3b4c
#define S_EMIL3 0
#define M_EMIL3 0xffU
#define V_EMIL3(x) ((x) << S_EMIL3)
#define G_EMIL3(x) (((x) >> S_EMIL3) & M_EMIL3)
#define A_MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_4 0x3b50
#define S_EMIL4 0
#define M_EMIL4 0xffU
#define V_EMIL4(x) ((x) << S_EMIL4)
#define G_EMIL4(x) (((x) >> S_EMIL4) & M_EMIL4)
#define A_MAC_PORT_PLLA_MACRO_TEST_CONTROL_4 0x3bf0
#define S_VBST 1
#define M_VBST 0x7U
#define V_VBST(x) ((x) << S_VBST)
#define G_VBST(x) (((x) >> S_VBST) & M_VBST)
#define S_PLLDIVA 4
#define V_PLLDIVA(x) ((x) << S_PLLDIVA)
#define F_PLLDIVA V_PLLDIVA(1U)
#define S_REFDIV 0
#define M_REFDIV 0xfU
#define V_REFDIV(x) ((x) << S_REFDIV)
#define G_REFDIV(x) (((x) >> S_REFDIV) & M_REFDIV)
#define A_MAC_PORT_PLLA_MACRO_TEST_CONTROL_3 0x3bf4
#define S_RESYNC 6
#define V_RESYNC(x) ((x) << S_RESYNC)
#define F_RESYNC V_RESYNC(1U)
#define S_RXCLKSEL 5
#define V_RXCLKSEL(x) ((x) << S_RXCLKSEL)
#define F_RXCLKSEL V_RXCLKSEL(1U)
#define S_FRCBAND 4
#define V_FRCBAND(x) ((x) << S_FRCBAND)
#define F_FRCBAND V_FRCBAND(1U)
#define S_PLLBYP 3
#define V_PLLBYP(x) ((x) << S_PLLBYP)
#define F_PLLBYP V_PLLBYP(1U)
#define S_PDWNP 2
#define V_PDWNP(x) ((x) << S_PDWNP)
#define F_PDWNP V_PDWNP(1U)
#define S_VCOSEL 1
#define V_VCOSEL(x) ((x) << S_VCOSEL)
#define F_VCOSEL V_VCOSEL(1U)
#define S_DIVSEL8 0
#define V_DIVSEL8(x) ((x) << S_DIVSEL8)
#define F_DIVSEL8 V_DIVSEL8(1U)
#define A_MAC_PORT_PLLA_MACRO_TEST_CONTROL_2 0x3bf8
#define S_DIVSEL 0
#define M_DIVSEL 0xffU
#define V_DIVSEL(x) ((x) << S_DIVSEL)
#define G_DIVSEL(x) (((x) >> S_DIVSEL) & M_DIVSEL)
#define A_MAC_PORT_PLLA_MACRO_TEST_CONTROL_1 0x3bfc
#define S_CONFIG 0
#define M_CONFIG 0xffU
#define V_CONFIG(x) ((x) << S_CONFIG)
#define G_CONFIG(x) (((x) >> S_CONFIG) & M_CONFIG)
#define A_MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_0 0x3c00
#define A_MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_1 0x3c04
#define A_MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_2 0x3c08
#define A_MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_3 0x3c0c
#define A_MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_4 0x3c10
#define A_MAC_PORT_PLLB_POWER_CONTROL 0x3c24
#define A_MAC_PORT_PLLB_CHARGE_PUMP_CONTROL 0x3c28
#define A_MAC_PORT_PLLB_PLL_MICELLANEOUS_CONTROL 0x3c38
#define A_MAC_PORT_PLLB_PCLK_CONTROL 0x3c3c
#define A_MAC_PORT_PLLB_EYE_METRICS_INTERVAL_CONTROL 0x3c40
#define A_MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_1 0x3c44
#define A_MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_2 0x3c48
#define A_MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_3 0x3c4c
#define A_MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_4 0x3c50
#define A_MAC_PORT_PLLB_MACRO_TEST_CONTROL_4 0x3cf0
#define A_MAC_PORT_PLLB_MACRO_TEST_CONTROL_3 0x3cf4
#define A_MAC_PORT_PLLB_MACRO_TEST_CONTROL_2 0x3cf8
#define A_MAC_PORT_PLLB_MACRO_TEST_CONTROL_1 0x3cfc
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED 0x0
#define S_STEP 0
#define M_STEP 0x7U
#define V_STEP(x) ((x) << S_STEP)
#define G_STEP(x) (((x) >> S_STEP) & M_STEP)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED 0x8
#define S_C0INIT 0
#define M_C0INIT 0x1fU
#define V_C0INIT(x) ((x) << S_C0INIT)
#define G_C0INIT(x) (((x) >> S_C0INIT) & M_C0INIT)
#define S_C0PRESET 8
#define M_C0PRESET 0x7fU
#define V_C0PRESET(x) ((x) << S_C0PRESET)
#define G_C0PRESET(x) (((x) >> S_C0PRESET) & M_C0PRESET)
#define S_C0INIT1 0
#define M_C0INIT1 0x7fU
#define V_C0INIT1(x) ((x) << S_C0INIT1)
#define G_C0INIT1(x) (((x) >> S_C0INIT1) & M_C0INIT1)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED 0x10
#define S_C0MAX 8
#define M_C0MAX 0x1fU
#define V_C0MAX(x) ((x) << S_C0MAX)
#define G_C0MAX(x) (((x) >> S_C0MAX) & M_C0MAX)
#define S_C0MIN 0
#define M_C0MIN 0x1fU
#define V_C0MIN(x) ((x) << S_C0MIN)
#define G_C0MIN(x) (((x) >> S_C0MIN) & M_C0MIN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C0_LIMIT_EXTENDED 0x10
#define S_T6_C0MAX 8
#define M_T6_C0MAX 0x7fU
#define V_T6_C0MAX(x) ((x) << S_T6_C0MAX)
#define G_T6_C0MAX(x) (((x) >> S_T6_C0MAX) & M_T6_C0MAX)
#define S_T6_C0MIN 0
#define M_T6_C0MIN 0x7fU
#define V_T6_C0MIN(x) ((x) << S_T6_C0MIN)
#define G_T6_C0MIN(x) (((x) >> S_T6_C0MIN) & M_T6_C0MIN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED 0x18
#define S_C1INIT 0
#define M_C1INIT 0x7fU
#define V_C1INIT(x) ((x) << S_C1INIT)
#define G_C1INIT(x) (((x) >> S_C1INIT) & M_C1INIT)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C1_INIT_EXTENDED 0x18
#define S_C1PRESET 8
#define M_C1PRESET 0x7fU
#define V_C1PRESET(x) ((x) << S_C1PRESET)
#define G_C1PRESET(x) (((x) >> S_C1PRESET) & M_C1PRESET)
#define S_C1INIT1 0
#define M_C1INIT1 0x7fU
#define V_C1INIT1(x) ((x) << S_C1INIT1)
#define G_C1INIT1(x) (((x) >> S_C1INIT1) & M_C1INIT1)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED 0x20
#define S_C1MAX 8
#define M_C1MAX 0x7fU
#define V_C1MAX(x) ((x) << S_C1MAX)
#define G_C1MAX(x) (((x) >> S_C1MAX) & M_C1MAX)
#define S_C1MIN 0
#define M_C1MIN 0x7fU
#define V_C1MIN(x) ((x) << S_C1MIN)
#define G_C1MIN(x) (((x) >> S_C1MIN) & M_C1MIN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED 0x28
#define S_C2INIT 0
#define M_C2INIT 0x3fU
#define V_C2INIT(x) ((x) << S_C2INIT)
#define G_C2INIT(x) (((x) >> S_C2INIT) & M_C2INIT)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C2_INIT_EXTENDED 0x28
#define S_C2PRESET 8
#define M_C2PRESET 0x7fU
#define V_C2PRESET(x) ((x) << S_C2PRESET)
#define G_C2PRESET(x) (((x) >> S_C2PRESET) & M_C2PRESET)
#define S_C2INIT1 0
#define M_C2INIT1 0x7fU
#define V_C2INIT1(x) ((x) << S_C2INIT1)
#define G_C2INIT1(x) (((x) >> S_C2INIT1) & M_C2INIT1)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED 0x30
#define S_C2MAX 8
#define M_C2MAX 0x3fU
#define V_C2MAX(x) ((x) << S_C2MAX)
#define G_C2MAX(x) (((x) >> S_C2MAX) & M_C2MAX)
#define S_C2MIN 0
#define M_C2MIN 0x3fU
#define V_C2MIN(x) ((x) << S_C2MIN)
#define G_C2MIN(x) (((x) >> S_C2MIN) & M_C2MIN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C2_LIMIT_EXTENDED 0x30
#define S_T6_C2MAX 8
#define M_T6_C2MAX 0x7fU
#define V_T6_C2MAX(x) ((x) << S_T6_C2MAX)
#define G_T6_C2MAX(x) (((x) >> S_T6_C2MAX) & M_T6_C2MAX)
#define S_T6_C2MIN 0
#define M_T6_C2MIN 0x7fU
#define V_T6_C2MIN(x) ((x) << S_T6_C2MIN)
#define G_T6_C2MIN(x) (((x) >> S_T6_C2MIN) & M_T6_C2MIN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED 0x38
#define S_VMMAX 0
#define M_VMMAX 0x7fU
#define V_VMMAX(x) ((x) << S_VMMAX)
#define G_VMMAX(x) (((x) >> S_VMMAX) & M_VMMAX)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED 0x40
#define S_V2MIN 0
#define M_V2MIN 0x7fU
#define V_V2MIN(x) ((x) << S_V2MIN)
#define G_V2MIN(x) (((x) >> S_V2MIN) & M_V2MIN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C3_INIT_EXTENDED 0x48
#define S_C3PRESET 8
#define M_C3PRESET 0x7fU
#define V_C3PRESET(x) ((x) << S_C3PRESET)
#define G_C3PRESET(x) (((x) >> S_C3PRESET) & M_C3PRESET)
#define S_C3INIT1 0
#define M_C3INIT1 0x7fU
#define V_C3INIT1(x) ((x) << S_C3INIT1)
#define G_C3INIT1(x) (((x) >> S_C3INIT1) & M_C3INIT1)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C3_LIMIT_EXTENDED 0x50
#define S_C3MAX 8
#define M_C3MAX 0x7fU
#define V_C3MAX(x) ((x) << S_C3MAX)
#define G_C3MAX(x) (((x) >> S_C3MAX) & M_C3MAX)
#define S_C3MIN 0
#define M_C3MIN 0x7fU
#define V_C3MIN(x) ((x) << S_C3MIN)
#define G_C3MIN(x) (((x) >> S_C3MIN) & M_C3MIN)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C0_INIT2_EXTENDED 0x5c
#define S_C0INIT2 0
#define M_C0INIT2 0x7fU
#define V_C0INIT2(x) ((x) << S_C0INIT2)
#define G_C0INIT2(x) (((x) >> S_C0INIT2) & M_C0INIT2)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C1_INIT2_EXTENDED 0x60
#define S_C1INIT2 0
#define M_C1INIT2 0x7fU
#define V_C1INIT2(x) ((x) << S_C1INIT2)
#define G_C1INIT2(x) (((x) >> S_C1INIT2) & M_C1INIT2)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C2_INIT2_EXTENDED 0x68
#define S_C2INIT2 0
#define M_C2INIT2 0x7fU
#define V_C2INIT2(x) ((x) << S_C2INIT2)
#define G_C2INIT2(x) (((x) >> S_C2INIT2) & M_C2INIT2)
#define A_MAC_PORT_TX_LINKA_TRANSMIT_AE_C3_INIT2_EXTENDED 0x70
#define S_C3INIT2 0
#define M_C3INIT2 0x7fU
#define V_C3INIT2(x) ((x) << S_C3INIT2)
#define G_C3INIT2(x) (((x) >> S_C3INIT2) & M_C3INIT2)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED 0x8
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED 0x10
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C0_LIMIT_EXTENDED 0x10
#define S_T6_C0MAX 8
#define M_T6_C0MAX 0x7fU
#define V_T6_C0MAX(x) ((x) << S_T6_C0MAX)
#define G_T6_C0MAX(x) (((x) >> S_T6_C0MAX) & M_T6_C0MAX)
#define S_T6_C0MIN 0
#define M_T6_C0MIN 0x7fU
#define V_T6_C0MIN(x) ((x) << S_T6_C0MIN)
#define G_T6_C0MIN(x) (((x) >> S_T6_C0MIN) & M_T6_C0MIN)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED 0x18
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C1_INIT_EXTENDED 0x18
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED 0x28
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C2_INIT_EXTENDED 0x28
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED 0x30
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C2_LIMIT_EXTENDED 0x30
#define S_T6_C2MAX 8
#define M_T6_C2MAX 0x7fU
#define V_T6_C2MAX(x) ((x) << S_T6_C2MAX)
#define G_T6_C2MAX(x) (((x) >> S_T6_C2MAX) & M_T6_C2MAX)
#define S_T6_C2MIN 0
#define M_T6_C2MIN 0x7fU
#define V_T6_C2MIN(x) ((x) << S_T6_C2MIN)
#define G_T6_C2MIN(x) (((x) >> S_T6_C2MIN) & M_T6_C2MIN)
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C3_INIT_EXTENDED 0x48
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C3_LIMIT_EXTENDED 0x50
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C0_INIT2_EXTENDED 0x5c
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C1_INIT2_EXTENDED 0x60
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C2_INIT2_EXTENDED 0x68
#define A_MAC_PORT_TX_LINKB_TRANSMIT_AE_C3_INIT2_EXTENDED 0x70
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED 0x8
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED 0x10
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C0_LIMIT_EXTENDED 0x10
#define S_T6_C0MAX 8
#define M_T6_C0MAX 0x7fU
#define V_T6_C0MAX(x) ((x) << S_T6_C0MAX)
#define G_T6_C0MAX(x) (((x) >> S_T6_C0MAX) & M_T6_C0MAX)
#define S_T6_C0MIN 0
#define M_T6_C0MIN 0x7fU
#define V_T6_C0MIN(x) ((x) << S_T6_C0MIN)
#define G_T6_C0MIN(x) (((x) >> S_T6_C0MIN) & M_T6_C0MIN)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED 0x18
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C1_INIT_EXTENDED 0x18
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED 0x28
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C2_INIT_EXTENDED 0x28
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED 0x30
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C2_LIMIT_EXTENDED 0x30
#define S_T6_C2MAX 8
#define M_T6_C2MAX 0x7fU
#define V_T6_C2MAX(x) ((x) << S_T6_C2MAX)
#define G_T6_C2MAX(x) (((x) >> S_T6_C2MAX) & M_T6_C2MAX)
#define S_T6_C2MIN 0
#define M_T6_C2MIN 0x7fU
#define V_T6_C2MIN(x) ((x) << S_T6_C2MIN)
#define G_T6_C2MIN(x) (((x) >> S_T6_C2MIN) & M_T6_C2MIN)
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C3_INIT_EXTENDED 0x48
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C3_LIMIT_EXTENDED 0x50
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C0_INIT2_EXTENDED 0x5c
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C1_INIT2_EXTENDED 0x60
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C2_INIT2_EXTENDED 0x68
#define A_MAC_PORT_TX_LINKC_TRANSMIT_AE_C3_INIT2_EXTENDED 0x70
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED 0x8
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED 0x10
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C0_LIMIT_EXTENDED 0x10
#define S_T6_C0MAX 8
#define M_T6_C0MAX 0x7fU
#define V_T6_C0MAX(x) ((x) << S_T6_C0MAX)
#define G_T6_C0MAX(x) (((x) >> S_T6_C0MAX) & M_T6_C0MAX)
#define S_T6_C0MIN 0
#define M_T6_C0MIN 0x7fU
#define V_T6_C0MIN(x) ((x) << S_T6_C0MIN)
#define G_T6_C0MIN(x) (((x) >> S_T6_C0MIN) & M_T6_C0MIN)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED 0x18
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C1_INIT_EXTENDED 0x18
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED 0x28
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C2_INIT_EXTENDED 0x28
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED 0x30
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C2_LIMIT_EXTENDED 0x30
#define S_T6_C2MAX 8
#define M_T6_C2MAX 0x7fU
#define V_T6_C2MAX(x) ((x) << S_T6_C2MAX)
#define G_T6_C2MAX(x) (((x) >> S_T6_C2MAX) & M_T6_C2MAX)
#define S_T6_C2MIN 0
#define M_T6_C2MIN 0x7fU
#define V_T6_C2MIN(x) ((x) << S_T6_C2MIN)
#define G_T6_C2MIN(x) (((x) >> S_T6_C2MIN) & M_T6_C2MIN)
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C3_INIT_EXTENDED 0x48
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C3_LIMIT_EXTENDED 0x50
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C0_INIT2_EXTENDED 0x5c
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C1_INIT2_EXTENDED 0x60
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C2_INIT2_EXTENDED 0x68
#define A_MAC_PORT_TX_LINKD_TRANSMIT_AE_C3_INIT2_EXTENDED 0x70
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_STEP_SIZE_EXTENDED 0x0
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED 0x8
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED 0x10
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C0_LIMIT_EXTENDED 0x10
#define S_T6_C0MAX 8
#define M_T6_C0MAX 0x7fU
#define V_T6_C0MAX(x) ((x) << S_T6_C0MAX)
#define G_T6_C0MAX(x) (((x) >> S_T6_C0MAX) & M_T6_C0MAX)
#define S_T6_C0MIN 0
#define M_T6_C0MIN 0x7fU
#define V_T6_C0MIN(x) ((x) << S_T6_C0MIN)
#define G_T6_C0MIN(x) (((x) >> S_T6_C0MIN) & M_T6_C0MIN)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED 0x18
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C1_INIT_EXTENDED 0x18
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C1_LIMIT_EXTENDED 0x20
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED 0x28
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C2_INIT_EXTENDED 0x28
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED 0x30
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C2_LIMIT_EXTENDED 0x30
#define S_T6_C2MAX 8
#define M_T6_C2MAX 0x7fU
#define V_T6_C2MAX(x) ((x) << S_T6_C2MAX)
#define G_T6_C2MAX(x) (((x) >> S_T6_C2MAX) & M_T6_C2MAX)
#define S_T6_C2MIN 0
#define M_T6_C2MIN 0x7fU
#define V_T6_C2MIN(x) ((x) << S_T6_C2MIN)
#define G_T6_C2MIN(x) (((x) >> S_T6_C2MIN) & M_T6_C2MIN)
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_VM_LIMIT_EXTENDED 0x38
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_V2_LIMIT_EXTENDED 0x40
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C3_INIT_EXTENDED 0x48
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C3_LIMIT_EXTENDED 0x50
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C0_INIT2_EXTENDED 0x5c
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C1_INIT2_EXTENDED 0x60
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C2_INIT2_EXTENDED 0x68
#define A_MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C3_INIT2_EXTENDED 0x70
#define A_T6_MAC_PORT_RX_LINKA_DFE_TAP_ENABLE 0x2a00
#define S_RX_LINKA_INDEX_DFE_EN 1
#define M_RX_LINKA_INDEX_DFE_EN 0x7fffU
#define V_RX_LINKA_INDEX_DFE_EN(x) ((x) << S_RX_LINKA_INDEX_DFE_EN)
#define G_RX_LINKA_INDEX_DFE_EN(x) (((x) >> S_RX_LINKA_INDEX_DFE_EN) & M_RX_LINKA_INDEX_DFE_EN)
#define A_T6_MAC_PORT_RX_LINKA_DFE_H1 0x2a04
#define S_T6_H1OSN 13
#define M_T6_H1OSN 0x7U
#define V_T6_H1OSN(x) ((x) << S_T6_H1OSN)
#define G_T6_H1OSN(x) (((x) >> S_T6_H1OSN) & M_T6_H1OSN)
#define S_T6_H1OMAG 8
#define M_T6_H1OMAG 0x1fU
#define V_T6_H1OMAG(x) ((x) << S_T6_H1OMAG)
#define G_T6_H1OMAG(x) (((x) >> S_T6_H1OMAG) & M_T6_H1OMAG)
#define A_T6_MAC_PORT_RX_LINKA_DFE_H2 0x2a08
#define A_T6_MAC_PORT_RX_LINKA_DFE_H3 0x2a0c
#define A_T6_MAC_PORT_RX_LINKA_DFE_H4 0x2a10
#define S_H4SN 4
#define M_H4SN 0x3U
#define V_H4SN(x) ((x) << S_H4SN)
#define G_H4SN(x) (((x) >> S_H4SN) & M_H4SN)
#define S_H4MAG 0
#define M_H4MAG 0xfU
#define V_H4MAG(x) ((x) << S_H4MAG)
#define G_H4MAG(x) (((x) >> S_H4MAG) & M_H4MAG)
#define A_T6_MAC_PORT_RX_LINKA_DFE_H5 0x2a14
#define S_H5GS 6
#define M_H5GS 0x3U
#define V_H5GS(x) ((x) << S_H5GS)
#define G_H5GS(x) (((x) >> S_H5GS) & M_H5GS)
#define S_H5SN 4
#define M_H5SN 0x3U
#define V_H5SN(x) ((x) << S_H5SN)
#define G_H5SN(x) (((x) >> S_H5SN) & M_H5SN)
#define S_H5MAG 0
#define M_H5MAG 0xfU
#define V_H5MAG(x) ((x) << S_H5MAG)
#define G_H5MAG(x) (((x) >> S_H5MAG) & M_H5MAG)
#define A_T6_MAC_PORT_RX_LINKA_DFE_H6_AND_H7 0x2a18
#define S_H7SN 12
#define M_H7SN 0x3U
#define V_H7SN(x) ((x) << S_H7SN)
#define G_H7SN(x) (((x) >> S_H7SN) & M_H7SN)
#define S_H6SN 4
#define M_H6SN 0x3U
#define V_H6SN(x) ((x) << S_H6SN)
#define G_H6SN(x) (((x) >> S_H6SN) & M_H6SN)
#define A_T6_MAC_PORT_RX_LINKA_DFE_H8_AND_H9 0x2a1c
#define S_H9SN 12
#define M_H9SN 0x3U
#define V_H9SN(x) ((x) << S_H9SN)
#define G_H9SN(x) (((x) >> S_H9SN) & M_H9SN)
#define S_H8SN 4
#define M_H8SN 0x3U
#define V_H8SN(x) ((x) << S_H8SN)
#define G_H8SN(x) (((x) >> S_H8SN) & M_H8SN)
#define A_T6_MAC_PORT_RX_LINKA_DFE_H10_AND_H11 0x2a20
#define S_H11SN 12
#define M_H11SN 0x3U
#define V_H11SN(x) ((x) << S_H11SN)
#define G_H11SN(x) (((x) >> S_H11SN) & M_H11SN)
#define S_H10SN 4
#define M_H10SN 0x3U
#define V_H10SN(x) ((x) << S_H10SN)
#define G_H10SN(x) (((x) >> S_H10SN) & M_H10SN)
#define A_MAC_PORT_RX_LINKA_DFE_H12_13 0x2a24
#define S_H13GS 13
#define M_H13GS 0x7U
#define V_H13GS(x) ((x) << S_H13GS)
#define G_H13GS(x) (((x) >> S_H13GS) & M_H13GS)
#define S_H13SN 10
#define M_H13SN 0x7U
#define V_H13SN(x) ((x) << S_H13SN)
#define G_H13SN(x) (((x) >> S_H13SN) & M_H13SN)
#define S_H13MAG 8
#define M_H13MAG 0x3U
#define V_H13MAG(x) ((x) << S_H13MAG)
#define G_H13MAG(x) (((x) >> S_H13MAG) & M_H13MAG)
#define S_H12SN 4
#define M_H12SN 0x3U
#define V_H12SN(x) ((x) << S_H12SN)
#define G_H12SN(x) (((x) >> S_H12SN) & M_H12SN)
#define A_MAC_PORT_RX_LINKA_DFE_H14_15 0x2a28
#define S_H15GS 13
#define M_H15GS 0x7U
#define V_H15GS(x) ((x) << S_H15GS)
#define G_H15GS(x) (((x) >> S_H15GS) & M_H15GS)
#define S_H15SN 10
#define M_H15SN 0x7U
#define V_H15SN(x) ((x) << S_H15SN)
#define G_H15SN(x) (((x) >> S_H15SN) & M_H15SN)
#define S_H15MAG 8
#define M_H15MAG 0x3U
#define V_H15MAG(x) ((x) << S_H15MAG)
#define G_H15MAG(x) (((x) >> S_H15MAG) & M_H15MAG)
#define S_H14GS 6
#define M_H14GS 0x3U
#define V_H14GS(x) ((x) << S_H14GS)
#define G_H14GS(x) (((x) >> S_H14GS) & M_H14GS)
#define S_H14SN 4
#define M_H14SN 0x3U
#define V_H14SN(x) ((x) << S_H14SN)
#define G_H14SN(x) (((x) >> S_H14SN) & M_H14SN)
#define S_H14MAG 0
#define M_H14MAG 0xfU
#define V_H14MAG(x) ((x) << S_H14MAG)
#define G_H14MAG(x) (((x) >> S_H14MAG) & M_H14MAG)
#define A_MAC_PORT_RX_LINKA_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA 0x2a2c
#define S_H1ODELTA 8
#define M_H1ODELTA 0x1fU
#define V_H1ODELTA(x) ((x) << S_H1ODELTA)
#define G_H1ODELTA(x) (((x) >> S_H1ODELTA) & M_H1ODELTA)
#define S_H1EDELTA 0
#define M_H1EDELTA 0x3fU
#define V_H1EDELTA(x) ((x) << S_H1EDELTA)
#define G_H1EDELTA(x) (((x) >> S_H1EDELTA) & M_H1EDELTA)
#define A_T6_MAC_PORT_RX_LINKB_DFE_TAP_ENABLE 0x2b00
#define S_RX_LINKB_INDEX_DFE_EN 1
#define M_RX_LINKB_INDEX_DFE_EN 0x7fffU
#define V_RX_LINKB_INDEX_DFE_EN(x) ((x) << S_RX_LINKB_INDEX_DFE_EN)
#define G_RX_LINKB_INDEX_DFE_EN(x) (((x) >> S_RX_LINKB_INDEX_DFE_EN) & M_RX_LINKB_INDEX_DFE_EN)
#define A_T6_MAC_PORT_RX_LINKB_DFE_H1 0x2b04
#define S_T6_H1OSN 13
#define M_T6_H1OSN 0x7U
#define V_T6_H1OSN(x) ((x) << S_T6_H1OSN)
#define G_T6_H1OSN(x) (((x) >> S_T6_H1OSN) & M_T6_H1OSN)
#define S_T6_H1OMAG 8
#define M_T6_H1OMAG 0x1fU
#define V_T6_H1OMAG(x) ((x) << S_T6_H1OMAG)
#define G_T6_H1OMAG(x) (((x) >> S_T6_H1OMAG) & M_T6_H1OMAG)
#define A_T6_MAC_PORT_RX_LINKB_DFE_H2 0x2b08
#define A_T6_MAC_PORT_RX_LINKB_DFE_H3 0x2b0c
#define A_T6_MAC_PORT_RX_LINKB_DFE_H4 0x2b10
#define A_T6_MAC_PORT_RX_LINKB_DFE_H5 0x2b14
#define A_T6_MAC_PORT_RX_LINKB_DFE_H6_AND_H7 0x2b18
#define A_T6_MAC_PORT_RX_LINKB_DFE_H8_AND_H9 0x2b1c
#define A_T6_MAC_PORT_RX_LINKB_DFE_H10_AND_H11 0x2b20
#define A_MAC_PORT_RX_LINKB_DFE_H12_13 0x2b24
#define A_MAC_PORT_RX_LINKB_DFE_H14_15 0x2b28
#define A_MAC_PORT_RX_LINKB_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA 0x2b2c
#define A_T6_MAC_PORT_RX_LINKC_DFE_TAP_ENABLE 0x2e00
#define S_RX_LINKC_INDEX_DFE_EN 1
#define M_RX_LINKC_INDEX_DFE_EN 0x7fffU
#define V_RX_LINKC_INDEX_DFE_EN(x) ((x) << S_RX_LINKC_INDEX_DFE_EN)
#define G_RX_LINKC_INDEX_DFE_EN(x) (((x) >> S_RX_LINKC_INDEX_DFE_EN) & M_RX_LINKC_INDEX_DFE_EN)
#define A_T6_MAC_PORT_RX_LINKC_DFE_H1 0x2e04
#define S_T6_H1OSN 13
#define M_T6_H1OSN 0x7U
#define V_T6_H1OSN(x) ((x) << S_T6_H1OSN)
#define G_T6_H1OSN(x) (((x) >> S_T6_H1OSN) & M_T6_H1OSN)
#define S_T6_H1OMAG 8
#define M_T6_H1OMAG 0x1fU
#define V_T6_H1OMAG(x) ((x) << S_T6_H1OMAG)
#define G_T6_H1OMAG(x) (((x) >> S_T6_H1OMAG) & M_T6_H1OMAG)
#define A_T6_MAC_PORT_RX_LINKC_DFE_H2 0x2e08
#define A_T6_MAC_PORT_RX_LINKC_DFE_H3 0x2e0c
#define A_T6_MAC_PORT_RX_LINKC_DFE_H4 0x2e10
#define A_T6_MAC_PORT_RX_LINKC_DFE_H5 0x2e14
#define A_T6_MAC_PORT_RX_LINKC_DFE_H6_AND_H7 0x2e18
#define A_T6_MAC_PORT_RX_LINKC_DFE_H8_AND_H9 0x2e1c
#define A_T6_MAC_PORT_RX_LINKC_DFE_H10_AND_H11 0x2e20
#define A_MAC_PORT_RX_LINKC_DFE_H12_13 0x2e24
#define A_MAC_PORT_RX_LINKC_DFE_H14_15 0x2e28
#define A_MAC_PORT_RX_LINKC_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA 0x2e2c
#define A_T6_MAC_PORT_RX_LINKD_DFE_TAP_ENABLE 0x2f00
#define S_RX_LINKD_INDEX_DFE_EN 1
#define M_RX_LINKD_INDEX_DFE_EN 0x7fffU
#define V_RX_LINKD_INDEX_DFE_EN(x) ((x) << S_RX_LINKD_INDEX_DFE_EN)
#define G_RX_LINKD_INDEX_DFE_EN(x) (((x) >> S_RX_LINKD_INDEX_DFE_EN) & M_RX_LINKD_INDEX_DFE_EN)
#define A_T6_MAC_PORT_RX_LINKD_DFE_H1 0x2f04
#define S_T6_H1OSN 13
#define M_T6_H1OSN 0x7U
#define V_T6_H1OSN(x) ((x) << S_T6_H1OSN)
#define G_T6_H1OSN(x) (((x) >> S_T6_H1OSN) & M_T6_H1OSN)
#define S_T6_H1OMAG 8
#define M_T6_H1OMAG 0x1fU
#define V_T6_H1OMAG(x) ((x) << S_T6_H1OMAG)
#define G_T6_H1OMAG(x) (((x) >> S_T6_H1OMAG) & M_T6_H1OMAG)
#define A_T6_MAC_PORT_RX_LINKD_DFE_H2 0x2f08
#define A_T6_MAC_PORT_RX_LINKD_DFE_H3 0x2f0c
#define A_T6_MAC_PORT_RX_LINKD_DFE_H4 0x2f10
#define A_T6_MAC_PORT_RX_LINKD_DFE_H5 0x2f14
#define A_T6_MAC_PORT_RX_LINKD_DFE_H6_AND_H7 0x2f18
#define A_T6_MAC_PORT_RX_LINKD_DFE_H8_AND_H9 0x2f1c
#define A_T6_MAC_PORT_RX_LINKD_DFE_H10_AND_H11 0x2f20
#define A_MAC_PORT_RX_LINKD_DFE_H12_13 0x2f24
#define A_MAC_PORT_RX_LINKD_DFE_H14_15 0x2f28
#define A_MAC_PORT_RX_LINKD_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA 0x2f2c
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_TAP_ENABLE 0x3200
#define S_RX_LINK_BCST_INDEX_DFE_EN 1
#define M_RX_LINK_BCST_INDEX_DFE_EN 0x7fffU
#define V_RX_LINK_BCST_INDEX_DFE_EN(x) ((x) << S_RX_LINK_BCST_INDEX_DFE_EN)
#define G_RX_LINK_BCST_INDEX_DFE_EN(x) (((x) >> S_RX_LINK_BCST_INDEX_DFE_EN) & M_RX_LINK_BCST_INDEX_DFE_EN)
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_H1 0x3204
#define S_T6_H1OSN 13
#define M_T6_H1OSN 0x7U
#define V_T6_H1OSN(x) ((x) << S_T6_H1OSN)
#define G_T6_H1OSN(x) (((x) >> S_T6_H1OSN) & M_T6_H1OSN)
#define S_T6_H1OMAG 8
#define M_T6_H1OMAG 0x1fU
#define V_T6_H1OMAG(x) ((x) << S_T6_H1OMAG)
#define G_T6_H1OMAG(x) (((x) >> S_T6_H1OMAG) & M_T6_H1OMAG)
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_H2 0x3208
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_H3 0x320c
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_H4 0x3210
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_H5 0x3214
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_H6_AND_H7 0x3218
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_H8_AND_H9 0x321c
#define A_T6_MAC_PORT_RX_LINK_BCST_DFE_H10_AND_H11 0x3220
#define A_MAC_PORT_RX_LINK_BCST_DFE_H12_13 0x3224
#define A_MAC_PORT_RX_LINK_BCST_DFE_H14_15 0x3228
#define A_MAC_PORT_RX_LINK_BCST_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA 0x322c
/* registers for module MC_0 */
#define MC_0_BASE_ADDR 0x40000
#define A_MC_UPCTL_SCFG 0x40000
#define S_BBFLAGS_TIMING 8
#define M_BBFLAGS_TIMING 0xfU
#define V_BBFLAGS_TIMING(x) ((x) << S_BBFLAGS_TIMING)
#define G_BBFLAGS_TIMING(x) (((x) >> S_BBFLAGS_TIMING) & M_BBFLAGS_TIMING)
#define S_NFIFO_NIF1_DIS 6
#define V_NFIFO_NIF1_DIS(x) ((x) << S_NFIFO_NIF1_DIS)
#define F_NFIFO_NIF1_DIS V_NFIFO_NIF1_DIS(1U)
#define A_MC_UPCTL_SCTL 0x40004
#define A_MC_UPCTL_STAT 0x40008
#define S_LP_TRIG 4
#define M_LP_TRIG 0x7U
#define V_LP_TRIG(x) ((x) << S_LP_TRIG)
#define G_LP_TRIG(x) (((x) >> S_LP_TRIG) & M_LP_TRIG)
#define A_MC_UPCTL_INTRSTAT 0x4000c
#define S_PARITY_INTR 1
#define V_PARITY_INTR(x) ((x) << S_PARITY_INTR)
#define F_PARITY_INTR V_PARITY_INTR(1U)
#define S_ECC_INTR 0
#define V_ECC_INTR(x) ((x) << S_ECC_INTR)
#define F_ECC_INTR V_ECC_INTR(1U)
#define A_MC_UPCTL_MCMD 0x40040
#define S_CMD_OPCODE0 0
#define M_CMD_OPCODE0 0xfU
#define V_CMD_OPCODE0(x) ((x) << S_CMD_OPCODE0)
#define G_CMD_OPCODE0(x) (((x) >> S_CMD_OPCODE0) & M_CMD_OPCODE0)
#define A_MC_LMC_MCSTAT 0x40040
#define S_INIT_COMPLETE 31
#define V_INIT_COMPLETE(x) ((x) << S_INIT_COMPLETE)
#define F_INIT_COMPLETE V_INIT_COMPLETE(1U)
#define S_SELF_REF_MODE 30
#define V_SELF_REF_MODE(x) ((x) << S_SELF_REF_MODE)
#define F_SELF_REF_MODE V_SELF_REF_MODE(1U)
#define S_IDLE 29
#define V_IDLE(x) ((x) << S_IDLE)
#define F_IDLE V_IDLE(1U)
#define S_T6_DFI_INIT_COMPLETE 28
#define V_T6_DFI_INIT_COMPLETE(x) ((x) << S_T6_DFI_INIT_COMPLETE)
#define F_T6_DFI_INIT_COMPLETE V_T6_DFI_INIT_COMPLETE(1U)
#define S_PREFILL_COMPLETE 27
#define V_PREFILL_COMPLETE(x) ((x) << S_PREFILL_COMPLETE)
#define F_PREFILL_COMPLETE V_PREFILL_COMPLETE(1U)
#define A_MC_UPCTL_POWCTL 0x40044
#define A_MC_UPCTL_POWSTAT 0x40048
#define A_MC_UPCTL_CMDTSTAT 0x4004c
#define S_CMD_TSTAT 0
#define V_CMD_TSTAT(x) ((x) << S_CMD_TSTAT)
#define F_CMD_TSTAT V_CMD_TSTAT(1U)
#define A_MC_UPCTL_CMDTSTATEN 0x40050
#define S_CMD_TSTAT_EN 0
#define V_CMD_TSTAT_EN(x) ((x) << S_CMD_TSTAT_EN)
#define F_CMD_TSTAT_EN V_CMD_TSTAT_EN(1U)
#define A_MC_UPCTL_MRRCFG0 0x40060
#define S_MRR_BYTE_SEL 0
#define M_MRR_BYTE_SEL 0xfU
#define V_MRR_BYTE_SEL(x) ((x) << S_MRR_BYTE_SEL)
#define G_MRR_BYTE_SEL(x) (((x) >> S_MRR_BYTE_SEL) & M_MRR_BYTE_SEL)
#define A_MC_UPCTL_MRRSTAT0 0x40064
#define S_MRRSTAT_BEAT3 24
#define M_MRRSTAT_BEAT3 0xffU
#define V_MRRSTAT_BEAT3(x) ((x) << S_MRRSTAT_BEAT3)
#define G_MRRSTAT_BEAT3(x) (((x) >> S_MRRSTAT_BEAT3) & M_MRRSTAT_BEAT3)
#define S_MRRSTAT_BEAT2 16
#define M_MRRSTAT_BEAT2 0xffU
#define V_MRRSTAT_BEAT2(x) ((x) << S_MRRSTAT_BEAT2)
#define G_MRRSTAT_BEAT2(x) (((x) >> S_MRRSTAT_BEAT2) & M_MRRSTAT_BEAT2)
#define S_MRRSTAT_BEAT1 8
#define M_MRRSTAT_BEAT1 0xffU
#define V_MRRSTAT_BEAT1(x) ((x) << S_MRRSTAT_BEAT1)
#define G_MRRSTAT_BEAT1(x) (((x) >> S_MRRSTAT_BEAT1) & M_MRRSTAT_BEAT1)
#define S_MRRSTAT_BEAT0 0
#define M_MRRSTAT_BEAT0 0xffU
#define V_MRRSTAT_BEAT0(x) ((x) << S_MRRSTAT_BEAT0)
#define G_MRRSTAT_BEAT0(x) (((x) >> S_MRRSTAT_BEAT0) & M_MRRSTAT_BEAT0)
#define A_MC_UPCTL_MRRSTAT1 0x40068
#define S_MRRSTAT_BEAT7 24
#define M_MRRSTAT_BEAT7 0xffU
#define V_MRRSTAT_BEAT7(x) ((x) << S_MRRSTAT_BEAT7)
#define G_MRRSTAT_BEAT7(x) (((x) >> S_MRRSTAT_BEAT7) & M_MRRSTAT_BEAT7)
#define S_MRRSTAT_BEAT6 16
#define M_MRRSTAT_BEAT6 0xffU
#define V_MRRSTAT_BEAT6(x) ((x) << S_MRRSTAT_BEAT6)
#define G_MRRSTAT_BEAT6(x) (((x) >> S_MRRSTAT_BEAT6) & M_MRRSTAT_BEAT6)
#define S_MRRSTAT_BEAT5 8
#define M_MRRSTAT_BEAT5 0xffU
#define V_MRRSTAT_BEAT5(x) ((x) << S_MRRSTAT_BEAT5)
#define G_MRRSTAT_BEAT5(x) (((x) >> S_MRRSTAT_BEAT5) & M_MRRSTAT_BEAT5)
#define S_MRRSTAT_BEAT4 0
#define M_MRRSTAT_BEAT4 0xffU
#define V_MRRSTAT_BEAT4(x) ((x) << S_MRRSTAT_BEAT4)
#define G_MRRSTAT_BEAT4(x) (((x) >> S_MRRSTAT_BEAT4) & M_MRRSTAT_BEAT4)
#define A_MC_UPCTL_MCFG1 0x4007c
#define S_HW_EXIT_IDLE_EN 31
#define V_HW_EXIT_IDLE_EN(x) ((x) << S_HW_EXIT_IDLE_EN)
#define F_HW_EXIT_IDLE_EN V_HW_EXIT_IDLE_EN(1U)
#define S_HW_IDLE 16
#define M_HW_IDLE 0xffU
#define V_HW_IDLE(x) ((x) << S_HW_IDLE)
#define G_HW_IDLE(x) (((x) >> S_HW_IDLE) & M_HW_IDLE)
#define S_SR_IDLE 0
#define M_SR_IDLE 0xffU
#define V_SR_IDLE(x) ((x) << S_SR_IDLE)
#define G_SR_IDLE(x) (((x) >> S_SR_IDLE) & M_SR_IDLE)
#define A_MC_UPCTL_MCFG 0x40080
#define S_MDDR_LPDDR2_CLK_STOP_IDLE 24
#define M_MDDR_LPDDR2_CLK_STOP_IDLE 0xffU
#define V_MDDR_LPDDR2_CLK_STOP_IDLE(x) ((x) << S_MDDR_LPDDR2_CLK_STOP_IDLE)
#define G_MDDR_LPDDR2_CLK_STOP_IDLE(x) (((x) >> S_MDDR_LPDDR2_CLK_STOP_IDLE) & M_MDDR_LPDDR2_CLK_STOP_IDLE)
#define S_MDDR_LPDDR2_EN 22
#define M_MDDR_LPDDR2_EN 0x3U
#define V_MDDR_LPDDR2_EN(x) ((x) << S_MDDR_LPDDR2_EN)
#define G_MDDR_LPDDR2_EN(x) (((x) >> S_MDDR_LPDDR2_EN) & M_MDDR_LPDDR2_EN)
#define S_MDDR_LPDDR2_BL 20
#define M_MDDR_LPDDR2_BL 0x3U
#define V_MDDR_LPDDR2_BL(x) ((x) << S_MDDR_LPDDR2_BL)
#define G_MDDR_LPDDR2_BL(x) (((x) >> S_MDDR_LPDDR2_BL) & M_MDDR_LPDDR2_BL)
#define S_LPDDR2_S4 6
#define V_LPDDR2_S4(x) ((x) << S_LPDDR2_S4)
#define F_LPDDR2_S4 V_LPDDR2_S4(1U)
#define S_STAGGER_CS 4
#define V_STAGGER_CS(x) ((x) << S_STAGGER_CS)
#define F_STAGGER_CS V_STAGGER_CS(1U)
#define S_CKE_OR_EN 1
#define V_CKE_OR_EN(x) ((x) << S_CKE_OR_EN)
#define F_CKE_OR_EN V_CKE_OR_EN(1U)
#define A_MC_LMC_MCOPT1 0x40080
#define S_MC_PROTOCOL 31
#define V_MC_PROTOCOL(x) ((x) << S_MC_PROTOCOL)
#define F_MC_PROTOCOL V_MC_PROTOCOL(1U)
#define S_DM_ENABLE 30
#define V_DM_ENABLE(x) ((x) << S_DM_ENABLE)
#define F_DM_ENABLE V_DM_ENABLE(1U)
#define S_T6_ECC_EN 29
#define V_T6_ECC_EN(x) ((x) << S_T6_ECC_EN)
#define F_T6_ECC_EN V_T6_ECC_EN(1U)
#define S_ECC_COR 28
#define V_ECC_COR(x) ((x) << S_ECC_COR)
#define F_ECC_COR V_ECC_COR(1U)
#define S_RDIMM 27
#define V_RDIMM(x) ((x) << S_RDIMM)
#define F_RDIMM V_RDIMM(1U)
#define S_PMUM 25
#define M_PMUM 0x3U
#define V_PMUM(x) ((x) << S_PMUM)
#define G_PMUM(x) (((x) >> S_PMUM) & M_PMUM)
#define S_WIDTH0 24
#define V_WIDTH0(x) ((x) << S_WIDTH0)
#define F_WIDTH0 V_WIDTH0(1U)
#define S_PORT_ID_CHK_EN 23
#define V_PORT_ID_CHK_EN(x) ((x) << S_PORT_ID_CHK_EN)
#define F_PORT_ID_CHK_EN V_PORT_ID_CHK_EN(1U)
#define S_UIOS 22
#define V_UIOS(x) ((x) << S_UIOS)
#define F_UIOS V_UIOS(1U)
#define S_QUADCS_RDIMM 21
#define V_QUADCS_RDIMM(x) ((x) << S_QUADCS_RDIMM)
#define F_QUADCS_RDIMM V_QUADCS_RDIMM(1U)
#define S_ZQCL_EN 20
#define V_ZQCL_EN(x) ((x) << S_ZQCL_EN)
#define F_ZQCL_EN V_ZQCL_EN(1U)
#define S_WIDTH1 19
#define V_WIDTH1(x) ((x) << S_WIDTH1)
#define F_WIDTH1 V_WIDTH1(1U)
#define S_WD_DLY 18
#define V_WD_DLY(x) ((x) << S_WD_DLY)
#define F_WD_DLY V_WD_DLY(1U)
#define S_QDEPTH 16
#define M_QDEPTH 0x3U
#define V_QDEPTH(x) ((x) << S_QDEPTH)
#define G_QDEPTH(x) (((x) >> S_QDEPTH) & M_QDEPTH)
#define S_RWOO 15
#define V_RWOO(x) ((x) << S_RWOO)
#define F_RWOO V_RWOO(1U)
#define S_WOOO 14
#define V_WOOO(x) ((x) << S_WOOO)
#define F_WOOO V_WOOO(1U)
#define S_DCOO 13
#define V_DCOO(x) ((x) << S_DCOO)
#define F_DCOO V_DCOO(1U)
#define S_DEF_REF 12
#define V_DEF_REF(x) ((x) << S_DEF_REF)
#define F_DEF_REF V_DEF_REF(1U)
#define S_DEV_TYPE 11
#define V_DEV_TYPE(x) ((x) << S_DEV_TYPE)
#define F_DEV_TYPE V_DEV_TYPE(1U)
#define S_CA_PTY_DLY 10
#define V_CA_PTY_DLY(x) ((x) << S_CA_PTY_DLY)
#define F_CA_PTY_DLY V_CA_PTY_DLY(1U)
#define S_ECC_MUX 8
#define M_ECC_MUX 0x3U
#define V_ECC_MUX(x) ((x) << S_ECC_MUX)
#define G_ECC_MUX(x) (((x) >> S_ECC_MUX) & M_ECC_MUX)
#define S_CE_THRESHOLD 0
#define M_CE_THRESHOLD 0xffU
#define V_CE_THRESHOLD(x) ((x) << S_CE_THRESHOLD)
#define G_CE_THRESHOLD(x) (((x) >> S_CE_THRESHOLD) & M_CE_THRESHOLD)
#define A_MC_UPCTL_PPCFG 0x40084
#define A_MC_LMC_MCOPT2 0x40084
#define S_SELF_REF_EN 31
#define V_SELF_REF_EN(x) ((x) << S_SELF_REF_EN)
#define F_SELF_REF_EN V_SELF_REF_EN(1U)
#define S_XSR_PREVENT 30
#define V_XSR_PREVENT(x) ((x) << S_XSR_PREVENT)
#define F_XSR_PREVENT V_XSR_PREVENT(1U)
#define S_INIT_START 29
#define V_INIT_START(x) ((x) << S_INIT_START)
#define F_INIT_START V_INIT_START(1U)
#define S_MC_ENABLE 28
#define V_MC_ENABLE(x) ((x) << S_MC_ENABLE)
#define F_MC_ENABLE V_MC_ENABLE(1U)
#define S_CLK_DISABLE 24
#define M_CLK_DISABLE 0xfU
#define V_CLK_DISABLE(x) ((x) << S_CLK_DISABLE)
#define G_CLK_DISABLE(x) (((x) >> S_CLK_DISABLE) & M_CLK_DISABLE)
#define S_RESET_RANK 20
#define M_RESET_RANK 0xfU
#define V_RESET_RANK(x) ((x) << S_RESET_RANK)
#define G_RESET_RANK(x) (((x) >> S_RESET_RANK) & M_RESET_RANK)
#define S_MCIF_COMP_PTY_EN 19
#define V_MCIF_COMP_PTY_EN(x) ((x) << S_MCIF_COMP_PTY_EN)
#define F_MCIF_COMP_PTY_EN V_MCIF_COMP_PTY_EN(1U)
#define S_CKE_OE 17
#define V_CKE_OE(x) ((x) << S_CKE_OE)
#define F_CKE_OE V_CKE_OE(1U)
#define S_RESET_OE 16
#define V_RESET_OE(x) ((x) << S_RESET_OE)
#define F_RESET_OE V_RESET_OE(1U)
#define S_DFI_PHYUD_CNTL 14
#define V_DFI_PHYUD_CNTL(x) ((x) << S_DFI_PHYUD_CNTL)
#define F_DFI_PHYUD_CNTL V_DFI_PHYUD_CNTL(1U)
#define S_DFI_PHYUD_ACK 13
#define V_DFI_PHYUD_ACK(x) ((x) << S_DFI_PHYUD_ACK)
#define F_DFI_PHYUD_ACK V_DFI_PHYUD_ACK(1U)
#define S_T6_DFI_INIT_START 12
#define V_T6_DFI_INIT_START(x) ((x) << S_T6_DFI_INIT_START)
#define F_T6_DFI_INIT_START V_T6_DFI_INIT_START(1U)
#define S_PM_ENABLE 8
#define M_PM_ENABLE 0xfU
#define V_PM_ENABLE(x) ((x) << S_PM_ENABLE)
#define G_PM_ENABLE(x) (((x) >> S_PM_ENABLE) & M_PM_ENABLE)
#define S_RD_DEFREF_CNT 4
#define M_RD_DEFREF_CNT 0xfU
#define V_RD_DEFREF_CNT(x) ((x) << S_RD_DEFREF_CNT)
#define G_RD_DEFREF_CNT(x) (((x) >> S_RD_DEFREF_CNT) & M_RD_DEFREF_CNT)
#define A_MC_UPCTL_MSTAT 0x40088
#define S_SELF_REFRESH 2
#define V_SELF_REFRESH(x) ((x) << S_SELF_REFRESH)
#define F_SELF_REFRESH V_SELF_REFRESH(1U)
#define S_CLOCK_STOP 1
#define V_CLOCK_STOP(x) ((x) << S_CLOCK_STOP)
#define F_CLOCK_STOP V_CLOCK_STOP(1U)
#define A_MC_UPCTL_LPDDR2ZQCFG 0x4008c
#define S_ZQCL_OP 24
#define M_ZQCL_OP 0xffU
#define V_ZQCL_OP(x) ((x) << S_ZQCL_OP)
#define G_ZQCL_OP(x) (((x) >> S_ZQCL_OP) & M_ZQCL_OP)
#define S_ZQCL_MA 16
#define M_ZQCL_MA 0xffU
#define V_ZQCL_MA(x) ((x) << S_ZQCL_MA)
#define G_ZQCL_MA(x) (((x) >> S_ZQCL_MA) & M_ZQCL_MA)
#define S_ZQCS_OP 8
#define M_ZQCS_OP 0xffU
#define V_ZQCS_OP(x) ((x) << S_ZQCS_OP)
#define G_ZQCS_OP(x) (((x) >> S_ZQCS_OP) & M_ZQCS_OP)
#define S_ZQCS_MA 0
#define M_ZQCS_MA 0xffU
#define V_ZQCS_MA(x) ((x) << S_ZQCS_MA)
#define G_ZQCS_MA(x) (((x) >> S_ZQCS_MA) & M_ZQCS_MA)
#define A_MC_UPCTL_DTUPDES 0x40094
#define S_DTU_ERR_B7 7
#define V_DTU_ERR_B7(x) ((x) << S_DTU_ERR_B7)
#define F_DTU_ERR_B7 V_DTU_ERR_B7(1U)
#define A_MC_UPCTL_DTUNA 0x40098
#define A_MC_UPCTL_DTUNE 0x4009c
#define A_MC_UPCTL_DTUPRD0 0x400a0
#define A_MC_UPCTL_DTUPRD1 0x400a4
#define A_MC_UPCTL_DTUPRD2 0x400a8
#define A_MC_UPCTL_DTUPRD3 0x400ac
#define A_MC_UPCTL_DTUAWDT 0x400b0
#define A_MC_UPCTL_TOGCNT1U 0x400c0
#define A_MC_UPCTL_TINIT 0x400c4
#define A_MC_UPCTL_TRSTH 0x400c8
#define A_MC_UPCTL_TOGCNT100N 0x400cc
#define A_MC_UPCTL_TREFI 0x400d0
#define A_MC_UPCTL_TMRD 0x400d4
#define A_MC_UPCTL_TRFC 0x400d8
#define S_T_RFC0 0
#define M_T_RFC0 0x1ffU
#define V_T_RFC0(x) ((x) << S_T_RFC0)
#define G_T_RFC0(x) (((x) >> S_T_RFC0) & M_T_RFC0)
#define A_MC_UPCTL_TRP 0x400dc
#define S_PREA_EXTRA 16
#define M_PREA_EXTRA 0x3U
#define V_PREA_EXTRA(x) ((x) << S_PREA_EXTRA)
#define G_PREA_EXTRA(x) (((x) >> S_PREA_EXTRA) & M_PREA_EXTRA)
#define A_MC_UPCTL_TRTW 0x400e0
#define S_T_RTW0 0
#define M_T_RTW0 0xfU
#define V_T_RTW0(x) ((x) << S_T_RTW0)
#define G_T_RTW0(x) (((x) >> S_T_RTW0) & M_T_RTW0)
#define A_MC_UPCTL_TAL 0x400e4
#define A_MC_UPCTL_TCL 0x400e8
#define A_MC_UPCTL_TCWL 0x400ec
#define A_MC_UPCTL_TRAS 0x400f0
#define A_MC_UPCTL_TRC 0x400f4
#define A_MC_UPCTL_TRCD 0x400f8
#define A_MC_UPCTL_TRRD 0x400fc
#define A_MC_UPCTL_TRTP 0x40100
#define S_T_RTP0 0
#define M_T_RTP0 0xfU
#define V_T_RTP0(x) ((x) << S_T_RTP0)
#define G_T_RTP0(x) (((x) >> S_T_RTP0) & M_T_RTP0)
#define A_MC_LMC_CFGR0 0x40100
#define S_ROW_WIDTH 12
#define M_ROW_WIDTH 0x7U
#define V_ROW_WIDTH(x) ((x) << S_ROW_WIDTH)
#define G_ROW_WIDTH(x) (((x) >> S_ROW_WIDTH) & M_ROW_WIDTH)
#define S_ADDR_MODE 8
#define M_ADDR_MODE 0xfU
#define V_ADDR_MODE(x) ((x) << S_ADDR_MODE)
#define G_ADDR_MODE(x) (((x) >> S_ADDR_MODE) & M_ADDR_MODE)
#define S_MIRROR 4
#define V_MIRROR(x) ((x) << S_MIRROR)
#define F_MIRROR V_MIRROR(1U)
#define S_RANK_ENABLE 0
#define V_RANK_ENABLE(x) ((x) << S_RANK_ENABLE)
#define F_RANK_ENABLE V_RANK_ENABLE(1U)
#define A_MC_UPCTL_TWR 0x40104
#define S_U_T_WR 0
#define M_U_T_WR 0x1fU
#define V_U_T_WR(x) ((x) << S_U_T_WR)
#define G_U_T_WR(x) (((x) >> S_U_T_WR) & M_U_T_WR)
#define A_MC_UPCTL_TWTR 0x40108
#define S_T_WTR0 0
#define M_T_WTR0 0xfU
#define V_T_WTR0(x) ((x) << S_T_WTR0)
#define G_T_WTR0(x) (((x) >> S_T_WTR0) & M_T_WTR0)
#define A_MC_UPCTL_TEXSR 0x4010c
#define A_MC_UPCTL_TXP 0x40110
#define A_MC_UPCTL_TXPDLL 0x40114
#define A_MC_UPCTL_TZQCS 0x40118
#define A_MC_UPCTL_TZQCSI 0x4011c
#define A_MC_UPCTL_TDQS 0x40120
#define A_MC_UPCTL_TCKSRE 0x40124
#define S_T_CKSRE0 0
#define M_T_CKSRE0 0x1fU
#define V_T_CKSRE0(x) ((x) << S_T_CKSRE0)
#define G_T_CKSRE0(x) (((x) >> S_T_CKSRE0) & M_T_CKSRE0)
#define A_MC_UPCTL_TCKSRX 0x40128
#define S_T_CKSRX0 0
#define M_T_CKSRX0 0x1fU
#define V_T_CKSRX0(x) ((x) << S_T_CKSRX0)
#define G_T_CKSRX0(x) (((x) >> S_T_CKSRX0) & M_T_CKSRX0)
#define A_MC_UPCTL_TCKE 0x4012c
#define A_MC_UPCTL_TMOD 0x40130
#define S_T_MOD0 0
#define M_T_MOD0 0x1fU
#define V_T_MOD0(x) ((x) << S_T_MOD0)
#define G_T_MOD0(x) (((x) >> S_T_MOD0) & M_T_MOD0)
#define A_MC_UPCTL_TRSTL 0x40134
#define S_T_RSTL 0
#define M_T_RSTL 0x7fU
#define V_T_RSTL(x) ((x) << S_T_RSTL)
#define G_T_RSTL(x) (((x) >> S_T_RSTL) & M_T_RSTL)
#define A_MC_UPCTL_TZQCL 0x40138
#define A_MC_UPCTL_TMRR 0x4013c
#define S_T_MRR 0
#define M_T_MRR 0xffU
#define V_T_MRR(x) ((x) << S_T_MRR)
#define G_T_MRR(x) (((x) >> S_T_MRR) & M_T_MRR)
#define A_MC_UPCTL_TCKESR 0x40140
#define S_T_CKESR 0
#define M_T_CKESR 0xfU
#define V_T_CKESR(x) ((x) << S_T_CKESR)
#define G_T_CKESR(x) (((x) >> S_T_CKESR) & M_T_CKESR)
#define A_MC_LMC_INITSEQ0 0x40140
#define S_INIT_ENABLE 31
#define V_INIT_ENABLE(x) ((x) << S_INIT_ENABLE)
#define F_INIT_ENABLE V_INIT_ENABLE(1U)
#define S_WAIT 16
#define M_WAIT 0xfffU
#define V_WAIT(x) ((x) << S_WAIT)
#define G_WAIT(x) (((x) >> S_WAIT) & M_WAIT)
#define S_EN_MULTI_RANK_SEL 4
#define V_EN_MULTI_RANK_SEL(x) ((x) << S_EN_MULTI_RANK_SEL)
#define F_EN_MULTI_RANK_SEL V_EN_MULTI_RANK_SEL(1U)
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_UPCTL_TDPD 0x40144
#define S_T_DPD 0
#define M_T_DPD 0x3ffU
#define V_T_DPD(x) ((x) << S_T_DPD)
#define G_T_DPD(x) (((x) >> S_T_DPD) & M_T_DPD)
#define A_MC_LMC_CMD0 0x40144
#define S_CMD 29
#define M_CMD 0x7U
#define V_CMD(x) ((x) << S_CMD)
#define G_CMD(x) (((x) >> S_CMD) & M_CMD)
#define S_CMD_ACTN 28
#define V_CMD_ACTN(x) ((x) << S_CMD_ACTN)
#define F_CMD_ACTN V_CMD_ACTN(1U)
#define S_BG1 23
#define V_BG1(x) ((x) << S_BG1)
#define F_BG1 V_BG1(1U)
#define S_BANK 20
#define M_BANK 0x7U
#define V_BANK(x) ((x) << S_BANK)
#define G_BANK(x) (((x) >> S_BANK) & M_BANK)
#define A_MC_LMC_INITSEQ1 0x40148
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD1 0x4014c
#define A_MC_LMC_INITSEQ2 0x40150
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD2 0x40154
#define A_MC_LMC_INITSEQ3 0x40158
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD3 0x4015c
#define A_MC_LMC_INITSEQ4 0x40160
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD4 0x40164
#define A_MC_LMC_INITSEQ5 0x40168
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD5 0x4016c
#define A_MC_LMC_INITSEQ6 0x40170
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD6 0x40174
#define A_MC_LMC_INITSEQ7 0x40178
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD7 0x4017c
#define A_MC_UPCTL_ECCCFG 0x40180
#define A_MC_LMC_INITSEQ8 0x40180
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_UPCTL_ECCTST 0x40184
#define S_ECC_TEST_MASK0 0
#define M_ECC_TEST_MASK0 0x7fU
#define V_ECC_TEST_MASK0(x) ((x) << S_ECC_TEST_MASK0)
#define G_ECC_TEST_MASK0(x) (((x) >> S_ECC_TEST_MASK0) & M_ECC_TEST_MASK0)
#define A_MC_LMC_CMD8 0x40184
#define A_MC_UPCTL_ECCCLR 0x40188
#define A_MC_LMC_INITSEQ9 0x40188
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_UPCTL_ECCLOG 0x4018c
#define A_MC_LMC_CMD9 0x4018c
#define A_MC_LMC_INITSEQ10 0x40190
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD10 0x40194
#define A_MC_LMC_INITSEQ11 0x40198
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD11 0x4019c
#define A_MC_LMC_INITSEQ12 0x401a0
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD12 0x401a4
#define A_MC_LMC_INITSEQ13 0x401a8
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD13 0x401ac
#define A_MC_LMC_INITSEQ14 0x401b0
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD14 0x401b4
#define A_MC_LMC_INITSEQ15 0x401b8
#define S_T6_RANK 0
#define M_T6_RANK 0xfU
#define V_T6_RANK(x) ((x) << S_T6_RANK)
#define G_T6_RANK(x) (((x) >> S_T6_RANK) & M_T6_RANK)
#define A_MC_LMC_CMD15 0x401bc
#define A_MC_UPCTL_DTUWACTL 0x40200
#define S_DTU_WR_ROW0 13
#define M_DTU_WR_ROW0 0xffffU
#define V_DTU_WR_ROW0(x) ((x) << S_DTU_WR_ROW0)
#define G_DTU_WR_ROW0(x) (((x) >> S_DTU_WR_ROW0) & M_DTU_WR_ROW0)
#define A_MC_LMC_SDTR0 0x40200
#define S_REFI 16
#define M_REFI 0xffffU
#define V_REFI(x) ((x) << S_REFI)
#define G_REFI(x) (((x) >> S_REFI) & M_REFI)
#define S_T_RFC_XPR 0
#define M_T_RFC_XPR 0xfffU
#define V_T_RFC_XPR(x) ((x) << S_T_RFC_XPR)
#define G_T_RFC_XPR(x) (((x) >> S_T_RFC_XPR) & M_T_RFC_XPR)
#define A_MC_UPCTL_DTURACTL 0x40204
#define S_DTU_RD_ROW0 13
#define M_DTU_RD_ROW0 0xffffU
#define V_DTU_RD_ROW0(x) ((x) << S_DTU_RD_ROW0)
#define G_DTU_RD_ROW0(x) (((x) >> S_DTU_RD_ROW0) & M_DTU_RD_ROW0)
#define A_MC_LMC_SDTR1 0x40204
#define S_T_LEADOFF 31
#define V_T_LEADOFF(x) ((x) << S_T_LEADOFF)
#define F_T_LEADOFF V_T_LEADOFF(1U)
#define S_ODT_DELAY 30
#define V_ODT_DELAY(x) ((x) << S_ODT_DELAY)
#define F_ODT_DELAY V_ODT_DELAY(1U)
#define S_ODT_WIDTH 29
#define V_ODT_WIDTH(x) ((x) << S_ODT_WIDTH)
#define F_ODT_WIDTH V_ODT_WIDTH(1U)
#define S_T_WTRO 24
#define M_T_WTRO 0xfU
#define V_T_WTRO(x) ((x) << S_T_WTRO)
#define G_T_WTRO(x) (((x) >> S_T_WTRO) & M_T_WTRO)
#define S_T_RTWO 16
#define M_T_RTWO 0xfU
#define V_T_RTWO(x) ((x) << S_T_RTWO)
#define G_T_RTWO(x) (((x) >> S_T_RTWO) & M_T_RTWO)
#define S_T_RTW_ADJ 12
#define M_T_RTW_ADJ 0xfU
#define V_T_RTW_ADJ(x) ((x) << S_T_RTW_ADJ)
#define G_T_RTW_ADJ(x) (((x) >> S_T_RTW_ADJ) & M_T_RTW_ADJ)
#define S_T_WTWO 8
#define M_T_WTWO 0xfU
#define V_T_WTWO(x) ((x) << S_T_WTWO)
#define G_T_WTWO(x) (((x) >> S_T_WTWO) & M_T_WTWO)
#define S_T_RTRO 0
#define M_T_RTRO 0xfU
#define V_T_RTRO(x) ((x) << S_T_RTRO)
#define G_T_RTRO(x) (((x) >> S_T_RTRO) & M_T_RTRO)
#define A_MC_UPCTL_DTUCFG 0x40208
#define A_MC_LMC_SDTR2 0x40208
#define S_T6_T_CWL 28
#define M_T6_T_CWL 0xfU
#define V_T6_T_CWL(x) ((x) << S_T6_T_CWL)
#define G_T6_T_CWL(x) (((x) >> S_T6_T_CWL) & M_T6_T_CWL)
#define S_T_RCD0 24
#define M_T_RCD0 0xfU
#define V_T_RCD0(x) ((x) << S_T_RCD0)
#define G_T_RCD0(x) (((x) >> S_T_RCD0) & M_T_RCD0)
#define S_T_PL 20
#define M_T_PL 0xfU
#define V_T_PL(x) ((x) << S_T_PL)
#define G_T_PL(x) (((x) >> S_T_PL) & M_T_PL)
#define S_T_RP0 16
#define M_T_RP0 0xfU
#define V_T_RP0(x) ((x) << S_T_RP0)
#define G_T_RP0(x) (((x) >> S_T_RP0) & M_T_RP0)
#define S_T_RP1 15
#define V_T_RP1(x) ((x) << S_T_RP1)
#define F_T_RP1 V_T_RP1(1U)
#define S_T_RCD1 14
#define V_T_RCD1(x) ((x) << S_T_RCD1)
#define F_T_RCD1 V_T_RCD1(1U)
#define S_T6_T_RC 8
#define M_T6_T_RC 0x3fU
#define V_T6_T_RC(x) ((x) << S_T6_T_RC)
#define G_T6_T_RC(x) (((x) >> S_T6_T_RC) & M_T6_T_RC)
#define A_MC_UPCTL_DTUECTL 0x4020c
#define A_MC_LMC_SDTR3 0x4020c
#define S_T_WTR_S 28
#define M_T_WTR_S 0xfU
#define V_T_WTR_S(x) ((x) << S_T_WTR_S)
#define G_T_WTR_S(x) (((x) >> S_T_WTR_S) & M_T_WTR_S)
#define S_T6_T_WTR 24
#define M_T6_T_WTR 0xfU
#define V_T6_T_WTR(x) ((x) << S_T6_T_WTR)
#define G_T6_T_WTR(x) (((x) >> S_T6_T_WTR) & M_T6_T_WTR)
#define S_FAW_ADJ 20
#define M_FAW_ADJ 0x3U
#define V_FAW_ADJ(x) ((x) << S_FAW_ADJ)
#define G_FAW_ADJ(x) (((x) >> S_FAW_ADJ) & M_FAW_ADJ)
#define S_T6_T_RTP 16
#define M_T6_T_RTP 0xfU
#define V_T6_T_RTP(x) ((x) << S_T6_T_RTP)
#define G_T6_T_RTP(x) (((x) >> S_T6_T_RTP) & M_T6_T_RTP)
#define S_T_RRD_L 12
#define M_T_RRD_L 0xfU
#define V_T_RRD_L(x) ((x) << S_T_RRD_L)
#define G_T_RRD_L(x) (((x) >> S_T_RRD_L) & M_T_RRD_L)
#define S_T6_T_RRD 8
#define M_T6_T_RRD 0xfU
#define V_T6_T_RRD(x) ((x) << S_T6_T_RRD)
#define G_T6_T_RRD(x) (((x) >> S_T6_T_RRD) & M_T6_T_RRD)
#define S_T_XSDLL 0
#define M_T_XSDLL 0xffU
#define V_T_XSDLL(x) ((x) << S_T_XSDLL)
#define G_T_XSDLL(x) (((x) >> S_T_XSDLL) & M_T_XSDLL)
#define A_MC_UPCTL_DTUWD0 0x40210
#define A_MC_LMC_SDTR4 0x40210
#define S_T_RDDATA_EN 24
#define M_T_RDDATA_EN 0x7fU
#define V_T_RDDATA_EN(x) ((x) << S_T_RDDATA_EN)
#define G_T_RDDATA_EN(x) (((x) >> S_T_RDDATA_EN) & M_T_RDDATA_EN)
#define S_T_SYS_RDLAT 16
#define M_T_SYS_RDLAT 0x3fU
#define V_T_SYS_RDLAT(x) ((x) << S_T_SYS_RDLAT)
#define G_T_SYS_RDLAT(x) (((x) >> S_T_SYS_RDLAT) & M_T_SYS_RDLAT)
#define S_T_CCD_L 12
#define M_T_CCD_L 0xfU
#define V_T_CCD_L(x) ((x) << S_T_CCD_L)
#define G_T_CCD_L(x) (((x) >> S_T_CCD_L) & M_T_CCD_L)
#define S_T_CCD 8
#define M_T_CCD 0x7U
#define V_T_CCD(x) ((x) << S_T_CCD)
#define G_T_CCD(x) (((x) >> S_T_CCD) & M_T_CCD)
#define S_T_CPDED 5
#define M_T_CPDED 0x7U
#define V_T_CPDED(x) ((x) << S_T_CPDED)
#define G_T_CPDED(x) (((x) >> S_T_CPDED) & M_T_CPDED)
#define S_T6_T_MOD 0
#define M_T6_T_MOD 0x1fU
#define V_T6_T_MOD(x) ((x) << S_T6_T_MOD)
#define G_T6_T_MOD(x) (((x) >> S_T6_T_MOD) & M_T6_T_MOD)
#define A_MC_UPCTL_DTUWD1 0x40214
#define A_MC_LMC_SDTR5 0x40214
#define S_T_PHY_WRDATA 24
#define M_T_PHY_WRDATA 0x7U
#define V_T_PHY_WRDATA(x) ((x) << S_T_PHY_WRDATA)
#define G_T_PHY_WRDATA(x) (((x) >> S_T_PHY_WRDATA) & M_T_PHY_WRDATA)
#define S_T_PHY_WRLAT 16
#define M_T_PHY_WRLAT 0x1fU
#define V_T_PHY_WRLAT(x) ((x) << S_T_PHY_WRLAT)
#define G_T_PHY_WRLAT(x) (((x) >> S_T_PHY_WRLAT) & M_T_PHY_WRLAT)
#define A_MC_UPCTL_DTUWD2 0x40218
#define A_MC_UPCTL_DTUWD3 0x4021c
#define A_MC_UPCTL_DTUWDM 0x40220
#define A_MC_UPCTL_DTURD0 0x40224
#define A_MC_UPCTL_DTURD1 0x40228
#define A_MC_LMC_DBG0 0x40228
#define S_T_SYS_RDLAT_DBG 16
#define M_T_SYS_RDLAT_DBG 0x1fU
#define V_T_SYS_RDLAT_DBG(x) ((x) << S_T_SYS_RDLAT_DBG)
#define G_T_SYS_RDLAT_DBG(x) (((x) >> S_T_SYS_RDLAT_DBG) & M_T_SYS_RDLAT_DBG)
#define A_MC_UPCTL_DTURD2 0x4022c
#define A_MC_UPCTL_DTURD3 0x40230
#define A_MC_UPCTL_DTULFSRWD 0x40234
#define A_MC_UPCTL_DTULFSRRD 0x40238
#define A_MC_UPCTL_DTUEAF 0x4023c
#define S_EA_ROW0 13
#define M_EA_ROW0 0xffffU
#define V_EA_ROW0(x) ((x) << S_EA_ROW0)
#define G_EA_ROW0(x) (((x) >> S_EA_ROW0) & M_EA_ROW0)
#define A_MC_UPCTL_DFITCTRLDELAY 0x40240
#define S_TCTRL_DELAY 0
#define M_TCTRL_DELAY 0xfU
#define V_TCTRL_DELAY(x) ((x) << S_TCTRL_DELAY)
#define G_TCTRL_DELAY(x) (((x) >> S_TCTRL_DELAY) & M_TCTRL_DELAY)
#define A_MC_LMC_SMR0 0x40240
#define S_SMR0_RFU0 13
#define M_SMR0_RFU0 0x7U
#define V_SMR0_RFU0(x) ((x) << S_SMR0_RFU0)
#define G_SMR0_RFU0(x) (((x) >> S_SMR0_RFU0) & M_SMR0_RFU0)
#define S_PPD 12
#define V_PPD(x) ((x) << S_PPD)
#define F_PPD V_PPD(1U)
#define S_WR_RTP 9
#define M_WR_RTP 0x7U
#define V_WR_RTP(x) ((x) << S_WR_RTP)
#define G_WR_RTP(x) (((x) >> S_WR_RTP) & M_WR_RTP)
#define S_SMR0_DLL 8
#define V_SMR0_DLL(x) ((x) << S_SMR0_DLL)
#define F_SMR0_DLL V_SMR0_DLL(1U)
#define S_TM 7
#define V_TM(x) ((x) << S_TM)
#define F_TM V_TM(1U)
#define S_CL31 4
#define M_CL31 0x7U
#define V_CL31(x) ((x) << S_CL31)
#define G_CL31(x) (((x) >> S_CL31) & M_CL31)
#define S_RBT 3
#define V_RBT(x) ((x) << S_RBT)
#define F_RBT V_RBT(1U)
#define S_CL0 2
#define V_CL0(x) ((x) << S_CL0)
#define F_CL0 V_CL0(1U)
#define S_BL 0
#define M_BL 0x3U
#define V_BL(x) ((x) << S_BL)
#define G_BL(x) (((x) >> S_BL) & M_BL)
#define A_MC_UPCTL_DFIODTCFG 0x40244
#define S_RANK3_ODT_WRITE_NSEL 26
#define V_RANK3_ODT_WRITE_NSEL(x) ((x) << S_RANK3_ODT_WRITE_NSEL)
#define F_RANK3_ODT_WRITE_NSEL V_RANK3_ODT_WRITE_NSEL(1U)
#define A_MC_LMC_SMR1 0x40244
#define S_QOFF 12
#define V_QOFF(x) ((x) << S_QOFF)
#define F_QOFF V_QOFF(1U)
#define S_TDQS 11
#define V_TDQS(x) ((x) << S_TDQS)
#define F_TDQS V_TDQS(1U)
#define S_SMR1_RFU0 10
#define V_SMR1_RFU0(x) ((x) << S_SMR1_RFU0)
#define F_SMR1_RFU0 V_SMR1_RFU0(1U)
#define S_RTT_NOM0 9
#define V_RTT_NOM0(x) ((x) << S_RTT_NOM0)
#define F_RTT_NOM0 V_RTT_NOM0(1U)
#define S_SMR1_RFU1 8
#define V_SMR1_RFU1(x) ((x) << S_SMR1_RFU1)
#define F_SMR1_RFU1 V_SMR1_RFU1(1U)
#define S_WR_LEVEL 7
#define V_WR_LEVEL(x) ((x) << S_WR_LEVEL)
#define F_WR_LEVEL V_WR_LEVEL(1U)
#define S_RTT_NOM1 6
#define V_RTT_NOM1(x) ((x) << S_RTT_NOM1)
#define F_RTT_NOM1 V_RTT_NOM1(1U)
#define S_DIC0 5
#define V_DIC0(x) ((x) << S_DIC0)
#define F_DIC0 V_DIC0(1U)
#define S_AL 3
#define M_AL 0x3U
#define V_AL(x) ((x) << S_AL)
#define G_AL(x) (((x) >> S_AL) & M_AL)
#define S_RTT_NOM2 2
#define V_RTT_NOM2(x) ((x) << S_RTT_NOM2)
#define F_RTT_NOM2 V_RTT_NOM2(1U)
#define S_DIC1 1
#define V_DIC1(x) ((x) << S_DIC1)
#define F_DIC1 V_DIC1(1U)
#define S_SMR1_DLL 0
#define V_SMR1_DLL(x) ((x) << S_SMR1_DLL)
#define F_SMR1_DLL V_SMR1_DLL(1U)
#define A_MC_UPCTL_DFIODTCFG1 0x40248
#define S_ODT_LEN_B8_R 24
#define M_ODT_LEN_B8_R 0x7U
#define V_ODT_LEN_B8_R(x) ((x) << S_ODT_LEN_B8_R)
#define G_ODT_LEN_B8_R(x) (((x) >> S_ODT_LEN_B8_R) & M_ODT_LEN_B8_R)
#define S_ODT_LEN_BL8_W 16
#define M_ODT_LEN_BL8_W 0x7U
#define V_ODT_LEN_BL8_W(x) ((x) << S_ODT_LEN_BL8_W)
#define G_ODT_LEN_BL8_W(x) (((x) >> S_ODT_LEN_BL8_W) & M_ODT_LEN_BL8_W)
#define S_ODT_LAT_R 8
#define M_ODT_LAT_R 0x1fU
#define V_ODT_LAT_R(x) ((x) << S_ODT_LAT_R)
#define G_ODT_LAT_R(x) (((x) >> S_ODT_LAT_R) & M_ODT_LAT_R)
#define S_ODT_LAT_W 0
#define M_ODT_LAT_W 0x1fU
#define V_ODT_LAT_W(x) ((x) << S_ODT_LAT_W)
#define G_ODT_LAT_W(x) (((x) >> S_ODT_LAT_W) & M_ODT_LAT_W)
#define A_MC_LMC_SMR2 0x40248
#define S_WR_CRC 12
#define V_WR_CRC(x) ((x) << S_WR_CRC)
#define F_WR_CRC V_WR_CRC(1U)
#define S_RD_CRC 11
#define V_RD_CRC(x) ((x) << S_RD_CRC)
#define F_RD_CRC V_RD_CRC(1U)
#define S_RTT_WR 9
#define M_RTT_WR 0x3U
#define V_RTT_WR(x) ((x) << S_RTT_WR)
#define G_RTT_WR(x) (((x) >> S_RTT_WR) & M_RTT_WR)
#define S_SMR2_RFU0 8
#define V_SMR2_RFU0(x) ((x) << S_SMR2_RFU0)
#define F_SMR2_RFU0 V_SMR2_RFU0(1U)
#define S_SRT_ASR1 7
#define V_SRT_ASR1(x) ((x) << S_SRT_ASR1)
#define F_SRT_ASR1 V_SRT_ASR1(1U)
#define S_ASR0 6
#define V_ASR0(x) ((x) << S_ASR0)
#define F_ASR0 V_ASR0(1U)
#define S_CWL 3
#define M_CWL 0x7U
#define V_CWL(x) ((x) << S_CWL)
#define G_CWL(x) (((x) >> S_CWL) & M_CWL)
#define S_PASR 0
#define M_PASR 0x7U
#define V_PASR(x) ((x) << S_PASR)
#define G_PASR(x) (((x) >> S_PASR) & M_PASR)
#define A_MC_UPCTL_DFIODTRANKMAP 0x4024c
#define S_ODT_RANK_MAP3 12
#define M_ODT_RANK_MAP3 0xfU
#define V_ODT_RANK_MAP3(x) ((x) << S_ODT_RANK_MAP3)
#define G_ODT_RANK_MAP3(x) (((x) >> S_ODT_RANK_MAP3) & M_ODT_RANK_MAP3)
#define S_ODT_RANK_MAP2 8
#define M_ODT_RANK_MAP2 0xfU
#define V_ODT_RANK_MAP2(x) ((x) << S_ODT_RANK_MAP2)
#define G_ODT_RANK_MAP2(x) (((x) >> S_ODT_RANK_MAP2) & M_ODT_RANK_MAP2)
#define S_ODT_RANK_MAP1 4
#define M_ODT_RANK_MAP1 0xfU
#define V_ODT_RANK_MAP1(x) ((x) << S_ODT_RANK_MAP1)
#define G_ODT_RANK_MAP1(x) (((x) >> S_ODT_RANK_MAP1) & M_ODT_RANK_MAP1)
#define S_ODT_RANK_MAP0 0
#define M_ODT_RANK_MAP0 0xfU
#define V_ODT_RANK_MAP0(x) ((x) << S_ODT_RANK_MAP0)
#define G_ODT_RANK_MAP0(x) (((x) >> S_ODT_RANK_MAP0) & M_ODT_RANK_MAP0)
#define A_MC_LMC_SMR3 0x4024c
#define S_MPR_RD_FMT 11
#define M_MPR_RD_FMT 0x3U
#define V_MPR_RD_FMT(x) ((x) << S_MPR_RD_FMT)
#define G_MPR_RD_FMT(x) (((x) >> S_MPR_RD_FMT) & M_MPR_RD_FMT)
#define S_SMR3_RFU0 9
#define M_SMR3_RFU0 0x3U
#define V_SMR3_RFU0(x) ((x) << S_SMR3_RFU0)
#define G_SMR3_RFU0(x) (((x) >> S_SMR3_RFU0) & M_SMR3_RFU0)
#define S_FGR_MODE 6
#define M_FGR_MODE 0x7U
#define V_FGR_MODE(x) ((x) << S_FGR_MODE)
#define G_FGR_MODE(x) (((x) >> S_FGR_MODE) & M_FGR_MODE)
#define S_MRS_RDO 5
#define V_MRS_RDO(x) ((x) << S_MRS_RDO)
#define F_MRS_RDO V_MRS_RDO(1U)
#define S_DRAM_ADR 4
#define V_DRAM_ADR(x) ((x) << S_DRAM_ADR)
#define F_DRAM_ADR V_DRAM_ADR(1U)
#define S_GD_MODE 3
#define V_GD_MODE(x) ((x) << S_GD_MODE)
#define F_GD_MODE V_GD_MODE(1U)
#define S_MPR 2
#define V_MPR(x) ((x) << S_MPR)
#define F_MPR V_MPR(1U)
#define S_MPR_SEL 0
#define M_MPR_SEL 0x3U
#define V_MPR_SEL(x) ((x) << S_MPR_SEL)
#define G_MPR_SEL(x) (((x) >> S_MPR_SEL) & M_MPR_SEL)
#define A_MC_UPCTL_DFITPHYWRDATA 0x40250
#define S_TPHY_WRDATA 0
#define M_TPHY_WRDATA 0x1fU
#define V_TPHY_WRDATA(x) ((x) << S_TPHY_WRDATA)
#define G_TPHY_WRDATA(x) (((x) >> S_TPHY_WRDATA) & M_TPHY_WRDATA)
#define A_MC_LMC_SMR4 0x40250
#define S_WR_PRE 12
#define V_WR_PRE(x) ((x) << S_WR_PRE)
#define F_WR_PRE V_WR_PRE(1U)
#define S_RD_PRE 11
#define V_RD_PRE(x) ((x) << S_RD_PRE)
#define F_RD_PRE V_RD_PRE(1U)
#define S_RPT_MODE 10
#define V_RPT_MODE(x) ((x) << S_RPT_MODE)
#define F_RPT_MODE V_RPT_MODE(1U)
#define S_FESR_MODE 9
#define V_FESR_MODE(x) ((x) << S_FESR_MODE)
#define F_FESR_MODE V_FESR_MODE(1U)
#define S_CS_LAT_MODE 6
#define M_CS_LAT_MODE 0x7U
#define V_CS_LAT_MODE(x) ((x) << S_CS_LAT_MODE)
#define G_CS_LAT_MODE(x) (((x) >> S_CS_LAT_MODE) & M_CS_LAT_MODE)
#define S_ALERT_STAT 5
#define V_ALERT_STAT(x) ((x) << S_ALERT_STAT)
#define F_ALERT_STAT V_ALERT_STAT(1U)
#define S_IVM_MODE 4
#define V_IVM_MODE(x) ((x) << S_IVM_MODE)
#define F_IVM_MODE V_IVM_MODE(1U)
#define S_TCR_MODE 3
#define V_TCR_MODE(x) ((x) << S_TCR_MODE)
#define F_TCR_MODE V_TCR_MODE(1U)
#define S_TCR_RANGE 2
#define V_TCR_RANGE(x) ((x) << S_TCR_RANGE)
#define F_TCR_RANGE V_TCR_RANGE(1U)
#define S_MPD_MODE 1
#define V_MPD_MODE(x) ((x) << S_MPD_MODE)
#define F_MPD_MODE V_MPD_MODE(1U)
#define S_SMR4_RFU 0
#define V_SMR4_RFU(x) ((x) << S_SMR4_RFU)
#define F_SMR4_RFU V_SMR4_RFU(1U)
#define A_MC_UPCTL_DFITPHYWRLAT 0x40254
#define S_TPHY_WRLAT 0
#define M_TPHY_WRLAT 0x1fU
#define V_TPHY_WRLAT(x) ((x) << S_TPHY_WRLAT)
#define G_TPHY_WRLAT(x) (((x) >> S_TPHY_WRLAT) & M_TPHY_WRLAT)
#define A_MC_LMC_SMR5 0x40254
#define S_RD_DBI 11
#define V_RD_DBI(x) ((x) << S_RD_DBI)
#define F_RD_DBI V_RD_DBI(1U)
#define S_WR_DBI 10
#define V_WR_DBI(x) ((x) << S_WR_DBI)
#define F_WR_DBI V_WR_DBI(1U)
#define S_DM_MODE 9
#define V_DM_MODE(x) ((x) << S_DM_MODE)
#define F_DM_MODE V_DM_MODE(1U)
#define S_RTT_PARK 6
#define M_RTT_PARK 0x7U
#define V_RTT_PARK(x) ((x) << S_RTT_PARK)
#define G_RTT_PARK(x) (((x) >> S_RTT_PARK) & M_RTT_PARK)
#define S_SMR5_RFU 5
#define V_SMR5_RFU(x) ((x) << S_SMR5_RFU)
#define F_SMR5_RFU V_SMR5_RFU(1U)
#define S_PAR_ERR_STAT 4
#define V_PAR_ERR_STAT(x) ((x) << S_PAR_ERR_STAT)
#define F_PAR_ERR_STAT V_PAR_ERR_STAT(1U)
#define S_CRC_CLEAR 3
#define V_CRC_CLEAR(x) ((x) << S_CRC_CLEAR)
#define F_CRC_CLEAR V_CRC_CLEAR(1U)
#define S_PAR_LAT_MODE 0
#define M_PAR_LAT_MODE 0x7U
#define V_PAR_LAT_MODE(x) ((x) << S_PAR_LAT_MODE)
#define G_PAR_LAT_MODE(x) (((x) >> S_PAR_LAT_MODE) & M_PAR_LAT_MODE)
#define A_MC_LMC_SMR6 0x40258
#define S_TCCD_L 10
#define M_TCCD_L 0x7U
#define V_TCCD_L(x) ((x) << S_TCCD_L)
#define G_TCCD_L(x) (((x) >> S_TCCD_L) & M_TCCD_L)
#define S_SRM6_RFU 7
#define M_SRM6_RFU 0x7U
#define V_SRM6_RFU(x) ((x) << S_SRM6_RFU)
#define G_SRM6_RFU(x) (((x) >> S_SRM6_RFU) & M_SRM6_RFU)
#define S_VREF_DQ_RANGE 6
#define V_VREF_DQ_RANGE(x) ((x) << S_VREF_DQ_RANGE)
#define F_VREF_DQ_RANGE V_VREF_DQ_RANGE(1U)
#define S_VREF_DQ_VALUE 0
#define M_VREF_DQ_VALUE 0x3fU
#define V_VREF_DQ_VALUE(x) ((x) << S_VREF_DQ_VALUE)
#define G_VREF_DQ_VALUE(x) (((x) >> S_VREF_DQ_VALUE) & M_VREF_DQ_VALUE)
#define A_MC_UPCTL_DFITRDDATAEN 0x40260
#define S_TRDDATA_EN 0
#define M_TRDDATA_EN 0x1fU
#define V_TRDDATA_EN(x) ((x) << S_TRDDATA_EN)
#define G_TRDDATA_EN(x) (((x) >> S_TRDDATA_EN) & M_TRDDATA_EN)
#define A_MC_UPCTL_DFITPHYRDLAT 0x40264
#define S_TPHY_RDLAT 0
#define M_TPHY_RDLAT 0x3fU
#define V_TPHY_RDLAT(x) ((x) << S_TPHY_RDLAT)
#define G_TPHY_RDLAT(x) (((x) >> S_TPHY_RDLAT) & M_TPHY_RDLAT)
#define A_MC_UPCTL_DFITPHYUPDTYPE0 0x40270
#define S_TPHYUPD_TYPE0 0
#define M_TPHYUPD_TYPE0 0xfffU
#define V_TPHYUPD_TYPE0(x) ((x) << S_TPHYUPD_TYPE0)
#define G_TPHYUPD_TYPE0(x) (((x) >> S_TPHYUPD_TYPE0) & M_TPHYUPD_TYPE0)
#define A_MC_UPCTL_DFITPHYUPDTYPE1 0x40274
#define S_TPHYUPD_TYPE1 0
#define M_TPHYUPD_TYPE1 0xfffU
#define V_TPHYUPD_TYPE1(x) ((x) << S_TPHYUPD_TYPE1)
#define G_TPHYUPD_TYPE1(x) (((x) >> S_TPHYUPD_TYPE1) & M_TPHYUPD_TYPE1)
#define A_MC_UPCTL_DFITPHYUPDTYPE2 0x40278
#define S_TPHYUPD_TYPE2 0
#define M_TPHYUPD_TYPE2 0xfffU
#define V_TPHYUPD_TYPE2(x) ((x) << S_TPHYUPD_TYPE2)
#define G_TPHYUPD_TYPE2(x) (((x) >> S_TPHYUPD_TYPE2) & M_TPHYUPD_TYPE2)
#define A_MC_UPCTL_DFITPHYUPDTYPE3 0x4027c
#define S_TPHYUPD_TYPE3 0
#define M_TPHYUPD_TYPE3 0xfffU
#define V_TPHYUPD_TYPE3(x) ((x) << S_TPHYUPD_TYPE3)
#define G_TPHYUPD_TYPE3(x) (((x) >> S_TPHYUPD_TYPE3) & M_TPHYUPD_TYPE3)
#define A_MC_UPCTL_DFITCTRLUPDMIN 0x40280
#define S_TCTRLUPD_MIN 0
#define M_TCTRLUPD_MIN 0xffffU
#define V_TCTRLUPD_MIN(x) ((x) << S_TCTRLUPD_MIN)
#define G_TCTRLUPD_MIN(x) (((x) >> S_TCTRLUPD_MIN) & M_TCTRLUPD_MIN)
#define A_MC_LMC_ODTR0 0x40280
#define S_RK0W 25
#define V_RK0W(x) ((x) << S_RK0W)
#define F_RK0W V_RK0W(1U)
#define S_RK0R 24
#define V_RK0R(x) ((x) << S_RK0R)
#define F_RK0R V_RK0R(1U)
#define A_MC_UPCTL_DFITCTRLUPDMAX 0x40284
#define S_TCTRLUPD_MAX 0
#define M_TCTRLUPD_MAX 0xffffU
#define V_TCTRLUPD_MAX(x) ((x) << S_TCTRLUPD_MAX)
#define G_TCTRLUPD_MAX(x) (((x) >> S_TCTRLUPD_MAX) & M_TCTRLUPD_MAX)
#define A_MC_UPCTL_DFITCTRLUPDDLY 0x40288
#define S_TCTRLUPD_DLY 0
#define M_TCTRLUPD_DLY 0xfU
#define V_TCTRLUPD_DLY(x) ((x) << S_TCTRLUPD_DLY)
#define G_TCTRLUPD_DLY(x) (((x) >> S_TCTRLUPD_DLY) & M_TCTRLUPD_DLY)
#define A_MC_UPCTL_DFIUPDCFG 0x40290
#define S_DFI_PHYUPD_EN 1
#define V_DFI_PHYUPD_EN(x) ((x) << S_DFI_PHYUPD_EN)
#define F_DFI_PHYUPD_EN V_DFI_PHYUPD_EN(1U)
#define S_DFI_CTRLUPD_EN 0
#define V_DFI_CTRLUPD_EN(x) ((x) << S_DFI_CTRLUPD_EN)
#define F_DFI_CTRLUPD_EN V_DFI_CTRLUPD_EN(1U)
#define A_MC_UPCTL_DFITREFMSKI 0x40294
#define S_TREFMSKI 0
#define M_TREFMSKI 0xffU
#define V_TREFMSKI(x) ((x) << S_TREFMSKI)
#define G_TREFMSKI(x) (((x) >> S_TREFMSKI) & M_TREFMSKI)
#define A_MC_UPCTL_DFITCTRLUPDI 0x40298
#define A_MC_UPCTL_DFITRCFG0 0x402ac
#define S_DFI_WRLVL_RANK_SEL 16
#define M_DFI_WRLVL_RANK_SEL 0xfU
#define V_DFI_WRLVL_RANK_SEL(x) ((x) << S_DFI_WRLVL_RANK_SEL)
#define G_DFI_WRLVL_RANK_SEL(x) (((x) >> S_DFI_WRLVL_RANK_SEL) & M_DFI_WRLVL_RANK_SEL)
#define S_DFI_RDLVL_EDGE 4
#define M_DFI_RDLVL_EDGE 0x1ffU
#define V_DFI_RDLVL_EDGE(x) ((x) << S_DFI_RDLVL_EDGE)
#define G_DFI_RDLVL_EDGE(x) (((x) >> S_DFI_RDLVL_EDGE) & M_DFI_RDLVL_EDGE)
#define S_DFI_RDLVL_RANK_SEL 0
#define M_DFI_RDLVL_RANK_SEL 0xfU
#define V_DFI_RDLVL_RANK_SEL(x) ((x) << S_DFI_RDLVL_RANK_SEL)
#define G_DFI_RDLVL_RANK_SEL(x) (((x) >> S_DFI_RDLVL_RANK_SEL) & M_DFI_RDLVL_RANK_SEL)
#define A_MC_UPCTL_DFITRSTAT0 0x402b0
#define S_DFI_WRLVL_MODE 16
#define M_DFI_WRLVL_MODE 0x3U
#define V_DFI_WRLVL_MODE(x) ((x) << S_DFI_WRLVL_MODE)
#define G_DFI_WRLVL_MODE(x) (((x) >> S_DFI_WRLVL_MODE) & M_DFI_WRLVL_MODE)
#define S_DFI_RDLVL_GATE_MODE 8
#define M_DFI_RDLVL_GATE_MODE 0x3U
#define V_DFI_RDLVL_GATE_MODE(x) ((x) << S_DFI_RDLVL_GATE_MODE)
#define G_DFI_RDLVL_GATE_MODE(x) (((x) >> S_DFI_RDLVL_GATE_MODE) & M_DFI_RDLVL_GATE_MODE)
#define S_DFI_RDLVL_MODE 0
#define M_DFI_RDLVL_MODE 0x3U
#define V_DFI_RDLVL_MODE(x) ((x) << S_DFI_RDLVL_MODE)
#define G_DFI_RDLVL_MODE(x) (((x) >> S_DFI_RDLVL_MODE) & M_DFI_RDLVL_MODE)
#define A_MC_UPCTL_DFITRWRLVLEN 0x402b4
#define S_DFI_WRLVL_EN 0
#define M_DFI_WRLVL_EN 0x1ffU
#define V_DFI_WRLVL_EN(x) ((x) << S_DFI_WRLVL_EN)
#define G_DFI_WRLVL_EN(x) (((x) >> S_DFI_WRLVL_EN) & M_DFI_WRLVL_EN)
#define A_MC_UPCTL_DFITRRDLVLEN 0x402b8
#define S_DFI_RDLVL_EN 0
#define M_DFI_RDLVL_EN 0x1ffU
#define V_DFI_RDLVL_EN(x) ((x) << S_DFI_RDLVL_EN)
#define G_DFI_RDLVL_EN(x) (((x) >> S_DFI_RDLVL_EN) & M_DFI_RDLVL_EN)
#define A_MC_UPCTL_DFITRRDLVLGATEEN 0x402bc
#define S_DFI_RDLVL_GATE_EN 0
#define M_DFI_RDLVL_GATE_EN 0x1ffU
#define V_DFI_RDLVL_GATE_EN(x) ((x) << S_DFI_RDLVL_GATE_EN)
#define G_DFI_RDLVL_GATE_EN(x) (((x) >> S_DFI_RDLVL_GATE_EN) & M_DFI_RDLVL_GATE_EN)
#define A_MC_UPCTL_DFISTSTAT0 0x402c0
#define S_DFI_DATA_BYTE_DISABLE 16
#define M_DFI_DATA_BYTE_DISABLE 0x1ffU
#define V_DFI_DATA_BYTE_DISABLE(x) ((x) << S_DFI_DATA_BYTE_DISABLE)
#define G_DFI_DATA_BYTE_DISABLE(x) (((x) >> S_DFI_DATA_BYTE_DISABLE) & M_DFI_DATA_BYTE_DISABLE)
#define S_DFI_FREQ_RATIO 4
#define M_DFI_FREQ_RATIO 0x3U
#define V_DFI_FREQ_RATIO(x) ((x) << S_DFI_FREQ_RATIO)
#define G_DFI_FREQ_RATIO(x) (((x) >> S_DFI_FREQ_RATIO) & M_DFI_FREQ_RATIO)
#define S_DFI_INIT_START0 1
#define V_DFI_INIT_START0(x) ((x) << S_DFI_INIT_START0)
#define F_DFI_INIT_START0 V_DFI_INIT_START0(1U)
#define S_DFI_INIT_COMPLETE 0
#define V_DFI_INIT_COMPLETE(x) ((x) << S_DFI_INIT_COMPLETE)
#define F_DFI_INIT_COMPLETE V_DFI_INIT_COMPLETE(1U)
#define A_MC_UPCTL_DFISTCFG0 0x402c4
#define S_DFI_DATA_BYTE_DISABLE_EN 2
#define V_DFI_DATA_BYTE_DISABLE_EN(x) ((x) << S_DFI_DATA_BYTE_DISABLE_EN)
#define F_DFI_DATA_BYTE_DISABLE_EN V_DFI_DATA_BYTE_DISABLE_EN(1U)
#define S_DFI_FREQ_RATIO_EN 1
#define V_DFI_FREQ_RATIO_EN(x) ((x) << S_DFI_FREQ_RATIO_EN)
#define F_DFI_FREQ_RATIO_EN V_DFI_FREQ_RATIO_EN(1U)
#define S_DFI_INIT_START 0
#define V_DFI_INIT_START(x) ((x) << S_DFI_INIT_START)
#define F_DFI_INIT_START V_DFI_INIT_START(1U)
#define A_MC_UPCTL_DFISTCFG1 0x402c8
#define S_DFI_DRAM_CLK_DISABLE_EN_DPD 1
#define V_DFI_DRAM_CLK_DISABLE_EN_DPD(x) ((x) << S_DFI_DRAM_CLK_DISABLE_EN_DPD)
#define F_DFI_DRAM_CLK_DISABLE_EN_DPD V_DFI_DRAM_CLK_DISABLE_EN_DPD(1U)
#define S_DFI_DRAM_CLK_DISABLE_EN 0
#define V_DFI_DRAM_CLK_DISABLE_EN(x) ((x) << S_DFI_DRAM_CLK_DISABLE_EN)
#define F_DFI_DRAM_CLK_DISABLE_EN V_DFI_DRAM_CLK_DISABLE_EN(1U)
#define A_MC_UPCTL_DFITDRAMCLKEN 0x402d0
#define S_TDRAM_CLK_ENABLE 0
#define M_TDRAM_CLK_ENABLE 0xfU
#define V_TDRAM_CLK_ENABLE(x) ((x) << S_TDRAM_CLK_ENABLE)
#define G_TDRAM_CLK_ENABLE(x) (((x) >> S_TDRAM_CLK_ENABLE) & M_TDRAM_CLK_ENABLE)
#define A_MC_UPCTL_DFITDRAMCLKDIS 0x402d4
#define S_TDRAM_CLK_DISABLE 0
#define M_TDRAM_CLK_DISABLE 0xfU
#define V_TDRAM_CLK_DISABLE(x) ((x) << S_TDRAM_CLK_DISABLE)
#define G_TDRAM_CLK_DISABLE(x) (((x) >> S_TDRAM_CLK_DISABLE) & M_TDRAM_CLK_DISABLE)
#define A_MC_UPCTL_DFISTCFG2 0x402d8
#define S_PARITY_EN 1
#define V_PARITY_EN(x) ((x) << S_PARITY_EN)
#define F_PARITY_EN V_PARITY_EN(1U)
#define S_PARITY_INTR_EN 0
#define V_PARITY_INTR_EN(x) ((x) << S_PARITY_INTR_EN)
#define F_PARITY_INTR_EN V_PARITY_INTR_EN(1U)
#define A_MC_UPCTL_DFISTPARCLR 0x402dc
#define S_PARITY_LOG_CLR 1
#define V_PARITY_LOG_CLR(x) ((x) << S_PARITY_LOG_CLR)
#define F_PARITY_LOG_CLR V_PARITY_LOG_CLR(1U)
#define S_PARITY_INTR_CLR 0
#define V_PARITY_INTR_CLR(x) ((x) << S_PARITY_INTR_CLR)
#define F_PARITY_INTR_CLR V_PARITY_INTR_CLR(1U)
#define A_MC_UPCTL_DFISTPARLOG 0x402e0
#define A_MC_UPCTL_DFILPCFG0 0x402f0
#define S_DFI_LP_WAKEUP_DPD 28
#define M_DFI_LP_WAKEUP_DPD 0xfU
#define V_DFI_LP_WAKEUP_DPD(x) ((x) << S_DFI_LP_WAKEUP_DPD)
#define G_DFI_LP_WAKEUP_DPD(x) (((x) >> S_DFI_LP_WAKEUP_DPD) & M_DFI_LP_WAKEUP_DPD)
#define S_DFI_LP_EN_DPD 24
#define V_DFI_LP_EN_DPD(x) ((x) << S_DFI_LP_EN_DPD)
#define F_DFI_LP_EN_DPD V_DFI_LP_EN_DPD(1U)
#define S_DFI_TLP_RESP 16
#define M_DFI_TLP_RESP 0xfU
#define V_DFI_TLP_RESP(x) ((x) << S_DFI_TLP_RESP)
#define G_DFI_TLP_RESP(x) (((x) >> S_DFI_TLP_RESP) & M_DFI_TLP_RESP)
#define S_DFI_LP_EN_SR 8
#define V_DFI_LP_EN_SR(x) ((x) << S_DFI_LP_EN_SR)
#define F_DFI_LP_EN_SR V_DFI_LP_EN_SR(1U)
#define S_DFI_LP_WAKEUP_PD 4
#define M_DFI_LP_WAKEUP_PD 0xfU
#define V_DFI_LP_WAKEUP_PD(x) ((x) << S_DFI_LP_WAKEUP_PD)
#define G_DFI_LP_WAKEUP_PD(x) (((x) >> S_DFI_LP_WAKEUP_PD) & M_DFI_LP_WAKEUP_PD)
#define S_DFI_LP_EN_PD 0
#define V_DFI_LP_EN_PD(x) ((x) << S_DFI_LP_EN_PD)
#define F_DFI_LP_EN_PD V_DFI_LP_EN_PD(1U)
#define A_MC_UPCTL_DFITRWRLVLRESP0 0x40300
#define A_MC_UPCTL_DFITRWRLVLRESP1 0x40304
#define A_MC_LMC_CALSTAT 0x40304
#define S_PHYUPD_ERR 28
#define M_PHYUPD_ERR 0xfU
#define V_PHYUPD_ERR(x) ((x) << S_PHYUPD_ERR)
#define G_PHYUPD_ERR(x) (((x) >> S_PHYUPD_ERR) & M_PHYUPD_ERR)
#define S_PHYUPD_BUSY 27
#define V_PHYUPD_BUSY(x) ((x) << S_PHYUPD_BUSY)
#define F_PHYUPD_BUSY V_PHYUPD_BUSY(1U)
#define A_MC_UPCTL_DFITRWRLVLRESP2 0x40308
#define S_DFI_WRLVL_RESP2 0
#define M_DFI_WRLVL_RESP2 0xffU
#define V_DFI_WRLVL_RESP2(x) ((x) << S_DFI_WRLVL_RESP2)
#define G_DFI_WRLVL_RESP2(x) (((x) >> S_DFI_WRLVL_RESP2) & M_DFI_WRLVL_RESP2)
#define A_MC_UPCTL_DFITRRDLVLRESP0 0x4030c
#define A_MC_UPCTL_DFITRRDLVLRESP1 0x40310
#define A_MC_UPCTL_DFITRRDLVLRESP2 0x40314
#define S_DFI_RDLVL_RESP2 0
#define M_DFI_RDLVL_RESP2 0xffU
#define V_DFI_RDLVL_RESP2(x) ((x) << S_DFI_RDLVL_RESP2)
#define G_DFI_RDLVL_RESP2(x) (((x) >> S_DFI_RDLVL_RESP2) & M_DFI_RDLVL_RESP2)
#define A_MC_UPCTL_DFITRWRLVLDELAY0 0x40318
#define A_MC_UPCTL_DFITRWRLVLDELAY1 0x4031c
#define A_MC_UPCTL_DFITRWRLVLDELAY2 0x40320
#define S_DFI_WRLVL_DELAY2 0
#define M_DFI_WRLVL_DELAY2 0xffU
#define V_DFI_WRLVL_DELAY2(x) ((x) << S_DFI_WRLVL_DELAY2)
#define G_DFI_WRLVL_DELAY2(x) (((x) >> S_DFI_WRLVL_DELAY2) & M_DFI_WRLVL_DELAY2)
#define A_MC_UPCTL_DFITRRDLVLDELAY0 0x40324
#define A_MC_UPCTL_DFITRRDLVLDELAY1 0x40328
#define A_MC_UPCTL_DFITRRDLVLDELAY2 0x4032c
#define S_DFI_RDLVL_DELAY2 0
#define M_DFI_RDLVL_DELAY2 0xffU
#define V_DFI_RDLVL_DELAY2(x) ((x) << S_DFI_RDLVL_DELAY2)
#define G_DFI_RDLVL_DELAY2(x) (((x) >> S_DFI_RDLVL_DELAY2) & M_DFI_RDLVL_DELAY2)
#define A_MC_UPCTL_DFITRRDLVLGATEDELAY0 0x40330
#define A_MC_LMC_T_PHYUPD0 0x40330
#define A_MC_UPCTL_DFITRRDLVLGATEDELAY1 0x40334
#define A_MC_LMC_T_PHYUPD1 0x40334
#define A_MC_UPCTL_DFITRRDLVLGATEDELAY2 0x40338
#define S_DFI_RDLVL_GATE_DELAY2 0
#define M_DFI_RDLVL_GATE_DELAY2 0xffU
#define V_DFI_RDLVL_GATE_DELAY2(x) ((x) << S_DFI_RDLVL_GATE_DELAY2)
#define G_DFI_RDLVL_GATE_DELAY2(x) (((x) >> S_DFI_RDLVL_GATE_DELAY2) & M_DFI_RDLVL_GATE_DELAY2)
#define A_MC_LMC_T_PHYUPD2 0x40338
#define A_MC_UPCTL_DFITRCMD 0x4033c
#define S_DFITRCMD_START 31
#define V_DFITRCMD_START(x) ((x) << S_DFITRCMD_START)
#define F_DFITRCMD_START V_DFITRCMD_START(1U)
#define S_DFITRCMD_EN 4
#define M_DFITRCMD_EN 0x1ffU
#define V_DFITRCMD_EN(x) ((x) << S_DFITRCMD_EN)
#define G_DFITRCMD_EN(x) (((x) >> S_DFITRCMD_EN) & M_DFITRCMD_EN)
#define S_DFITRCMD_OPCODE 0
#define M_DFITRCMD_OPCODE 0x3U
#define V_DFITRCMD_OPCODE(x) ((x) << S_DFITRCMD_OPCODE)
#define G_DFITRCMD_OPCODE(x) (((x) >> S_DFITRCMD_OPCODE) & M_DFITRCMD_OPCODE)
#define A_MC_LMC_T_PHYUPD3 0x4033c
#define A_MC_UPCTL_IPVR 0x403f8
#define A_MC_UPCTL_IPTR 0x403fc
#define A_MC_P_DDRPHY_RST_CTRL 0x41300
#define S_PHY_DRAM_WL 17
#define M_PHY_DRAM_WL 0x1fU
#define V_PHY_DRAM_WL(x) ((x) << S_PHY_DRAM_WL)
#define G_PHY_DRAM_WL(x) (((x) >> S_PHY_DRAM_WL) & M_PHY_DRAM_WL)
#define S_PHY_CALIB_DONE 5
#define V_PHY_CALIB_DONE(x) ((x) << S_PHY_CALIB_DONE)
#define F_PHY_CALIB_DONE V_PHY_CALIB_DONE(1U)
#define S_CTL_CAL_REQ 4
#define V_CTL_CAL_REQ(x) ((x) << S_CTL_CAL_REQ)
#define F_CTL_CAL_REQ V_CTL_CAL_REQ(1U)
#define S_CTL_CKE 3
#define V_CTL_CKE(x) ((x) << S_CTL_CKE)
#define F_CTL_CKE V_CTL_CKE(1U)
#define S_CTL_RST_N 2
#define V_CTL_RST_N(x) ((x) << S_CTL_RST_N)
#define F_CTL_RST_N V_CTL_RST_N(1U)
#define S_PHY_CAL_REQ 21
#define V_PHY_CAL_REQ(x) ((x) << S_PHY_CAL_REQ)
#define F_PHY_CAL_REQ V_PHY_CAL_REQ(1U)
#define S_T6_PHY_DRAM_WL 17
#define M_T6_PHY_DRAM_WL 0xfU
#define V_T6_PHY_DRAM_WL(x) ((x) << S_T6_PHY_DRAM_WL)
#define G_T6_PHY_DRAM_WL(x) (((x) >> S_T6_PHY_DRAM_WL) & M_T6_PHY_DRAM_WL)
#define A_MC_P_PERFORMANCE_CTRL 0x41304
#define S_BUF_USE_TH 12
#define M_BUF_USE_TH 0x7U
#define V_BUF_USE_TH(x) ((x) << S_BUF_USE_TH)
#define G_BUF_USE_TH(x) (((x) >> S_BUF_USE_TH) & M_BUF_USE_TH)
#define S_MC_IDLE_TH 8
#define M_MC_IDLE_TH 0xfU
#define V_MC_IDLE_TH(x) ((x) << S_MC_IDLE_TH)
#define G_MC_IDLE_TH(x) (((x) >> S_MC_IDLE_TH) & M_MC_IDLE_TH)
#define S_RMW_DEFER_EN 7
#define V_RMW_DEFER_EN(x) ((x) << S_RMW_DEFER_EN)
#define F_RMW_DEFER_EN V_RMW_DEFER_EN(1U)
#define S_DDR3_BRBC_MODE 6
#define V_DDR3_BRBC_MODE(x) ((x) << S_DDR3_BRBC_MODE)
#define F_DDR3_BRBC_MODE V_DDR3_BRBC_MODE(1U)
#define S_RMW_DWRITE_EN 5
#define V_RMW_DWRITE_EN(x) ((x) << S_RMW_DWRITE_EN)
#define F_RMW_DWRITE_EN V_RMW_DWRITE_EN(1U)
#define S_RMW_MERGE_EN 4
#define V_RMW_MERGE_EN(x) ((x) << S_RMW_MERGE_EN)
#define F_RMW_MERGE_EN V_RMW_MERGE_EN(1U)
#define S_SYNC_PAB_EN 3
#define V_SYNC_PAB_EN(x) ((x) << S_SYNC_PAB_EN)
#define F_SYNC_PAB_EN V_SYNC_PAB_EN(1U)
#define A_MC_P_ECC_CTRL 0x41308
#define A_MC_P_PAR_ENABLE 0x4130c
#define A_MC_P_PAR_CAUSE 0x41310
#define A_MC_P_INT_ENABLE 0x41314
#define A_MC_P_INT_CAUSE 0x41318
#define A_MC_P_ECC_STATUS 0x4131c
#define A_MC_P_PHY_CTRL 0x41320
#define A_MC_P_STATIC_CFG_STATUS 0x41324
#define S_STATIC_AWEN 23
#define V_STATIC_AWEN(x) ((x) << S_STATIC_AWEN)
#define F_STATIC_AWEN V_STATIC_AWEN(1U)
#define S_STATIC_SWLAT 18
#define M_STATIC_SWLAT 0x1fU
#define V_STATIC_SWLAT(x) ((x) << S_STATIC_SWLAT)
#define G_STATIC_SWLAT(x) (((x) >> S_STATIC_SWLAT) & M_STATIC_SWLAT)
#define S_STATIC_WLAT 17
#define V_STATIC_WLAT(x) ((x) << S_STATIC_WLAT)
#define F_STATIC_WLAT V_STATIC_WLAT(1U)
#define S_STATIC_ALIGN 16
#define V_STATIC_ALIGN(x) ((x) << S_STATIC_ALIGN)
#define F_STATIC_ALIGN V_STATIC_ALIGN(1U)
#define S_STATIC_SLAT 11
#define M_STATIC_SLAT 0x1fU
#define V_STATIC_SLAT(x) ((x) << S_STATIC_SLAT)
#define G_STATIC_SLAT(x) (((x) >> S_STATIC_SLAT) & M_STATIC_SLAT)
#define S_STATIC_LAT 10
#define V_STATIC_LAT(x) ((x) << S_STATIC_LAT)
#define F_STATIC_LAT V_STATIC_LAT(1U)
#define S_STATIC_PP64 26
#define V_STATIC_PP64(x) ((x) << S_STATIC_PP64)
#define F_STATIC_PP64 V_STATIC_PP64(1U)
#define S_STATIC_PPEN 25
#define V_STATIC_PPEN(x) ((x) << S_STATIC_PPEN)
#define F_STATIC_PPEN V_STATIC_PPEN(1U)
#define S_STATIC_OOOEN 24
#define V_STATIC_OOOEN(x) ((x) << S_STATIC_OOOEN)
#define F_STATIC_OOOEN V_STATIC_OOOEN(1U)
#define A_MC_P_CORE_PCTL_STAT 0x41328
#define A_MC_P_DEBUG_CNT 0x4132c
#define A_MC_CE_ERR_DATA_RDATA 0x41330
#define A_MC_CE_COR_DATA_RDATA 0x41350
#define A_MC_UE_ERR_DATA_RDATA 0x41370
#define A_MC_UE_COR_DATA_RDATA 0x41390
#define A_MC_CE_ADDR 0x413b0
#define A_MC_UE_ADDR 0x413b4
#define A_MC_P_DEEP_SLEEP 0x413b8
#define S_SLEEPSTATUS 1
#define V_SLEEPSTATUS(x) ((x) << S_SLEEPSTATUS)
#define F_SLEEPSTATUS V_SLEEPSTATUS(1U)
#define S_SLEEPREQ 0
#define V_SLEEPREQ(x) ((x) << S_SLEEPREQ)
#define F_SLEEPREQ V_SLEEPREQ(1U)
#define A_MC_P_FPGA_BONUS 0x413bc
#define A_MC_P_DEBUG_CFG 0x413c0
#define A_MC_P_DEBUG_RPT 0x413c4
#define A_MC_P_PHY_ADR_CK_EN 0x413c8
#define S_ADR_CK_EN 0
#define V_ADR_CK_EN(x) ((x) << S_ADR_CK_EN)
#define F_ADR_CK_EN V_ADR_CK_EN(1U)
#define A_MC_CE_ERR_ECC_DATA0 0x413d0
#define A_MC_CE_ERR_ECC_DATA1 0x413d4
#define A_MC_UE_ERR_ECC_DATA0 0x413d8
#define A_MC_UE_ERR_ECC_DATA1 0x413dc
#define A_MC_P_RMW_PRIO 0x413f0
#define S_WR_HI_TH 24
#define M_WR_HI_TH 0xffU
#define V_WR_HI_TH(x) ((x) << S_WR_HI_TH)
#define G_WR_HI_TH(x) (((x) >> S_WR_HI_TH) & M_WR_HI_TH)
#define S_WR_MID_TH 16
#define M_WR_MID_TH 0xffU
#define V_WR_MID_TH(x) ((x) << S_WR_MID_TH)
#define G_WR_MID_TH(x) (((x) >> S_WR_MID_TH) & M_WR_MID_TH)
#define S_RD_HI_TH 8
#define M_RD_HI_TH 0xffU
#define V_RD_HI_TH(x) ((x) << S_RD_HI_TH)
#define G_RD_HI_TH(x) (((x) >> S_RD_HI_TH) & M_RD_HI_TH)
#define S_RD_MID_TH 0
#define M_RD_MID_TH 0xffU
#define V_RD_MID_TH(x) ((x) << S_RD_MID_TH)
#define G_RD_MID_TH(x) (((x) >> S_RD_MID_TH) & M_RD_MID_TH)
#define A_MC_P_BIST_CMD 0x41400
#define S_BURST_LEN 16
#define M_BURST_LEN 0x3U
#define V_BURST_LEN(x) ((x) << S_BURST_LEN)
#define G_BURST_LEN(x) (((x) >> S_BURST_LEN) & M_BURST_LEN)
#define A_MC_P_BIST_CMD_ADDR 0x41404
#define A_MC_P_BIST_CMD_LEN 0x41408
#define A_MC_P_BIST_DATA_PATTERN 0x4140c
#define A_MC_P_BIST_USER_WDATA0 0x41414
#define A_MC_P_BIST_USER_WMASK0 0x41414
#define A_MC_P_BIST_USER_WDATA1 0x41418
#define A_MC_P_BIST_USER_WMASK1 0x41418
#define A_MC_P_BIST_USER_WDATA2 0x4141c
#define S_USER_DATA_MASK 8
#define M_USER_DATA_MASK 0x1ffU
#define V_USER_DATA_MASK(x) ((x) << S_USER_DATA_MASK)
#define G_USER_DATA_MASK(x) (((x) >> S_USER_DATA_MASK) & M_USER_DATA_MASK)
#define A_MC_P_BIST_USER_WMASK2 0x4141c
#define S_MASK_128_1 9
#define V_MASK_128_1(x) ((x) << S_MASK_128_1)
#define F_MASK_128_1 V_MASK_128_1(1U)
#define S_MASK_128_0 8
#define V_MASK_128_0(x) ((x) << S_MASK_128_0)
#define F_MASK_128_0 V_MASK_128_0(1U)
#define S_USER_MASK_ECC 0
#define M_USER_MASK_ECC 0xffU
#define V_USER_MASK_ECC(x) ((x) << S_USER_MASK_ECC)
#define G_USER_MASK_ECC(x) (((x) >> S_USER_MASK_ECC) & M_USER_MASK_ECC)
#define A_MC_P_BIST_NUM_ERR 0x41480
#define A_MC_P_BIST_ERR_FIRST_ADDR 0x41484
#define A_MC_P_BIST_STATUS_RDATA 0x41488
#define A_MC_P_BIST_CRC_SEED 0x414d0
#define A_MC_DDRPHY_DP18_DATA_BIT_ENABLE0 0x44000
#define S_DATA_BIT_ENABLE_0_15 0
#define M_DATA_BIT_ENABLE_0_15 0xffffU
#define V_DATA_BIT_ENABLE_0_15(x) ((x) << S_DATA_BIT_ENABLE_0_15)
#define G_DATA_BIT_ENABLE_0_15(x) (((x) >> S_DATA_BIT_ENABLE_0_15) & M_DATA_BIT_ENABLE_0_15)
#define A_MC_DDRPHY_DP18_DATA_BIT_ENABLE1 0x44004
#define S_DATA_BIT_ENABLE_16_23 8
#define M_DATA_BIT_ENABLE_16_23 0xffU
#define V_DATA_BIT_ENABLE_16_23(x) ((x) << S_DATA_BIT_ENABLE_16_23)
#define G_DATA_BIT_ENABLE_16_23(x) (((x) >> S_DATA_BIT_ENABLE_16_23) & M_DATA_BIT_ENABLE_16_23)
#define S_DFT_FORCE_OUTPUTS 7
#define V_DFT_FORCE_OUTPUTS(x) ((x) << S_DFT_FORCE_OUTPUTS)
#define F_DFT_FORCE_OUTPUTS V_DFT_FORCE_OUTPUTS(1U)
#define S_DFT_PRBS7_GEN_EN 6
#define V_DFT_PRBS7_GEN_EN(x) ((x) << S_DFT_PRBS7_GEN_EN)
#define F_DFT_PRBS7_GEN_EN V_DFT_PRBS7_GEN_EN(1U)
#define S_WRAPSEL 5
#define V_WRAPSEL(x) ((x) << S_WRAPSEL)
#define F_WRAPSEL V_WRAPSEL(1U)
#define S_MRS_CMD_DATA_N0 3
#define V_MRS_CMD_DATA_N0(x) ((x) << S_MRS_CMD_DATA_N0)
#define F_MRS_CMD_DATA_N0 V_MRS_CMD_DATA_N0(1U)
#define S_MRS_CMD_DATA_N1 2
#define V_MRS_CMD_DATA_N1(x) ((x) << S_MRS_CMD_DATA_N1)
#define F_MRS_CMD_DATA_N1 V_MRS_CMD_DATA_N1(1U)
#define S_MRS_CMD_DATA_N2 1
#define V_MRS_CMD_DATA_N2(x) ((x) << S_MRS_CMD_DATA_N2)
#define F_MRS_CMD_DATA_N2 V_MRS_CMD_DATA_N2(1U)
#define S_MRS_CMD_DATA_N3 0
#define V_MRS_CMD_DATA_N3(x) ((x) << S_MRS_CMD_DATA_N3)
#define F_MRS_CMD_DATA_N3 V_MRS_CMD_DATA_N3(1U)
#define S_DP18_WRAPSEL 5
#define V_DP18_WRAPSEL(x) ((x) << S_DP18_WRAPSEL)
#define F_DP18_WRAPSEL V_DP18_WRAPSEL(1U)
#define S_HW_VALUE 4
#define V_HW_VALUE(x) ((x) << S_HW_VALUE)
#define F_HW_VALUE V_HW_VALUE(1U)
#define A_MC_DDRPHY_DP18_DATA_BIT_DIR0 0x44008
#define S_DATA_BIT_DIR_0_15 0
#define M_DATA_BIT_DIR_0_15 0xffffU
#define V_DATA_BIT_DIR_0_15(x) ((x) << S_DATA_BIT_DIR_0_15)
#define G_DATA_BIT_DIR_0_15(x) (((x) >> S_DATA_BIT_DIR_0_15) & M_DATA_BIT_DIR_0_15)
#define A_MC_DDRPHY_DP18_DATA_BIT_DIR1 0x4400c
#define S_DATA_BIT_DIR_16_23 8
#define M_DATA_BIT_DIR_16_23 0xffU
#define V_DATA_BIT_DIR_16_23(x) ((x) << S_DATA_BIT_DIR_16_23)
#define G_DATA_BIT_DIR_16_23(x) (((x) >> S_DATA_BIT_DIR_16_23) & M_DATA_BIT_DIR_16_23)
#define S_WL_ADVANCE_DISABLE 7
#define V_WL_ADVANCE_DISABLE(x) ((x) << S_WL_ADVANCE_DISABLE)
#define F_WL_ADVANCE_DISABLE V_WL_ADVANCE_DISABLE(1U)
#define S_DISABLE_PING_PONG 6
#define V_DISABLE_PING_PONG(x) ((x) << S_DISABLE_PING_PONG)
#define F_DISABLE_PING_PONG V_DISABLE_PING_PONG(1U)
#define S_DELAY_PING_PONG_HALF 5
#define V_DELAY_PING_PONG_HALF(x) ((x) << S_DELAY_PING_PONG_HALF)
#define F_DELAY_PING_PONG_HALF V_DELAY_PING_PONG_HALF(1U)
#define S_ADVANCE_PING_PONG 4
#define V_ADVANCE_PING_PONG(x) ((x) << S_ADVANCE_PING_PONG)
#define F_ADVANCE_PING_PONG V_ADVANCE_PING_PONG(1U)
#define S_ATEST_MUX_CTL0 3
#define V_ATEST_MUX_CTL0(x) ((x) << S_ATEST_MUX_CTL0)
#define F_ATEST_MUX_CTL0 V_ATEST_MUX_CTL0(1U)
#define S_ATEST_MUX_CTL1 2
#define V_ATEST_MUX_CTL1(x) ((x) << S_ATEST_MUX_CTL1)
#define F_ATEST_MUX_CTL1 V_ATEST_MUX_CTL1(1U)
#define S_ATEST_MUX_CTL2 1
#define V_ATEST_MUX_CTL2(x) ((x) << S_ATEST_MUX_CTL2)
#define F_ATEST_MUX_CTL2 V_ATEST_MUX_CTL2(1U)
#define S_ATEST_MUX_CTL3 0
#define V_ATEST_MUX_CTL3(x) ((x) << S_ATEST_MUX_CTL3)
#define F_ATEST_MUX_CTL3 V_ATEST_MUX_CTL3(1U)
#define A_MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR 0x44010
#define S_QUAD0_CLK16_BIT0 15
#define V_QUAD0_CLK16_BIT0(x) ((x) << S_QUAD0_CLK16_BIT0)
#define F_QUAD0_CLK16_BIT0 V_QUAD0_CLK16_BIT0(1U)
#define S_QUAD1_CLK16_BIT1 14
#define V_QUAD1_CLK16_BIT1(x) ((x) << S_QUAD1_CLK16_BIT1)
#define F_QUAD1_CLK16_BIT1 V_QUAD1_CLK16_BIT1(1U)
#define S_QUAD2_CLK16_BIT2 13
#define V_QUAD2_CLK16_BIT2(x) ((x) << S_QUAD2_CLK16_BIT2)
#define F_QUAD2_CLK16_BIT2 V_QUAD2_CLK16_BIT2(1U)
#define S_QUAD3_CLK16_BIT3 12
#define V_QUAD3_CLK16_BIT3(x) ((x) << S_QUAD3_CLK16_BIT3)
#define F_QUAD3_CLK16_BIT3 V_QUAD3_CLK16_BIT3(1U)
#define S_QUAD0_CLK18_BIT4 11
#define V_QUAD0_CLK18_BIT4(x) ((x) << S_QUAD0_CLK18_BIT4)
#define F_QUAD0_CLK18_BIT4 V_QUAD0_CLK18_BIT4(1U)
#define S_QUAD1_CLK18_BIT5 10
#define V_QUAD1_CLK18_BIT5(x) ((x) << S_QUAD1_CLK18_BIT5)
#define F_QUAD1_CLK18_BIT5 V_QUAD1_CLK18_BIT5(1U)
#define S_QUAD2_CLK20_BIT6 9
#define V_QUAD2_CLK20_BIT6(x) ((x) << S_QUAD2_CLK20_BIT6)
#define F_QUAD2_CLK20_BIT6 V_QUAD2_CLK20_BIT6(1U)
#define S_QUAD3_CLK20_BIT7 8
#define V_QUAD3_CLK20_BIT7(x) ((x) << S_QUAD3_CLK20_BIT7)
#define F_QUAD3_CLK20_BIT7 V_QUAD3_CLK20_BIT7(1U)
#define S_QUAD2_CLK22_BIT8 7
#define V_QUAD2_CLK22_BIT8(x) ((x) << S_QUAD2_CLK22_BIT8)
#define F_QUAD2_CLK22_BIT8 V_QUAD2_CLK22_BIT8(1U)
#define S_QUAD3_CLK22_BIT9 6
#define V_QUAD3_CLK22_BIT9(x) ((x) << S_QUAD3_CLK22_BIT9)
#define F_QUAD3_CLK22_BIT9 V_QUAD3_CLK22_BIT9(1U)
#define S_CLK16_SINGLE_ENDED_BIT10 5
#define V_CLK16_SINGLE_ENDED_BIT10(x) ((x) << S_CLK16_SINGLE_ENDED_BIT10)
#define F_CLK16_SINGLE_ENDED_BIT10 V_CLK16_SINGLE_ENDED_BIT10(1U)
#define S_CLK18_SINGLE_ENDED_BIT11 4
#define V_CLK18_SINGLE_ENDED_BIT11(x) ((x) << S_CLK18_SINGLE_ENDED_BIT11)
#define F_CLK18_SINGLE_ENDED_BIT11 V_CLK18_SINGLE_ENDED_BIT11(1U)
#define S_CLK20_SINGLE_ENDED_BIT12 3
#define V_CLK20_SINGLE_ENDED_BIT12(x) ((x) << S_CLK20_SINGLE_ENDED_BIT12)
#define F_CLK20_SINGLE_ENDED_BIT12 V_CLK20_SINGLE_ENDED_BIT12(1U)
#define S_CLK22_SINGLE_ENDED_BIT13 2
#define V_CLK22_SINGLE_ENDED_BIT13(x) ((x) << S_CLK22_SINGLE_ENDED_BIT13)
#define F_CLK22_SINGLE_ENDED_BIT13 V_CLK22_SINGLE_ENDED_BIT13(1U)
#define A_MC_DDRPHY_DP18_WRCLK_EN_RP 0x44014
#define S_QUAD2_CLK18_BIT14 1
#define V_QUAD2_CLK18_BIT14(x) ((x) << S_QUAD2_CLK18_BIT14)
#define F_QUAD2_CLK18_BIT14 V_QUAD2_CLK18_BIT14(1U)
#define S_QUAD3_CLK18_BIT15 0
#define V_QUAD3_CLK18_BIT15(x) ((x) << S_QUAD3_CLK18_BIT15)
#define F_QUAD3_CLK18_BIT15 V_QUAD3_CLK18_BIT15(1U)
#define A_MC_DDRPHY_DP18_RX_PEAK_AMP 0x44018
#define S_PEAK_AMP_CTL_SIDE0 13
#define M_PEAK_AMP_CTL_SIDE0 0x7U
#define V_PEAK_AMP_CTL_SIDE0(x) ((x) << S_PEAK_AMP_CTL_SIDE0)
#define G_PEAK_AMP_CTL_SIDE0(x) (((x) >> S_PEAK_AMP_CTL_SIDE0) & M_PEAK_AMP_CTL_SIDE0)
#define S_PEAK_AMP_CTL_SIDE1 9
#define M_PEAK_AMP_CTL_SIDE1 0x7U
#define V_PEAK_AMP_CTL_SIDE1(x) ((x) << S_PEAK_AMP_CTL_SIDE1)
#define G_PEAK_AMP_CTL_SIDE1(x) (((x) >> S_PEAK_AMP_CTL_SIDE1) & M_PEAK_AMP_CTL_SIDE1)
#define S_SXMCVREF_0_3 4
#define M_SXMCVREF_0_3 0xfU
#define V_SXMCVREF_0_3(x) ((x) << S_SXMCVREF_0_3)
#define G_SXMCVREF_0_3(x) (((x) >> S_SXMCVREF_0_3) & M_SXMCVREF_0_3)
#define S_SXPODVREF 3
#define V_SXPODVREF(x) ((x) << S_SXPODVREF)
#define F_SXPODVREF V_SXPODVREF(1U)
#define S_DISABLE_TERMINATION 2
#define V_DISABLE_TERMINATION(x) ((x) << S_DISABLE_TERMINATION)
#define F_DISABLE_TERMINATION V_DISABLE_TERMINATION(1U)
#define S_READ_CENTERING_MODE 0
#define M_READ_CENTERING_MODE 0x3U
#define V_READ_CENTERING_MODE(x) ((x) << S_READ_CENTERING_MODE)
#define G_READ_CENTERING_MODE(x) (((x) >> S_READ_CENTERING_MODE) & M_READ_CENTERING_MODE)
#define A_MC_DDRPHY_DP18_SYSCLK_PR 0x4401c
#define S_SYSCLK_PHASE_ALIGN_RESET 6
#define V_SYSCLK_PHASE_ALIGN_RESET(x) ((x) << S_SYSCLK_PHASE_ALIGN_RESET)
#define F_SYSCLK_PHASE_ALIGN_RESET V_SYSCLK_PHASE_ALIGN_RESET(1U)
#define A_MC_DDRPHY_DP18_DFT_DIG_EYE 0x44020
#define S_DIGITAL_EYE_EN 15
#define V_DIGITAL_EYE_EN(x) ((x) << S_DIGITAL_EYE_EN)
#define F_DIGITAL_EYE_EN V_DIGITAL_EYE_EN(1U)
#define S_BUMP 14
#define V_BUMP(x) ((x) << S_BUMP)
#define F_BUMP V_BUMP(1U)
#define S_TRIG_PERIOD 13
#define V_TRIG_PERIOD(x) ((x) << S_TRIG_PERIOD)
#define F_TRIG_PERIOD V_TRIG_PERIOD(1U)
#define S_CNTL_POL 12
#define V_CNTL_POL(x) ((x) << S_CNTL_POL)
#define F_CNTL_POL V_CNTL_POL(1U)
#define S_CNTL_SRC 8
#define V_CNTL_SRC(x) ((x) << S_CNTL_SRC)
#define F_CNTL_SRC V_CNTL_SRC(1U)
#define S_DIGITAL_EYE_VALUE 0
#define M_DIGITAL_EYE_VALUE 0xffU
#define V_DIGITAL_EYE_VALUE(x) ((x) << S_DIGITAL_EYE_VALUE)
#define G_DIGITAL_EYE_VALUE(x) (((x) >> S_DIGITAL_EYE_VALUE) & M_DIGITAL_EYE_VALUE)
#define A_MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR 0x44024
#define S_DQSCLK_SELECT0 14
#define M_DQSCLK_SELECT0 0x3U
#define V_DQSCLK_SELECT0(x) ((x) << S_DQSCLK_SELECT0)
#define G_DQSCLK_SELECT0(x) (((x) >> S_DQSCLK_SELECT0) & M_DQSCLK_SELECT0)
#define S_RDCLK_SELECT0 12
#define M_RDCLK_SELECT0 0x3U
#define V_RDCLK_SELECT0(x) ((x) << S_RDCLK_SELECT0)
#define G_RDCLK_SELECT0(x) (((x) >> S_RDCLK_SELECT0) & M_RDCLK_SELECT0)
#define S_DQSCLK_SELECT1 10
#define M_DQSCLK_SELECT1 0x3U
#define V_DQSCLK_SELECT1(x) ((x) << S_DQSCLK_SELECT1)
#define G_DQSCLK_SELECT1(x) (((x) >> S_DQSCLK_SELECT1) & M_DQSCLK_SELECT1)
#define S_RDCLK_SELECT1 8
#define M_RDCLK_SELECT1 0x3U
#define V_RDCLK_SELECT1(x) ((x) << S_RDCLK_SELECT1)
#define G_RDCLK_SELECT1(x) (((x) >> S_RDCLK_SELECT1) & M_RDCLK_SELECT1)
#define S_DQSCLK_SELECT2 6
#define M_DQSCLK_SELECT2 0x3U
#define V_DQSCLK_SELECT2(x) ((x) << S_DQSCLK_SELECT2)
#define G_DQSCLK_SELECT2(x) (((x) >> S_DQSCLK_SELECT2) & M_DQSCLK_SELECT2)
#define S_RDCLK_SELECT2 4
#define M_RDCLK_SELECT2 0x3U
#define V_RDCLK_SELECT2(x) ((x) << S_RDCLK_SELECT2)
#define G_RDCLK_SELECT2(x) (((x) >> S_RDCLK_SELECT2) & M_RDCLK_SELECT2)
#define S_DQSCLK_SELECT3 2
#define M_DQSCLK_SELECT3 0x3U
#define V_DQSCLK_SELECT3(x) ((x) << S_DQSCLK_SELECT3)
#define G_DQSCLK_SELECT3(x) (((x) >> S_DQSCLK_SELECT3) & M_DQSCLK_SELECT3)
#define S_RDCLK_SELECT3 0
#define M_RDCLK_SELECT3 0x3U
#define V_RDCLK_SELECT3(x) ((x) << S_RDCLK_SELECT3)
#define G_RDCLK_SELECT3(x) (((x) >> S_RDCLK_SELECT3) & M_RDCLK_SELECT3)
#define A_MC_DDRPHY_DP18_DRIFT_LIMITS 0x44028
#define S_MIN_RD_EYE_SIZE 8
#define M_MIN_RD_EYE_SIZE 0x3fU
#define V_MIN_RD_EYE_SIZE(x) ((x) << S_MIN_RD_EYE_SIZE)
#define G_MIN_RD_EYE_SIZE(x) (((x) >> S_MIN_RD_EYE_SIZE) & M_MIN_RD_EYE_SIZE)
#define S_MAX_DQS_DRIFT 0
#define M_MAX_DQS_DRIFT 0x3fU
#define V_MAX_DQS_DRIFT(x) ((x) << S_MAX_DQS_DRIFT)
#define G_MAX_DQS_DRIFT(x) (((x) >> S_MAX_DQS_DRIFT) & M_MAX_DQS_DRIFT)
#define A_MC_DDRPHY_DP18_DEBUG_SEL 0x4402c
#define S_HS_PROBE_A_SEL 11
#define M_HS_PROBE_A_SEL 0x1fU
#define V_HS_PROBE_A_SEL(x) ((x) << S_HS_PROBE_A_SEL)
#define G_HS_PROBE_A_SEL(x) (((x) >> S_HS_PROBE_A_SEL) & M_HS_PROBE_A_SEL)
#define S_HS_PROBE_B_SEL 6
#define M_HS_PROBE_B_SEL 0x1fU
#define V_HS_PROBE_B_SEL(x) ((x) << S_HS_PROBE_B_SEL)
#define G_HS_PROBE_B_SEL(x) (((x) >> S_HS_PROBE_B_SEL) & M_HS_PROBE_B_SEL)
#define S_RD_DEBUG_SEL 3
#define M_RD_DEBUG_SEL 0x7U
#define V_RD_DEBUG_SEL(x) ((x) << S_RD_DEBUG_SEL)
#define G_RD_DEBUG_SEL(x) (((x) >> S_RD_DEBUG_SEL) & M_RD_DEBUG_SEL)
#define S_WR_DEBUG_SEL 0
#define M_WR_DEBUG_SEL 0x7U
#define V_WR_DEBUG_SEL(x) ((x) << S_WR_DEBUG_SEL)
#define G_WR_DEBUG_SEL(x) (((x) >> S_WR_DEBUG_SEL) & M_WR_DEBUG_SEL)
#define S_DP18_HS_PROBE_A_SEL 11
#define M_DP18_HS_PROBE_A_SEL 0x1fU
#define V_DP18_HS_PROBE_A_SEL(x) ((x) << S_DP18_HS_PROBE_A_SEL)
#define G_DP18_HS_PROBE_A_SEL(x) (((x) >> S_DP18_HS_PROBE_A_SEL) & M_DP18_HS_PROBE_A_SEL)
#define S_DP18_HS_PROBE_B_SEL 6
#define M_DP18_HS_PROBE_B_SEL 0x1fU
#define V_DP18_HS_PROBE_B_SEL(x) ((x) << S_DP18_HS_PROBE_B_SEL)
#define G_DP18_HS_PROBE_B_SEL(x) (((x) >> S_DP18_HS_PROBE_B_SEL) & M_DP18_HS_PROBE_B_SEL)
#define A_MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR 0x44030
#define S_OFFSET_BITS1_7 8
#define M_OFFSET_BITS1_7 0x7fU
#define V_OFFSET_BITS1_7(x) ((x) << S_OFFSET_BITS1_7)
#define G_OFFSET_BITS1_7(x) (((x) >> S_OFFSET_BITS1_7) & M_OFFSET_BITS1_7)
#define S_OFFSET_BITS9_15 0
#define M_OFFSET_BITS9_15 0x7fU
#define V_OFFSET_BITS9_15(x) ((x) << S_OFFSET_BITS9_15)
#define G_OFFSET_BITS9_15(x) (((x) >> S_OFFSET_BITS9_15) & M_OFFSET_BITS9_15)
#define A_MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR 0x44034
#define A_MC_DDRPHY_DP18_RD_LVL_STATUS0 0x44038
#define S_LEADING_EDGE_NOT_FOUND_0 0
#define M_LEADING_EDGE_NOT_FOUND_0 0xffffU
#define V_LEADING_EDGE_NOT_FOUND_0(x) ((x) << S_LEADING_EDGE_NOT_FOUND_0)
#define G_LEADING_EDGE_NOT_FOUND_0(x) (((x) >> S_LEADING_EDGE_NOT_FOUND_0) & M_LEADING_EDGE_NOT_FOUND_0)
#define A_MC_DDRPHY_DP18_RD_LVL_STATUS1 0x4403c
#define S_LEADING_EDGE_NOT_FOUND_1 8
#define M_LEADING_EDGE_NOT_FOUND_1 0xffU
#define V_LEADING_EDGE_NOT_FOUND_1(x) ((x) << S_LEADING_EDGE_NOT_FOUND_1)
#define G_LEADING_EDGE_NOT_FOUND_1(x) (((x) >> S_LEADING_EDGE_NOT_FOUND_1) & M_LEADING_EDGE_NOT_FOUND_1)
#define A_MC_DDRPHY_DP18_RD_LVL_STATUS2 0x44040
#define S_TRAILING_EDGE_NOT_FOUND 0
#define M_TRAILING_EDGE_NOT_FOUND 0xffffU
#define V_TRAILING_EDGE_NOT_FOUND(x) ((x) << S_TRAILING_EDGE_NOT_FOUND)
#define G_TRAILING_EDGE_NOT_FOUND(x) (((x) >> S_TRAILING_EDGE_NOT_FOUND) & M_TRAILING_EDGE_NOT_FOUND)
#define A_MC_DDRPHY_DP18_RD_LVL_STATUS3 0x44044
#define S_TRAILING_EDGE_NOT_FOUND_16_23 8
#define M_TRAILING_EDGE_NOT_FOUND_16_23 0xffU
#define V_TRAILING_EDGE_NOT_FOUND_16_23(x) ((x) << S_TRAILING_EDGE_NOT_FOUND_16_23)
#define G_TRAILING_EDGE_NOT_FOUND_16_23(x) (((x) >> S_TRAILING_EDGE_NOT_FOUND_16_23) & M_TRAILING_EDGE_NOT_FOUND_16_23)
#define A_MC_DDRPHY_DP18_RD_DIA_CONFIG5 0x44048
#define S_DYN_POWER_CNTL_EN 15
#define V_DYN_POWER_CNTL_EN(x) ((x) << S_DYN_POWER_CNTL_EN)
#define F_DYN_POWER_CNTL_EN V_DYN_POWER_CNTL_EN(1U)
#define S_DYN_MCTERM_CNTL_EN 14
#define V_DYN_MCTERM_CNTL_EN(x) ((x) << S_DYN_MCTERM_CNTL_EN)
#define F_DYN_MCTERM_CNTL_EN V_DYN_MCTERM_CNTL_EN(1U)
#define S_DYN_RX_GATE_CNTL_EN 13
#define V_DYN_RX_GATE_CNTL_EN(x) ((x) << S_DYN_RX_GATE_CNTL_EN)
#define F_DYN_RX_GATE_CNTL_EN V_DYN_RX_GATE_CNTL_EN(1U)
#define S_CALGATE_ON 12
#define V_CALGATE_ON(x) ((x) << S_CALGATE_ON)
#define F_CALGATE_ON V_CALGATE_ON(1U)
#define S_PER_RDCLK_UPDATE_DIS 11
#define V_PER_RDCLK_UPDATE_DIS(x) ((x) << S_PER_RDCLK_UPDATE_DIS)
#define F_PER_RDCLK_UPDATE_DIS V_PER_RDCLK_UPDATE_DIS(1U)
#define S_DQS_ALIGN_BY_QUAD 4
#define V_DQS_ALIGN_BY_QUAD(x) ((x) << S_DQS_ALIGN_BY_QUAD)
#define F_DQS_ALIGN_BY_QUAD V_DQS_ALIGN_BY_QUAD(1U)
#define A_MC_DDRPHY_DP18_DQS_GATE_DELAY_RP 0x4404c
#define S_DQS_GATE_DELAY_N0 12
#define M_DQS_GATE_DELAY_N0 0x7U
#define V_DQS_GATE_DELAY_N0(x) ((x) << S_DQS_GATE_DELAY_N0)
#define G_DQS_GATE_DELAY_N0(x) (((x) >> S_DQS_GATE_DELAY_N0) & M_DQS_GATE_DELAY_N0)
#define S_DQS_GATE_DELAY_N1 8
#define M_DQS_GATE_DELAY_N1 0x7U
#define V_DQS_GATE_DELAY_N1(x) ((x) << S_DQS_GATE_DELAY_N1)
#define G_DQS_GATE_DELAY_N1(x) (((x) >> S_DQS_GATE_DELAY_N1) & M_DQS_GATE_DELAY_N1)
#define S_DQS_GATE_DELAY_N2 4
#define M_DQS_GATE_DELAY_N2 0x7U
#define V_DQS_GATE_DELAY_N2(x) ((x) << S_DQS_GATE_DELAY_N2)
#define G_DQS_GATE_DELAY_N2(x) (((x) >> S_DQS_GATE_DELAY_N2) & M_DQS_GATE_DELAY_N2)
#define S_DQS_GATE_DELAY_N3 0
#define M_DQS_GATE_DELAY_N3 0x7U
#define V_DQS_GATE_DELAY_N3(x) ((x) << S_DQS_GATE_DELAY_N3)
#define G_DQS_GATE_DELAY_N3(x) (((x) >> S_DQS_GATE_DELAY_N3) & M_DQS_GATE_DELAY_N3)
#define A_MC_DDRPHY_DP18_RD_STATUS0 0x44050
#define S_NO_EYE_DETECTED 15
#define V_NO_EYE_DETECTED(x) ((x) << S_NO_EYE_DETECTED)
#define F_NO_EYE_DETECTED V_NO_EYE_DETECTED(1U)
#define S_LEADING_EDGE_FOUND 14
#define V_LEADING_EDGE_FOUND(x) ((x) << S_LEADING_EDGE_FOUND)
#define F_LEADING_EDGE_FOUND V_LEADING_EDGE_FOUND(1U)
#define S_TRAILING_EDGE_FOUND 13
#define V_TRAILING_EDGE_FOUND(x) ((x) << S_TRAILING_EDGE_FOUND)
#define F_TRAILING_EDGE_FOUND V_TRAILING_EDGE_FOUND(1U)
#define S_INCOMPLETE_RD_CAL_N0 12
#define V_INCOMPLETE_RD_CAL_N0(x) ((x) << S_INCOMPLETE_RD_CAL_N0)
#define F_INCOMPLETE_RD_CAL_N0 V_INCOMPLETE_RD_CAL_N0(1U)
#define S_INCOMPLETE_RD_CAL_N1 11
#define V_INCOMPLETE_RD_CAL_N1(x) ((x) << S_INCOMPLETE_RD_CAL_N1)
#define F_INCOMPLETE_RD_CAL_N1 V_INCOMPLETE_RD_CAL_N1(1U)
#define S_INCOMPLETE_RD_CAL_N2 10
#define V_INCOMPLETE_RD_CAL_N2(x) ((x) << S_INCOMPLETE_RD_CAL_N2)
#define F_INCOMPLETE_RD_CAL_N2 V_INCOMPLETE_RD_CAL_N2(1U)
#define S_INCOMPLETE_RD_CAL_N3 9
#define V_INCOMPLETE_RD_CAL_N3(x) ((x) << S_INCOMPLETE_RD_CAL_N3)
#define F_INCOMPLETE_RD_CAL_N3 V_INCOMPLETE_RD_CAL_N3(1U)
#define S_COARSE_PATTERN_ERR_N0 8
#define V_COARSE_PATTERN_ERR_N0(x) ((x) << S_COARSE_PATTERN_ERR_N0)
#define F_COARSE_PATTERN_ERR_N0 V_COARSE_PATTERN_ERR_N0(1U)
#define S_COARSE_PATTERN_ERR_N1 7
#define V_COARSE_PATTERN_ERR_N1(x) ((x) << S_COARSE_PATTERN_ERR_N1)
#define F_COARSE_PATTERN_ERR_N1 V_COARSE_PATTERN_ERR_N1(1U)
#define S_COARSE_PATTERN_ERR_N2 6
#define V_COARSE_PATTERN_ERR_N2(x) ((x) << S_COARSE_PATTERN_ERR_N2)
#define F_COARSE_PATTERN_ERR_N2 V_COARSE_PATTERN_ERR_N2(1U)
#define S_COARSE_PATTERN_ERR_N3 5
#define V_COARSE_PATTERN_ERR_N3(x) ((x) << S_COARSE_PATTERN_ERR_N3)
#define F_COARSE_PATTERN_ERR_N3 V_COARSE_PATTERN_ERR_N3(1U)
#define S_EYE_CLIPPING 4
#define V_EYE_CLIPPING(x) ((x) << S_EYE_CLIPPING)
#define F_EYE_CLIPPING V_EYE_CLIPPING(1U)
#define S_NO_DQS 3
#define V_NO_DQS(x) ((x) << S_NO_DQS)
#define F_NO_DQS V_NO_DQS(1U)
#define S_NO_LOCK 2
#define V_NO_LOCK(x) ((x) << S_NO_LOCK)
#define F_NO_LOCK V_NO_LOCK(1U)
#define S_DRIFT_ERROR 1
#define V_DRIFT_ERROR(x) ((x) << S_DRIFT_ERROR)
#define F_DRIFT_ERROR V_DRIFT_ERROR(1U)
#define S_MIN_EYE 0
#define V_MIN_EYE(x) ((x) << S_MIN_EYE)
#define F_MIN_EYE V_MIN_EYE(1U)
#define A_MC_DDRPHY_DP18_RD_ERROR_MASK0 0x44054
#define S_NO_EYE_DETECTED_MASK 15
#define V_NO_EYE_DETECTED_MASK(x) ((x) << S_NO_EYE_DETECTED_MASK)
#define F_NO_EYE_DETECTED_MASK V_NO_EYE_DETECTED_MASK(1U)
#define S_LEADING_EDGE_FOUND_MASK 14
#define V_LEADING_EDGE_FOUND_MASK(x) ((x) << S_LEADING_EDGE_FOUND_MASK)
#define F_LEADING_EDGE_FOUND_MASK V_LEADING_EDGE_FOUND_MASK(1U)
#define S_TRAILING_EDGE_FOUND_MASK 13
#define V_TRAILING_EDGE_FOUND_MASK(x) ((x) << S_TRAILING_EDGE_FOUND_MASK)
#define F_TRAILING_EDGE_FOUND_MASK V_TRAILING_EDGE_FOUND_MASK(1U)
#define S_INCOMPLETE_RD_CAL_N0_MASK 12
#define V_INCOMPLETE_RD_CAL_N0_MASK(x) ((x) << S_INCOMPLETE_RD_CAL_N0_MASK)
#define F_INCOMPLETE_RD_CAL_N0_MASK V_INCOMPLETE_RD_CAL_N0_MASK(1U)
#define S_INCOMPLETE_RD_CAL_N1_MASK 11
#define V_INCOMPLETE_RD_CAL_N1_MASK(x) ((x) << S_INCOMPLETE_RD_CAL_N1_MASK)
#define F_INCOMPLETE_RD_CAL_N1_MASK V_INCOMPLETE_RD_CAL_N1_MASK(1U)
#define S_INCOMPLETE_RD_CAL_N2_MASK 10
#define V_INCOMPLETE_RD_CAL_N2_MASK(x) ((x) << S_INCOMPLETE_RD_CAL_N2_MASK)
#define F_INCOMPLETE_RD_CAL_N2_MASK V_INCOMPLETE_RD_CAL_N2_MASK(1U)
#define S_INCOMPLETE_RD_CAL_N3_MASK 9
#define V_INCOMPLETE_RD_CAL_N3_MASK(x) ((x) << S_INCOMPLETE_RD_CAL_N3_MASK)
#define F_INCOMPLETE_RD_CAL_N3_MASK V_INCOMPLETE_RD_CAL_N3_MASK(1U)
#define S_COARSE_PATTERN_ERR_N0_MASK 8
#define V_COARSE_PATTERN_ERR_N0_MASK(x) ((x) << S_COARSE_PATTERN_ERR_N0_MASK)
#define F_COARSE_PATTERN_ERR_N0_MASK V_COARSE_PATTERN_ERR_N0_MASK(1U)
#define S_COARSE_PATTERN_ERR_N1_MASK 7
#define V_COARSE_PATTERN_ERR_N1_MASK(x) ((x) << S_COARSE_PATTERN_ERR_N1_MASK)
#define F_COARSE_PATTERN_ERR_N1_MASK V_COARSE_PATTERN_ERR_N1_MASK(1U)
#define S_COARSE_PATTERN_ERR_N2_MASK 6
#define V_COARSE_PATTERN_ERR_N2_MASK(x) ((x) << S_COARSE_PATTERN_ERR_N2_MASK)
#define F_COARSE_PATTERN_ERR_N2_MASK V_COARSE_PATTERN_ERR_N2_MASK(1U)
#define S_COARSE_PATTERN_ERR_N3_MASK 5
#define V_COARSE_PATTERN_ERR_N3_MASK(x) ((x) << S_COARSE_PATTERN_ERR_N3_MASK)
#define F_COARSE_PATTERN_ERR_N3_MASK V_COARSE_PATTERN_ERR_N3_MASK(1U)
#define S_EYE_CLIPPING_MASK 4
#define V_EYE_CLIPPING_MASK(x) ((x) << S_EYE_CLIPPING_MASK)
#define F_EYE_CLIPPING_MASK V_EYE_CLIPPING_MASK(1U)
#define S_NO_DQS_MASK 3
#define V_NO_DQS_MASK(x) ((x) << S_NO_DQS_MASK)
#define F_NO_DQS_MASK V_NO_DQS_MASK(1U)
#define S_NO_LOCK_MASK 2
#define V_NO_LOCK_MASK(x) ((x) << S_NO_LOCK_MASK)
#define F_NO_LOCK_MASK V_NO_LOCK_MASK(1U)
#define S_DRIFT_ERROR_MASK 1
#define V_DRIFT_ERROR_MASK(x) ((x) << S_DRIFT_ERROR_MASK)
#define F_DRIFT_ERROR_MASK V_DRIFT_ERROR_MASK(1U)
#define S_MIN_EYE_MASK 0
#define V_MIN_EYE_MASK(x) ((x) << S_MIN_EYE_MASK)
#define F_MIN_EYE_MASK V_MIN_EYE_MASK(1U)
#define A_MC_DDRPHY_DP18_WRCLK_CNTL 0x44058
#define S_PRBS_WAIT 14
#define M_PRBS_WAIT 0x3U
#define V_PRBS_WAIT(x) ((x) << S_PRBS_WAIT)
#define G_PRBS_WAIT(x) (((x) >> S_PRBS_WAIT) & M_PRBS_WAIT)
#define S_PRBS_SYNC_EARLY 13
#define V_PRBS_SYNC_EARLY(x) ((x) << S_PRBS_SYNC_EARLY)
#define F_PRBS_SYNC_EARLY V_PRBS_SYNC_EARLY(1U)
#define S_RD_DELAY_EARLY 12
#define V_RD_DELAY_EARLY(x) ((x) << S_RD_DELAY_EARLY)
#define F_RD_DELAY_EARLY V_RD_DELAY_EARLY(1U)
#define S_SS_QUAD_CAL 10
#define V_SS_QUAD_CAL(x) ((x) << S_SS_QUAD_CAL)
#define F_SS_QUAD_CAL V_SS_QUAD_CAL(1U)
#define S_SS_QUAD 8
#define M_SS_QUAD 0x3U
#define V_SS_QUAD(x) ((x) << S_SS_QUAD)
#define G_SS_QUAD(x) (((x) >> S_SS_QUAD) & M_SS_QUAD)
#define S_SS_RD_DELAY 7
#define V_SS_RD_DELAY(x) ((x) << S_SS_RD_DELAY)
#define F_SS_RD_DELAY V_SS_RD_DELAY(1U)
#define S_FORCE_HI_Z 6
#define V_FORCE_HI_Z(x) ((x) << S_FORCE_HI_Z)
#define F_FORCE_HI_Z V_FORCE_HI_Z(1U)
#define A_MC_DDRPHY_DP18_WR_LVL_STATUS0 0x4405c
#define S_CLK_LEVEL 14
#define M_CLK_LEVEL 0x3U
#define V_CLK_LEVEL(x) ((x) << S_CLK_LEVEL)
#define G_CLK_LEVEL(x) (((x) >> S_CLK_LEVEL) & M_CLK_LEVEL)
#define S_FINE_STEPPING 13
#define V_FINE_STEPPING(x) ((x) << S_FINE_STEPPING)
#define F_FINE_STEPPING V_FINE_STEPPING(1U)
#define S_DONE 12
#define V_DONE(x) ((x) << S_DONE)
#define F_DONE V_DONE(1U)
#define S_WL_ERR_CLK16_ST 11
#define V_WL_ERR_CLK16_ST(x) ((x) << S_WL_ERR_CLK16_ST)
#define F_WL_ERR_CLK16_ST V_WL_ERR_CLK16_ST(1U)
#define S_WL_ERR_CLK18_ST 10
#define V_WL_ERR_CLK18_ST(x) ((x) << S_WL_ERR_CLK18_ST)
#define F_WL_ERR_CLK18_ST V_WL_ERR_CLK18_ST(1U)
#define S_WL_ERR_CLK20_ST 9
#define V_WL_ERR_CLK20_ST(x) ((x) << S_WL_ERR_CLK20_ST)
#define F_WL_ERR_CLK20_ST V_WL_ERR_CLK20_ST(1U)
#define S_WL_ERR_CLK22_ST 8
#define V_WL_ERR_CLK22_ST(x) ((x) << S_WL_ERR_CLK22_ST)
#define F_WL_ERR_CLK22_ST V_WL_ERR_CLK22_ST(1U)
#define S_ZERO_DETECTED 7
#define V_ZERO_DETECTED(x) ((x) << S_ZERO_DETECTED)
#define F_ZERO_DETECTED V_ZERO_DETECTED(1U)
#define S_WR_LVL_DONE 12
#define V_WR_LVL_DONE(x) ((x) << S_WR_LVL_DONE)
#define F_WR_LVL_DONE V_WR_LVL_DONE(1U)
#define A_MC_DDRPHY_DP18_WR_CNTR_STATUS0 0x44060
#define S_BIT_CENTERED 11
#define M_BIT_CENTERED 0x1fU
#define V_BIT_CENTERED(x) ((x) << S_BIT_CENTERED)
#define G_BIT_CENTERED(x) (((x) >> S_BIT_CENTERED) & M_BIT_CENTERED)
#define S_SMALL_STEP_LEFT 10
#define V_SMALL_STEP_LEFT(x) ((x) << S_SMALL_STEP_LEFT)
#define F_SMALL_STEP_LEFT V_SMALL_STEP_LEFT(1U)
#define S_BIG_STEP_RIGHT 9
#define V_BIG_STEP_RIGHT(x) ((x) << S_BIG_STEP_RIGHT)
#define F_BIG_STEP_RIGHT V_BIG_STEP_RIGHT(1U)
#define S_MATCH_STEP_RIGHT 8
#define V_MATCH_STEP_RIGHT(x) ((x) << S_MATCH_STEP_RIGHT)
#define F_MATCH_STEP_RIGHT V_MATCH_STEP_RIGHT(1U)
#define S_JUMP_BACK_RIGHT 7
#define V_JUMP_BACK_RIGHT(x) ((x) << S_JUMP_BACK_RIGHT)
#define F_JUMP_BACK_RIGHT V_JUMP_BACK_RIGHT(1U)
#define S_SMALL_STEP_RIGHT 6
#define V_SMALL_STEP_RIGHT(x) ((x) << S_SMALL_STEP_RIGHT)
#define F_SMALL_STEP_RIGHT V_SMALL_STEP_RIGHT(1U)
#define S_DDONE 5
#define V_DDONE(x) ((x) << S_DDONE)
#define F_DDONE V_DDONE(1U)
#define S_WR_CNTR_DONE 5
#define V_WR_CNTR_DONE(x) ((x) << S_WR_CNTR_DONE)
#define F_WR_CNTR_DONE V_WR_CNTR_DONE(1U)
#define A_MC_DDRPHY_DP18_WR_CNTR_STATUS1 0x44064
#define S_FW_LEFT_SIDE 5
#define M_FW_LEFT_SIDE 0x7ffU
#define V_FW_LEFT_SIDE(x) ((x) << S_FW_LEFT_SIDE)
#define G_FW_LEFT_SIDE(x) (((x) >> S_FW_LEFT_SIDE) & M_FW_LEFT_SIDE)
#define A_MC_DDRPHY_DP18_WR_CNTR_STATUS2 0x44068
#define S_FW_RIGHT_SIDE 5
#define M_FW_RIGHT_SIDE 0x7ffU
#define V_FW_RIGHT_SIDE(x) ((x) << S_FW_RIGHT_SIDE)
#define G_FW_RIGHT_SIDE(x) (((x) >> S_FW_RIGHT_SIDE) & M_FW_RIGHT_SIDE)
#define A_MC_DDRPHY_DP18_WR_ERROR0 0x4406c
#define S_WL_ERR_CLK16 15
#define V_WL_ERR_CLK16(x) ((x) << S_WL_ERR_CLK16)
#define F_WL_ERR_CLK16 V_WL_ERR_CLK16(1U)
#define S_WL_ERR_CLK18 14
#define V_WL_ERR_CLK18(x) ((x) << S_WL_ERR_CLK18)
#define F_WL_ERR_CLK18 V_WL_ERR_CLK18(1U)
#define S_WL_ERR_CLK20 13
#define V_WL_ERR_CLK20(x) ((x) << S_WL_ERR_CLK20)
#define F_WL_ERR_CLK20 V_WL_ERR_CLK20(1U)
#define S_WL_ERR_CLK22 12
#define V_WL_ERR_CLK22(x) ((x) << S_WL_ERR_CLK22)
#define F_WL_ERR_CLK22 V_WL_ERR_CLK22(1U)
#define S_VALID_NS_BIG_L 7
#define V_VALID_NS_BIG_L(x) ((x) << S_VALID_NS_BIG_L)
#define F_VALID_NS_BIG_L V_VALID_NS_BIG_L(1U)
#define S_INVALID_NS_SMALL_L 6
#define V_INVALID_NS_SMALL_L(x) ((x) << S_INVALID_NS_SMALL_L)
#define F_INVALID_NS_SMALL_L V_INVALID_NS_SMALL_L(1U)
#define S_VALID_NS_BIG_R 5
#define V_VALID_NS_BIG_R(x) ((x) << S_VALID_NS_BIG_R)
#define F_VALID_NS_BIG_R V_VALID_NS_BIG_R(1U)
#define S_INVALID_NS_BIG_R 4
#define V_INVALID_NS_BIG_R(x) ((x) << S_INVALID_NS_BIG_R)
#define F_INVALID_NS_BIG_R V_INVALID_NS_BIG_R(1U)
#define S_VALID_NS_JUMP_BACK 3
#define V_VALID_NS_JUMP_BACK(x) ((x) << S_VALID_NS_JUMP_BACK)
#define F_VALID_NS_JUMP_BACK V_VALID_NS_JUMP_BACK(1U)
#define S_INVALID_NS_SMALL_R 2
#define V_INVALID_NS_SMALL_R(x) ((x) << S_INVALID_NS_SMALL_R)
#define F_INVALID_NS_SMALL_R V_INVALID_NS_SMALL_R(1U)
#define S_OFFSET_ERR 1
#define V_OFFSET_ERR(x) ((x) << S_OFFSET_ERR)
#define F_OFFSET_ERR V_OFFSET_ERR(1U)
#define A_MC_DDRPHY_DP18_WR_ERROR_MASK0 0x44070
#define S_WL_ERR_CLK16_MASK 15
#define V_WL_ERR_CLK16_MASK(x) ((x) << S_WL_ERR_CLK16_MASK)
#define F_WL_ERR_CLK16_MASK V_WL_ERR_CLK16_MASK(1U)
#define S_WL_ERR_CLK18_MASK 14
#define V_WL_ERR_CLK18_MASK(x) ((x) << S_WL_ERR_CLK18_MASK)
#define F_WL_ERR_CLK18_MASK V_WL_ERR_CLK18_MASK(1U)
#define S_WL_ERR_CLK20_MASK 13
#define V_WL_ERR_CLK20_MASK(x) ((x) << S_WL_ERR_CLK20_MASK)
#define F_WL_ERR_CLK20_MASK V_WL_ERR_CLK20_MASK(1U)
#define S_WR_ERR_CLK22_MASK 12
#define V_WR_ERR_CLK22_MASK(x) ((x) << S_WR_ERR_CLK22_MASK)
#define F_WR_ERR_CLK22_MASK V_WR_ERR_CLK22_MASK(1U)
#define S_VALID_NS_BIG_L_MASK 7
#define V_VALID_NS_BIG_L_MASK(x) ((x) << S_VALID_NS_BIG_L_MASK)
#define F_VALID_NS_BIG_L_MASK V_VALID_NS_BIG_L_MASK(1U)
#define S_INVALID_NS_SMALL_L_MASK 6
#define V_INVALID_NS_SMALL_L_MASK(x) ((x) << S_INVALID_NS_SMALL_L_MASK)
#define F_INVALID_NS_SMALL_L_MASK V_INVALID_NS_SMALL_L_MASK(1U)
#define S_VALID_NS_BIG_R_MASK 5
#define V_VALID_NS_BIG_R_MASK(x) ((x) << S_VALID_NS_BIG_R_MASK)
#define F_VALID_NS_BIG_R_MASK V_VALID_NS_BIG_R_MASK(1U)
#define S_INVALID_NS_BIG_R_MASK 4
#define V_INVALID_NS_BIG_R_MASK(x) ((x) << S_INVALID_NS_BIG_R_MASK)
#define F_INVALID_NS_BIG_R_MASK V_INVALID_NS_BIG_R_MASK(1U)
#define S_VALID_NS_JUMP_BACK_MASK 3
#define V_VALID_NS_JUMP_BACK_MASK(x) ((x) << S_VALID_NS_JUMP_BACK_MASK)
#define F_VALID_NS_JUMP_BACK_MASK V_VALID_NS_JUMP_BACK_MASK(1U)
#define S_INVALID_NS_SMALL_R_MASK 2
#define V_INVALID_NS_SMALL_R_MASK(x) ((x) << S_INVALID_NS_SMALL_R_MASK)
#define F_INVALID_NS_SMALL_R_MASK V_INVALID_NS_SMALL_R_MASK(1U)
#define S_OFFSET_ERR_MASK 1
#define V_OFFSET_ERR_MASK(x) ((x) << S_OFFSET_ERR_MASK)
#define F_OFFSET_ERR_MASK V_OFFSET_ERR_MASK(1U)
#define S_DQS_REC_LOW_POWER 11
#define V_DQS_REC_LOW_POWER(x) ((x) << S_DQS_REC_LOW_POWER)
#define F_DQS_REC_LOW_POWER V_DQS_REC_LOW_POWER(1U)
#define S_DQ_REC_LOW_POWER 10
#define V_DQ_REC_LOW_POWER(x) ((x) << S_DQ_REC_LOW_POWER)
#define F_DQ_REC_LOW_POWER V_DQ_REC_LOW_POWER(1U)
#define S_ADVANCE_PR_VALUE 0
#define V_ADVANCE_PR_VALUE(x) ((x) << S_ADVANCE_PR_VALUE)
#define F_ADVANCE_PR_VALUE V_ADVANCE_PR_VALUE(1U)
#define A_MC_DDRPHY_DP18_DFT_WRAP_STATUS 0x44074
#define S_CHECKER_RESET 14
#define V_CHECKER_RESET(x) ((x) << S_CHECKER_RESET)
#define F_CHECKER_RESET V_CHECKER_RESET(1U)
#define S_DP18_DFT_SYNC 6
#define M_DP18_DFT_SYNC 0x3fU
#define V_DP18_DFT_SYNC(x) ((x) << S_DP18_DFT_SYNC)
#define G_DP18_DFT_SYNC(x) (((x) >> S_DP18_DFT_SYNC) & M_DP18_DFT_SYNC)
#define S_ERROR 0
#define M_ERROR 0x3fU
#define V_ERROR(x) ((x) << S_ERROR)
#define G_ERROR(x) (((x) >> S_ERROR) & M_ERROR)
#define S_CHECKER_ENABLE 15
#define V_CHECKER_ENABLE(x) ((x) << S_CHECKER_ENABLE)
#define F_CHECKER_ENABLE V_CHECKER_ENABLE(1U)
#define S_DP18_DFT_ERROR 0
#define M_DP18_DFT_ERROR 0x3fU
#define V_DP18_DFT_ERROR(x) ((x) << S_DP18_DFT_ERROR)
#define G_DP18_DFT_ERROR(x) (((x) >> S_DP18_DFT_ERROR) & M_DP18_DFT_ERROR)
#define A_MC_DDRPHY_DP18_RD_DIA_CONFIG0 0x44078
#define S_SYSCLK_RDCLK_OFFSET 8
#define M_SYSCLK_RDCLK_OFFSET 0x7fU
#define V_SYSCLK_RDCLK_OFFSET(x) ((x) << S_SYSCLK_RDCLK_OFFSET)
#define G_SYSCLK_RDCLK_OFFSET(x) (((x) >> S_SYSCLK_RDCLK_OFFSET) & M_SYSCLK_RDCLK_OFFSET)
#define S_SYSCLK_DQSCLK_OFFSET 0
#define M_SYSCLK_DQSCLK_OFFSET 0x7fU
#define V_SYSCLK_DQSCLK_OFFSET(x) ((x) << S_SYSCLK_DQSCLK_OFFSET)
#define G_SYSCLK_DQSCLK_OFFSET(x) (((x) >> S_SYSCLK_DQSCLK_OFFSET) & M_SYSCLK_DQSCLK_OFFSET)
#define S_T6_SYSCLK_DQSCLK_OFFSET 8
#define M_T6_SYSCLK_DQSCLK_OFFSET 0x7fU
#define V_T6_SYSCLK_DQSCLK_OFFSET(x) ((x) << S_T6_SYSCLK_DQSCLK_OFFSET)
#define G_T6_SYSCLK_DQSCLK_OFFSET(x) (((x) >> S_T6_SYSCLK_DQSCLK_OFFSET) & M_T6_SYSCLK_DQSCLK_OFFSET)
#define S_T6_SYSCLK_RDCLK_OFFSET 0
#define M_T6_SYSCLK_RDCLK_OFFSET 0x7fU
#define V_T6_SYSCLK_RDCLK_OFFSET(x) ((x) << S_T6_SYSCLK_RDCLK_OFFSET)
#define G_T6_SYSCLK_RDCLK_OFFSET(x) (((x) >> S_T6_SYSCLK_RDCLK_OFFSET) & M_T6_SYSCLK_RDCLK_OFFSET)
#define A_MC_DDRPHY_DP18_WRCLK_AUX_CNTL 0x4407c
#define A_MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR 0x440c0
#define S_DQSCLK_ROT_CLK_N0_N2 8
#define M_DQSCLK_ROT_CLK_N0_N2 0x7fU
#define V_DQSCLK_ROT_CLK_N0_N2(x) ((x) << S_DQSCLK_ROT_CLK_N0_N2)
#define G_DQSCLK_ROT_CLK_N0_N2(x) (((x) >> S_DQSCLK_ROT_CLK_N0_N2) & M_DQSCLK_ROT_CLK_N0_N2)
#define S_DQSCLK_ROT_CLK_N1_N3 0
#define M_DQSCLK_ROT_CLK_N1_N3 0x7fU
#define V_DQSCLK_ROT_CLK_N1_N3(x) ((x) << S_DQSCLK_ROT_CLK_N1_N3)
#define G_DQSCLK_ROT_CLK_N1_N3(x) (((x) >> S_DQSCLK_ROT_CLK_N1_N3) & M_DQSCLK_ROT_CLK_N1_N3)
#define A_MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR 0x440c4
#define A_MC_DDRPHY_DP18_PATTERN_POS_0 0x440c8
#define S_MEMINTD00_POS 14
#define M_MEMINTD00_POS 0x3U
#define V_MEMINTD00_POS(x) ((x) << S_MEMINTD00_POS)
#define G_MEMINTD00_POS(x) (((x) >> S_MEMINTD00_POS) & M_MEMINTD00_POS)
#define S_MEMINTD01_PO 12
#define M_MEMINTD01_PO 0x3U
#define V_MEMINTD01_PO(x) ((x) << S_MEMINTD01_PO)
#define G_MEMINTD01_PO(x) (((x) >> S_MEMINTD01_PO) & M_MEMINTD01_PO)
#define S_MEMINTD02_POS 10
#define M_MEMINTD02_POS 0x3U
#define V_MEMINTD02_POS(x) ((x) << S_MEMINTD02_POS)
#define G_MEMINTD02_POS(x) (((x) >> S_MEMINTD02_POS) & M_MEMINTD02_POS)
#define S_MEMINTD03_POS 8
#define M_MEMINTD03_POS 0x3U
#define V_MEMINTD03_POS(x) ((x) << S_MEMINTD03_POS)
#define G_MEMINTD03_POS(x) (((x) >> S_MEMINTD03_POS) & M_MEMINTD03_POS)
#define S_MEMINTD04_POS 6
#define M_MEMINTD04_POS 0x3U
#define V_MEMINTD04_POS(x) ((x) << S_MEMINTD04_POS)
#define G_MEMINTD04_POS(x) (((x) >> S_MEMINTD04_POS) & M_MEMINTD04_POS)
#define S_MEMINTD05_POS 4
#define M_MEMINTD05_POS 0x3U
#define V_MEMINTD05_POS(x) ((x) << S_MEMINTD05_POS)
#define G_MEMINTD05_POS(x) (((x) >> S_MEMINTD05_POS) & M_MEMINTD05_POS)
#define S_MEMINTD06_POS 2
#define M_MEMINTD06_POS 0x3U
#define V_MEMINTD06_POS(x) ((x) << S_MEMINTD06_POS)
#define G_MEMINTD06_POS(x) (((x) >> S_MEMINTD06_POS) & M_MEMINTD06_POS)
#define S_MEMINTD07_POS 0
#define M_MEMINTD07_POS 0x3U
#define V_MEMINTD07_POS(x) ((x) << S_MEMINTD07_POS)
#define G_MEMINTD07_POS(x) (((x) >> S_MEMINTD07_POS) & M_MEMINTD07_POS)
#define A_MC_DDRPHY_DP18_PATTERN_POS_1 0x440cc
#define S_MEMINTD08_POS 14
#define M_MEMINTD08_POS 0x3U
#define V_MEMINTD08_POS(x) ((x) << S_MEMINTD08_POS)
#define G_MEMINTD08_POS(x) (((x) >> S_MEMINTD08_POS) & M_MEMINTD08_POS)
#define S_MEMINTD09_POS 12
#define M_MEMINTD09_POS 0x3U
#define V_MEMINTD09_POS(x) ((x) << S_MEMINTD09_POS)
#define G_MEMINTD09_POS(x) (((x) >> S_MEMINTD09_POS) & M_MEMINTD09_POS)
#define S_MEMINTD10_POS 10
#define M_MEMINTD10_POS 0x3U
#define V_MEMINTD10_POS(x) ((x) << S_MEMINTD10_POS)
#define G_MEMINTD10_POS(x) (((x) >> S_MEMINTD10_POS) & M_MEMINTD10_POS)
#define S_MEMINTD11_POS 8
#define M_MEMINTD11_POS 0x3U
#define V_MEMINTD11_POS(x) ((x) << S_MEMINTD11_POS)
#define G_MEMINTD11_POS(x) (((x) >> S_MEMINTD11_POS) & M_MEMINTD11_POS)
#define S_MEMINTD12_POS 6
#define M_MEMINTD12_POS 0x3U
#define V_MEMINTD12_POS(x) ((x) << S_MEMINTD12_POS)
#define G_MEMINTD12_POS(x) (((x) >> S_MEMINTD12_POS) & M_MEMINTD12_POS)
#define S_MEMINTD13_POS 4
#define M_MEMINTD13_POS 0x3U
#define V_MEMINTD13_POS(x) ((x) << S_MEMINTD13_POS)
#define G_MEMINTD13_POS(x) (((x) >> S_MEMINTD13_POS) & M_MEMINTD13_POS)
#define S_MEMINTD14_POS 2
#define M_MEMINTD14_POS 0x3U
#define V_MEMINTD14_POS(x) ((x) << S_MEMINTD14_POS)
#define G_MEMINTD14_POS(x) (((x) >> S_MEMINTD14_POS) & M_MEMINTD14_POS)
#define S_MEMINTD15_POS 0
#define M_MEMINTD15_POS 0x3U
#define V_MEMINTD15_POS(x) ((x) << S_MEMINTD15_POS)
#define G_MEMINTD15_POS(x) (((x) >> S_MEMINTD15_POS) & M_MEMINTD15_POS)
#define A_MC_DDRPHY_DP18_PATTERN_POS_2 0x440d0
#define S_MEMINTD16_POS 14
#define M_MEMINTD16_POS 0x3U
#define V_MEMINTD16_POS(x) ((x) << S_MEMINTD16_POS)
#define G_MEMINTD16_POS(x) (((x) >> S_MEMINTD16_POS) & M_MEMINTD16_POS)
#define S_MEMINTD17_POS 12
#define M_MEMINTD17_POS 0x3U
#define V_MEMINTD17_POS(x) ((x) << S_MEMINTD17_POS)
#define G_MEMINTD17_POS(x) (((x) >> S_MEMINTD17_POS) & M_MEMINTD17_POS)
#define S_MEMINTD18_POS 10
#define M_MEMINTD18_POS 0x3U
#define V_MEMINTD18_POS(x) ((x) << S_MEMINTD18_POS)
#define G_MEMINTD18_POS(x) (((x) >> S_MEMINTD18_POS) & M_MEMINTD18_POS)
#define S_MEMINTD19_POS 8
#define M_MEMINTD19_POS 0x3U
#define V_MEMINTD19_POS(x) ((x) << S_MEMINTD19_POS)
#define G_MEMINTD19_POS(x) (((x) >> S_MEMINTD19_POS) & M_MEMINTD19_POS)
#define S_MEMINTD20_POS 6
#define M_MEMINTD20_POS 0x3U
#define V_MEMINTD20_POS(x) ((x) << S_MEMINTD20_POS)
#define G_MEMINTD20_POS(x) (((x) >> S_MEMINTD20_POS) & M_MEMINTD20_POS)
#define S_MEMINTD21_POS 4
#define M_MEMINTD21_POS 0x3U
#define V_MEMINTD21_POS(x) ((x) << S_MEMINTD21_POS)
#define G_MEMINTD21_POS(x) (((x) >> S_MEMINTD21_POS) & M_MEMINTD21_POS)
#define S_MEMINTD22_POS 2
#define M_MEMINTD22_POS 0x3U
#define V_MEMINTD22_POS(x) ((x) << S_MEMINTD22_POS)
#define G_MEMINTD22_POS(x) (((x) >> S_MEMINTD22_POS) & M_MEMINTD22_POS)
#define S_MEMINTD23_POS 0
#define M_MEMINTD23_POS 0x3U
#define V_MEMINTD23_POS(x) ((x) << S_MEMINTD23_POS)
#define G_MEMINTD23_POS(x) (((x) >> S_MEMINTD23_POS) & M_MEMINTD23_POS)
#define A_MC_DDRPHY_DP18_RD_DIA_CONFIG1 0x440d4
#define S_DQS_ALIGN_SM 11
#define M_DQS_ALIGN_SM 0x1fU
#define V_DQS_ALIGN_SM(x) ((x) << S_DQS_ALIGN_SM)
#define G_DQS_ALIGN_SM(x) (((x) >> S_DQS_ALIGN_SM) & M_DQS_ALIGN_SM)
#define S_DQS_ALIGN_CNTR 7
#define M_DQS_ALIGN_CNTR 0xfU
#define V_DQS_ALIGN_CNTR(x) ((x) << S_DQS_ALIGN_CNTR)
#define G_DQS_ALIGN_CNTR(x) (((x) >> S_DQS_ALIGN_CNTR) & M_DQS_ALIGN_CNTR)
#define S_ITERATION_CNTR 6
#define V_ITERATION_CNTR(x) ((x) << S_ITERATION_CNTR)
#define F_ITERATION_CNTR V_ITERATION_CNTR(1U)
#define S_DQS_ALIGN_ITER_CNTR 0
#define M_DQS_ALIGN_ITER_CNTR 0x3fU
#define V_DQS_ALIGN_ITER_CNTR(x) ((x) << S_DQS_ALIGN_ITER_CNTR)
#define G_DQS_ALIGN_ITER_CNTR(x) (((x) >> S_DQS_ALIGN_ITER_CNTR) & M_DQS_ALIGN_ITER_CNTR)
#define A_MC_DDRPHY_DP18_RD_DIA_CONFIG2 0x440d8
#define S_CALIBRATE_BIT 13
#define M_CALIBRATE_BIT 0x7U
#define V_CALIBRATE_BIT(x) ((x) << S_CALIBRATE_BIT)
#define G_CALIBRATE_BIT(x) (((x) >> S_CALIBRATE_BIT) & M_CALIBRATE_BIT)
#define S_DQS_ALIGN_QUAD 11
#define M_DQS_ALIGN_QUAD 0x3U
#define V_DQS_ALIGN_QUAD(x) ((x) << S_DQS_ALIGN_QUAD)
#define G_DQS_ALIGN_QUAD(x) (((x) >> S_DQS_ALIGN_QUAD) & M_DQS_ALIGN_QUAD)
#define S_DQS_QUAD_CONFIG 8
#define M_DQS_QUAD_CONFIG 0x7U
#define V_DQS_QUAD_CONFIG(x) ((x) << S_DQS_QUAD_CONFIG)
#define G_DQS_QUAD_CONFIG(x) (((x) >> S_DQS_QUAD_CONFIG) & M_DQS_QUAD_CONFIG)
#define S_OPERATE_MODE 4
#define M_OPERATE_MODE 0xfU
#define V_OPERATE_MODE(x) ((x) << S_OPERATE_MODE)
#define G_OPERATE_MODE(x) (((x) >> S_OPERATE_MODE) & M_OPERATE_MODE)
#define S_EN_DQS_OFFSET 3
#define V_EN_DQS_OFFSET(x) ((x) << S_EN_DQS_OFFSET)
#define F_EN_DQS_OFFSET V_EN_DQS_OFFSET(1U)
#define S_DQS_ALIGN_JITTER 2
#define V_DQS_ALIGN_JITTER(x) ((x) << S_DQS_ALIGN_JITTER)
#define F_DQS_ALIGN_JITTER V_DQS_ALIGN_JITTER(1U)
#define S_DIS_CLK_GATE 1
#define V_DIS_CLK_GATE(x) ((x) << S_DIS_CLK_GATE)
#define F_DIS_CLK_GATE V_DIS_CLK_GATE(1U)
#define S_MAX_DQS_ITER 0
#define V_MAX_DQS_ITER(x) ((x) << S_MAX_DQS_ITER)
#define F_MAX_DQS_ITER V_MAX_DQS_ITER(1U)
#define A_MC_DDRPHY_DP18_DQSCLK_OFFSET 0x440dc
#define S_DQS_OFFSET 8
#define M_DQS_OFFSET 0x7fU
#define V_DQS_OFFSET(x) ((x) << S_DQS_OFFSET)
#define G_DQS_OFFSET(x) (((x) >> S_DQS_OFFSET) & M_DQS_OFFSET)
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP 0x440e0
#define S_WR_DELAY 6
#define M_WR_DELAY 0x3ffU
#define V_WR_DELAY(x) ((x) << S_WR_DELAY)
#define G_WR_DELAY(x) (((x) >> S_WR_DELAY) & M_WR_DELAY)
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP 0x440e4
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP 0x440e8
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP 0x440ec
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP 0x440f0
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP 0x440f4
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP 0x440f8
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP 0x440fc
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP 0x44100
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP 0x44104
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP 0x44108
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP 0x4410c
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP 0x44110
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP 0x44114
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP 0x44118
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP 0x4411c
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP 0x44120
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP 0x44124
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP 0x44128
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP 0x4412c
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP 0x44130
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP 0x44134
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP 0x44138
#define A_MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP 0x4413c
#define A_MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR 0x44140
#define S_RD_DELAY_BITS0_6 9
#define M_RD_DELAY_BITS0_6 0x7fU
#define V_RD_DELAY_BITS0_6(x) ((x) << S_RD_DELAY_BITS0_6)
#define G_RD_DELAY_BITS0_6(x) (((x) >> S_RD_DELAY_BITS0_6) & M_RD_DELAY_BITS0_6)
#define S_RD_DELAY_BITS8_14 1
#define M_RD_DELAY_BITS8_14 0x7fU
#define V_RD_DELAY_BITS8_14(x) ((x) << S_RD_DELAY_BITS8_14)
#define G_RD_DELAY_BITS8_14(x) (((x) >> S_RD_DELAY_BITS8_14) & M_RD_DELAY_BITS8_14)
#define A_MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR 0x44144
#define A_MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR 0x44148
#define A_MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR 0x4414c
#define A_MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR 0x44150
#define A_MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR 0x44154
#define A_MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR 0x44158
#define A_MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR 0x4415c
#define A_MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR 0x44160
#define A_MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR 0x44164
#define A_MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR 0x44168
#define A_MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR 0x4416c
#define A_MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR 0x44170
#define S_INITIAL_DQS_ROT_N0_N2 8
#define M_INITIAL_DQS_ROT_N0_N2 0x7fU
#define V_INITIAL_DQS_ROT_N0_N2(x) ((x) << S_INITIAL_DQS_ROT_N0_N2)
#define G_INITIAL_DQS_ROT_N0_N2(x) (((x) >> S_INITIAL_DQS_ROT_N0_N2) & M_INITIAL_DQS_ROT_N0_N2)
#define S_INITIAL_DQS_ROT_N1_N3 0
#define M_INITIAL_DQS_ROT_N1_N3 0x7fU
#define V_INITIAL_DQS_ROT_N1_N3(x) ((x) << S_INITIAL_DQS_ROT_N1_N3)
#define G_INITIAL_DQS_ROT_N1_N3(x) (((x) >> S_INITIAL_DQS_ROT_N1_N3) & M_INITIAL_DQS_ROT_N1_N3)
#define A_MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR 0x44174
#define A_MC_DDRPHY_DP18_WRCLK_STATUS 0x44178
#define S_WRCLK_CALIB_DONE 15
#define V_WRCLK_CALIB_DONE(x) ((x) << S_WRCLK_CALIB_DONE)
#define F_WRCLK_CALIB_DONE V_WRCLK_CALIB_DONE(1U)
#define S_VALUE_UPDATED 14
#define V_VALUE_UPDATED(x) ((x) << S_VALUE_UPDATED)
#define F_VALUE_UPDATED V_VALUE_UPDATED(1U)
#define S_FAIL_PASS_V 13
#define V_FAIL_PASS_V(x) ((x) << S_FAIL_PASS_V)
#define F_FAIL_PASS_V V_FAIL_PASS_V(1U)
#define S_PASS_FAIL_V 12
#define V_PASS_FAIL_V(x) ((x) << S_PASS_FAIL_V)
#define F_PASS_FAIL_V V_PASS_FAIL_V(1U)
#define S_FP_PF_EDGE_NF 11
#define V_FP_PF_EDGE_NF(x) ((x) << S_FP_PF_EDGE_NF)
#define F_FP_PF_EDGE_NF V_FP_PF_EDGE_NF(1U)
#define S_NON_SYMETRIC 10
#define V_NON_SYMETRIC(x) ((x) << S_NON_SYMETRIC)
#define F_NON_SYMETRIC V_NON_SYMETRIC(1U)
#define S_FULL_RANGE 8
#define V_FULL_RANGE(x) ((x) << S_FULL_RANGE)
#define F_FULL_RANGE V_FULL_RANGE(1U)
#define S_QUAD3_EDGES 7
#define V_QUAD3_EDGES(x) ((x) << S_QUAD3_EDGES)
#define F_QUAD3_EDGES V_QUAD3_EDGES(1U)
#define S_QUAD2_EDGES 6
#define V_QUAD2_EDGES(x) ((x) << S_QUAD2_EDGES)
#define F_QUAD2_EDGES V_QUAD2_EDGES(1U)
#define S_QUAD1_EDGES 5
#define V_QUAD1_EDGES(x) ((x) << S_QUAD1_EDGES)
#define F_QUAD1_EDGES V_QUAD1_EDGES(1U)
#define S_QUAD0_EDGES 4
#define V_QUAD0_EDGES(x) ((x) << S_QUAD0_EDGES)
#define F_QUAD0_EDGES V_QUAD0_EDGES(1U)
#define S_QUAD3_CAVEAT 3
#define V_QUAD3_CAVEAT(x) ((x) << S_QUAD3_CAVEAT)
#define F_QUAD3_CAVEAT V_QUAD3_CAVEAT(1U)
#define S_QUAD2_CAVEAT 2
#define V_QUAD2_CAVEAT(x) ((x) << S_QUAD2_CAVEAT)
#define F_QUAD2_CAVEAT V_QUAD2_CAVEAT(1U)
#define S_QUAD1_CAVEAT 1
#define V_QUAD1_CAVEAT(x) ((x) << S_QUAD1_CAVEAT)
#define F_QUAD1_CAVEAT V_QUAD1_CAVEAT(1U)
#define S_QUAD0_CAVEAT 0
#define V_QUAD0_CAVEAT(x) ((x) << S_QUAD0_CAVEAT)
#define F_QUAD0_CAVEAT V_QUAD0_CAVEAT(1U)
#define A_MC_DDRPHY_DP18_WRCLK_EDGE 0x4417c
#define S_FAIL_PASS_VALUE 8
#define M_FAIL_PASS_VALUE 0x7fU
#define V_FAIL_PASS_VALUE(x) ((x) << S_FAIL_PASS_VALUE)
#define G_FAIL_PASS_VALUE(x) (((x) >> S_FAIL_PASS_VALUE) & M_FAIL_PASS_VALUE)
#define S_PASS_FAIL_VALUE 0
#define M_PASS_FAIL_VALUE 0xffU
#define V_PASS_FAIL_VALUE(x) ((x) << S_PASS_FAIL_VALUE)
#define G_PASS_FAIL_VALUE(x) (((x) >> S_PASS_FAIL_VALUE) & M_PASS_FAIL_VALUE)
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR 0x44180
#define S_RD_EYE_SIZE_BITS2_7 8
#define M_RD_EYE_SIZE_BITS2_7 0x3fU
#define V_RD_EYE_SIZE_BITS2_7(x) ((x) << S_RD_EYE_SIZE_BITS2_7)
#define G_RD_EYE_SIZE_BITS2_7(x) (((x) >> S_RD_EYE_SIZE_BITS2_7) & M_RD_EYE_SIZE_BITS2_7)
#define S_RD_EYE_SIZE_BITS10_15 0
#define M_RD_EYE_SIZE_BITS10_15 0x3fU
#define V_RD_EYE_SIZE_BITS10_15(x) ((x) << S_RD_EYE_SIZE_BITS10_15)
#define G_RD_EYE_SIZE_BITS10_15(x) (((x) >> S_RD_EYE_SIZE_BITS10_15) & M_RD_EYE_SIZE_BITS10_15)
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR 0x44184
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR 0x44188
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR 0x4418c
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR 0x44190
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR 0x44194
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR 0x44198
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR 0x4419c
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR 0x441a0
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR 0x441a4
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR 0x441a8
#define A_MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR 0x441ac
#define A_MC_DDRPHY_DP18_RD_DIA_CONFIG3 0x441b4
#define S_DESIRED_EDGE_CNTR_TARGET_HIGH 8
#define M_DESIRED_EDGE_CNTR_TARGET_HIGH 0xffU
#define V_DESIRED_EDGE_CNTR_TARGET_HIGH(x) ((x) << S_DESIRED_EDGE_CNTR_TARGET_HIGH)
#define G_DESIRED_EDGE_CNTR_TARGET_HIGH(x) (((x) >> S_DESIRED_EDGE_CNTR_TARGET_HIGH) & M_DESIRED_EDGE_CNTR_TARGET_HIGH)
#define S_DESIRED_EDGE_CNTR_TARGET_LOW 0
#define M_DESIRED_EDGE_CNTR_TARGET_LOW 0xffU
#define V_DESIRED_EDGE_CNTR_TARGET_LOW(x) ((x) << S_DESIRED_EDGE_CNTR_TARGET_LOW)
#define G_DESIRED_EDGE_CNTR_TARGET_LOW(x) (((x) >> S_DESIRED_EDGE_CNTR_TARGET_LOW) & M_DESIRED_EDGE_CNTR_TARGET_LOW)
#define A_MC_DDRPHY_DP18_RD_DIA_CONFIG4 0x441b8
#define S_APPROACH_ALIGNMENT 15
#define V_APPROACH_ALIGNMENT(x) ((x) << S_APPROACH_ALIGNMENT)
#define F_APPROACH_ALIGNMENT V_APPROACH_ALIGNMENT(1U)
#define A_MC_DDRPHY_DP18_DELAY_LINE_PWR_CTL 0x441bc
#define S_QUAD0_PWR_CTL 12
#define M_QUAD0_PWR_CTL 0xfU
#define V_QUAD0_PWR_CTL(x) ((x) << S_QUAD0_PWR_CTL)
#define G_QUAD0_PWR_CTL(x) (((x) >> S_QUAD0_PWR_CTL) & M_QUAD0_PWR_CTL)
#define S_QUAD1_PWR_CTL 8
#define M_QUAD1_PWR_CTL 0xfU
#define V_QUAD1_PWR_CTL(x) ((x) << S_QUAD1_PWR_CTL)
#define G_QUAD1_PWR_CTL(x) (((x) >> S_QUAD1_PWR_CTL) & M_QUAD1_PWR_CTL)
#define S_QUAD2_PWR_CTL 4
#define M_QUAD2_PWR_CTL 0xfU
#define V_QUAD2_PWR_CTL(x) ((x) << S_QUAD2_PWR_CTL)
#define G_QUAD2_PWR_CTL(x) (((x) >> S_QUAD2_PWR_CTL) & M_QUAD2_PWR_CTL)
#define S_QUAD3_PWR_CTL 0
#define M_QUAD3_PWR_CTL 0xfU
#define V_QUAD3_PWR_CTL(x) ((x) << S_QUAD3_PWR_CTL)
#define G_QUAD3_PWR_CTL(x) (((x) >> S_QUAD3_PWR_CTL) & M_QUAD3_PWR_CTL)
#define A_MC_DDRPHY_DP18_READ_TIMING_REFERENCE0 0x441c0
#define S_REFERENCE_BITS1_7 8
#define M_REFERENCE_BITS1_7 0x7fU
#define V_REFERENCE_BITS1_7(x) ((x) << S_REFERENCE_BITS1_7)
#define G_REFERENCE_BITS1_7(x) (((x) >> S_REFERENCE_BITS1_7) & M_REFERENCE_BITS1_7)
#define S_REFERENCE_BITS9_15 0
#define M_REFERENCE_BITS9_15 0x7fU
#define V_REFERENCE_BITS9_15(x) ((x) << S_REFERENCE_BITS9_15)
#define G_REFERENCE_BITS9_15(x) (((x) >> S_REFERENCE_BITS9_15) & M_REFERENCE_BITS9_15)
#define A_MC_DDRPHY_DP18_READ_TIMING_REFERENCE1 0x441c4
#define A_MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE 0x441c8
#define S_REFERENCE 8
#define M_REFERENCE 0x7fU
#define V_REFERENCE(x) ((x) << S_REFERENCE)
#define G_REFERENCE(x) (((x) >> S_REFERENCE) & M_REFERENCE)
#define A_MC_DDRPHY_DP18_SYSCLK_PR_VALUE 0x441cc
#define A_MC_DDRPHY_DP18_WRCLK_PR 0x441d0
#define A_MC_DDRPHY_DP18_IO_TX_CONFIG0 0x441d4
#define S_INTERP_SIG_SLEW 12
#define M_INTERP_SIG_SLEW 0xfU
#define V_INTERP_SIG_SLEW(x) ((x) << S_INTERP_SIG_SLEW)
#define G_INTERP_SIG_SLEW(x) (((x) >> S_INTERP_SIG_SLEW) & M_INTERP_SIG_SLEW)
#define S_POST_CURSOR 8
#define M_POST_CURSOR 0xfU
#define V_POST_CURSOR(x) ((x) << S_POST_CURSOR)
#define G_POST_CURSOR(x) (((x) >> S_POST_CURSOR) & M_POST_CURSOR)
#define S_SLEW_CTL 4
#define M_SLEW_CTL 0xfU
#define V_SLEW_CTL(x) ((x) << S_SLEW_CTL)
#define G_SLEW_CTL(x) (((x) >> S_SLEW_CTL) & M_SLEW_CTL)
#define A_MC_DDRPHY_DP18_PLL_CONFIG0 0x441d8
#define A_MC_DDRPHY_DP18_PLL_CONFIG1 0x441dc
#define S_CE0DLTVCCA 7
#define V_CE0DLTVCCA(x) ((x) << S_CE0DLTVCCA)
#define F_CE0DLTVCCA V_CE0DLTVCCA(1U)
#define S_CE0DLTVCCD1 4
#define V_CE0DLTVCCD1(x) ((x) << S_CE0DLTVCCD1)
#define F_CE0DLTVCCD1 V_CE0DLTVCCD1(1U)
#define S_CE0DLTVCCD2 3
#define V_CE0DLTVCCD2(x) ((x) << S_CE0DLTVCCD2)
#define F_CE0DLTVCCD2 V_CE0DLTVCCD2(1U)
#define S_S0INSDLYTAP 2
#define V_S0INSDLYTAP(x) ((x) << S_S0INSDLYTAP)
#define F_S0INSDLYTAP V_S0INSDLYTAP(1U)
#define S_S1INSDLYTAP 1
#define V_S1INSDLYTAP(x) ((x) << S_S1INSDLYTAP)
#define F_S1INSDLYTAP V_S1INSDLYTAP(1U)
#define A_MC_DDRPHY_DP18_IO_TX_NFET_SLICE 0x441e0
#define S_EN_SLICE_N_WR 8
#define M_EN_SLICE_N_WR 0xffU
#define V_EN_SLICE_N_WR(x) ((x) << S_EN_SLICE_N_WR)
#define G_EN_SLICE_N_WR(x) (((x) >> S_EN_SLICE_N_WR) & M_EN_SLICE_N_WR)
#define A_MC_DDRPHY_DP18_IO_TX_PFET_SLICE 0x441e4
#define A_MC_DDRPHY_DP18_IO_TX_NFET_TERM 0x441e8
#define S_EN_TERM_N_WR 8
#define M_EN_TERM_N_WR 0xffU
#define V_EN_TERM_N_WR(x) ((x) << S_EN_TERM_N_WR)
#define G_EN_TERM_N_WR(x) (((x) >> S_EN_TERM_N_WR) & M_EN_TERM_N_WR)
#define S_EN_TERM_N_WR_FFE 4
#define M_EN_TERM_N_WR_FFE 0xfU
#define V_EN_TERM_N_WR_FFE(x) ((x) << S_EN_TERM_N_WR_FFE)
#define G_EN_TERM_N_WR_FFE(x) (((x) >> S_EN_TERM_N_WR_FFE) & M_EN_TERM_N_WR_FFE)
#define A_MC_DDRPHY_DP18_IO_TX_PFET_TERM 0x441ec
#define S_EN_TERM_P_WR 8
#define M_EN_TERM_P_WR 0xffU
#define V_EN_TERM_P_WR(x) ((x) << S_EN_TERM_P_WR)
#define G_EN_TERM_P_WR(x) (((x) >> S_EN_TERM_P_WR) & M_EN_TERM_P_WR)
#define S_EN_TERM_P_WR_FFE 4
#define M_EN_TERM_P_WR_FFE 0xfU
#define V_EN_TERM_P_WR_FFE(x) ((x) << S_EN_TERM_P_WR_FFE)
#define G_EN_TERM_P_WR_FFE(x) (((x) >> S_EN_TERM_P_WR_FFE) & M_EN_TERM_P_WR_FFE)
#define A_MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP 0x441f0
#define S_DATA_BIT_DISABLE_0_15 0
#define M_DATA_BIT_DISABLE_0_15 0xffffU
#define V_DATA_BIT_DISABLE_0_15(x) ((x) << S_DATA_BIT_DISABLE_0_15)
#define G_DATA_BIT_DISABLE_0_15(x) (((x) >> S_DATA_BIT_DISABLE_0_15) & M_DATA_BIT_DISABLE_0_15)
#define A_MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP 0x441f4
#define S_DATA_BIT_DISABLE_16_23 8
#define M_DATA_BIT_DISABLE_16_23 0xffU
#define V_DATA_BIT_DISABLE_16_23(x) ((x) << S_DATA_BIT_DISABLE_16_23)
#define G_DATA_BIT_DISABLE_16_23(x) (((x) >> S_DATA_BIT_DISABLE_16_23) & M_DATA_BIT_DISABLE_16_23)
#define A_MC_DDRPHY_DP18_DQ_WR_OFFSET_RP 0x441f8
#define S_DQ_WR_OFFSET_N0 12
#define M_DQ_WR_OFFSET_N0 0xfU
#define V_DQ_WR_OFFSET_N0(x) ((x) << S_DQ_WR_OFFSET_N0)
#define G_DQ_WR_OFFSET_N0(x) (((x) >> S_DQ_WR_OFFSET_N0) & M_DQ_WR_OFFSET_N0)
#define S_DQ_WR_OFFSET_N1 8
#define M_DQ_WR_OFFSET_N1 0xfU
#define V_DQ_WR_OFFSET_N1(x) ((x) << S_DQ_WR_OFFSET_N1)
#define G_DQ_WR_OFFSET_N1(x) (((x) >> S_DQ_WR_OFFSET_N1) & M_DQ_WR_OFFSET_N1)
#define S_DQ_WR_OFFSET_N2 4
#define M_DQ_WR_OFFSET_N2 0xfU
#define V_DQ_WR_OFFSET_N2(x) ((x) << S_DQ_WR_OFFSET_N2)
#define G_DQ_WR_OFFSET_N2(x) (((x) >> S_DQ_WR_OFFSET_N2) & M_DQ_WR_OFFSET_N2)
#define S_DQ_WR_OFFSET_N3 0
#define M_DQ_WR_OFFSET_N3 0xfU
#define V_DQ_WR_OFFSET_N3(x) ((x) << S_DQ_WR_OFFSET_N3)
#define G_DQ_WR_OFFSET_N3(x) (((x) >> S_DQ_WR_OFFSET_N3) & M_DQ_WR_OFFSET_N3)
#define A_MC_DDRPHY_DP18_POWERDOWN_1 0x441fc
#define S_EYEDAC_PD 13
#define V_EYEDAC_PD(x) ((x) << S_EYEDAC_PD)
#define F_EYEDAC_PD V_EYEDAC_PD(1U)
#define S_ANALOG_OUTPUT_STAB 9
#define V_ANALOG_OUTPUT_STAB(x) ((x) << S_ANALOG_OUTPUT_STAB)
#define F_ANALOG_OUTPUT_STAB V_ANALOG_OUTPUT_STAB(1U)
#define S_DP18_RX_PD 2
#define M_DP18_RX_PD 0x3U
#define V_DP18_RX_PD(x) ((x) << S_DP18_RX_PD)
#define G_DP18_RX_PD(x) (((x) >> S_DP18_RX_PD) & M_DP18_RX_PD)
#define S_DELAY_LINE_CTL_OVERRIDE 4
#define V_DELAY_LINE_CTL_OVERRIDE(x) ((x) << S_DELAY_LINE_CTL_OVERRIDE)
#define F_DELAY_LINE_CTL_OVERRIDE V_DELAY_LINE_CTL_OVERRIDE(1U)
#define S_VCC_REG_PD 0
#define V_VCC_REG_PD(x) ((x) << S_VCC_REG_PD)
#define F_VCC_REG_PD V_VCC_REG_PD(1U)
#define A_MC_ADR_DDRPHY_ADR_BIT_ENABLE 0x45000
#define S_BIT_ENABLE_0_11 4
#define M_BIT_ENABLE_0_11 0xfffU
#define V_BIT_ENABLE_0_11(x) ((x) << S_BIT_ENABLE_0_11)
#define G_BIT_ENABLE_0_11(x) (((x) >> S_BIT_ENABLE_0_11) & M_BIT_ENABLE_0_11)
#define S_BIT_ENABLE_12_15 0
#define M_BIT_ENABLE_12_15 0xfU
#define V_BIT_ENABLE_12_15(x) ((x) << S_BIT_ENABLE_12_15)
#define G_BIT_ENABLE_12_15(x) (((x) >> S_BIT_ENABLE_12_15) & M_BIT_ENABLE_12_15)
#define A_MC_ADR_DDRPHY_ADR_DIFFPAIR_ENABLE 0x45004
#define S_DI_ADR0_ADR1 15
#define V_DI_ADR0_ADR1(x) ((x) << S_DI_ADR0_ADR1)
#define F_DI_ADR0_ADR1 V_DI_ADR0_ADR1(1U)
#define S_DI_ADR2_ADR3 14
#define V_DI_ADR2_ADR3(x) ((x) << S_DI_ADR2_ADR3)
#define F_DI_ADR2_ADR3 V_DI_ADR2_ADR3(1U)
#define S_DI_ADR4_ADR5 13
#define V_DI_ADR4_ADR5(x) ((x) << S_DI_ADR4_ADR5)
#define F_DI_ADR4_ADR5 V_DI_ADR4_ADR5(1U)
#define S_DI_ADR6_ADR7 12
#define V_DI_ADR6_ADR7(x) ((x) << S_DI_ADR6_ADR7)
#define F_DI_ADR6_ADR7 V_DI_ADR6_ADR7(1U)
#define S_DI_ADR8_ADR9 11
#define V_DI_ADR8_ADR9(x) ((x) << S_DI_ADR8_ADR9)
#define F_DI_ADR8_ADR9 V_DI_ADR8_ADR9(1U)
#define S_DI_ADR10_ADR11 10
#define V_DI_ADR10_ADR11(x) ((x) << S_DI_ADR10_ADR11)
#define F_DI_ADR10_ADR11 V_DI_ADR10_ADR11(1U)
#define S_DI_ADR12_ADR13 9
#define V_DI_ADR12_ADR13(x) ((x) << S_DI_ADR12_ADR13)
#define F_DI_ADR12_ADR13 V_DI_ADR12_ADR13(1U)
#define S_DI_ADR14_ADR15 8
#define V_DI_ADR14_ADR15(x) ((x) << S_DI_ADR14_ADR15)
#define F_DI_ADR14_ADR15 V_DI_ADR14_ADR15(1U)
#define A_MC_ADR_DDRPHY_ADR_DELAY0 0x45010
#define S_ADR_DELAY_BITS1_7 8
#define M_ADR_DELAY_BITS1_7 0x7fU
#define V_ADR_DELAY_BITS1_7(x) ((x) << S_ADR_DELAY_BITS1_7)
#define G_ADR_DELAY_BITS1_7(x) (((x) >> S_ADR_DELAY_BITS1_7) & M_ADR_DELAY_BITS1_7)
#define S_ADR_DELAY_BITS9_15 0
#define M_ADR_DELAY_BITS9_15 0x7fU
#define V_ADR_DELAY_BITS9_15(x) ((x) << S_ADR_DELAY_BITS9_15)
#define G_ADR_DELAY_BITS9_15(x) (((x) >> S_ADR_DELAY_BITS9_15) & M_ADR_DELAY_BITS9_15)
#define A_MC_ADR_DDRPHY_ADR_DELAY1 0x45014
#define A_MC_ADR_DDRPHY_ADR_DELAY2 0x45018
#define A_MC_ADR_DDRPHY_ADR_DELAY3 0x4501c
#define A_MC_ADR_DDRPHY_ADR_DELAY4 0x45020
#define A_MC_ADR_DDRPHY_ADR_DELAY5 0x45024
#define A_MC_ADR_DDRPHY_ADR_DELAY6 0x45028
#define A_MC_ADR_DDRPHY_ADR_DELAY7 0x4502c
#define A_MC_ADR_DDRPHY_ADR_DFT_WRAP_STATUS_CONTROL 0x45030
#define S_ADR_TEST_LANE_PAIR_FAIL 8
#define M_ADR_TEST_LANE_PAIR_FAIL 0xffU
#define V_ADR_TEST_LANE_PAIR_FAIL(x) ((x) << S_ADR_TEST_LANE_PAIR_FAIL)
#define G_ADR_TEST_LANE_PAIR_FAIL(x) (((x) >> S_ADR_TEST_LANE_PAIR_FAIL) & M_ADR_TEST_LANE_PAIR_FAIL)
#define S_ADR_TEST_DATA_EN 7
#define V_ADR_TEST_DATA_EN(x) ((x) << S_ADR_TEST_DATA_EN)
#define F_ADR_TEST_DATA_EN V_ADR_TEST_DATA_EN(1U)
#define S_DADR_TEST_MODE 5
#define M_DADR_TEST_MODE 0x3U
#define V_DADR_TEST_MODE(x) ((x) << S_DADR_TEST_MODE)
#define G_DADR_TEST_MODE(x) (((x) >> S_DADR_TEST_MODE) & M_DADR_TEST_MODE)
#define S_ADR_TEST_4TO1_MODE 4
#define V_ADR_TEST_4TO1_MODE(x) ((x) << S_ADR_TEST_4TO1_MODE)
#define F_ADR_TEST_4TO1_MODE V_ADR_TEST_4TO1_MODE(1U)
#define S_ADR_TEST_RESET 3
#define V_ADR_TEST_RESET(x) ((x) << S_ADR_TEST_RESET)
#define F_ADR_TEST_RESET V_ADR_TEST_RESET(1U)
#define S_ADR_TEST_GEN_EN 2
#define V_ADR_TEST_GEN_EN(x) ((x) << S_ADR_TEST_GEN_EN)
#define F_ADR_TEST_GEN_EN V_ADR_TEST_GEN_EN(1U)
#define S_ADR_TEST_CLEAR_ERROR 1
#define V_ADR_TEST_CLEAR_ERROR(x) ((x) << S_ADR_TEST_CLEAR_ERROR)
#define F_ADR_TEST_CLEAR_ERROR V_ADR_TEST_CLEAR_ERROR(1U)
#define S_ADR_TEST_CHECK_EN 0
#define V_ADR_TEST_CHECK_EN(x) ((x) << S_ADR_TEST_CHECK_EN)
#define F_ADR_TEST_CHECK_EN V_ADR_TEST_CHECK_EN(1U)
#define A_MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN0 0x45040
#define S_EN_SLICE_N_WR_0 8
#define M_EN_SLICE_N_WR_0 0xffU
#define V_EN_SLICE_N_WR_0(x) ((x) << S_EN_SLICE_N_WR_0)
#define G_EN_SLICE_N_WR_0(x) (((x) >> S_EN_SLICE_N_WR_0) & M_EN_SLICE_N_WR_0)
#define S_EN_SLICE_N_WR_FFE 4
#define M_EN_SLICE_N_WR_FFE 0xfU
#define V_EN_SLICE_N_WR_FFE(x) ((x) << S_EN_SLICE_N_WR_FFE)
#define G_EN_SLICE_N_WR_FFE(x) (((x) >> S_EN_SLICE_N_WR_FFE) & M_EN_SLICE_N_WR_FFE)
#define A_MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN1 0x45044
#define S_EN_SLICE_N_WR_1 8
#define M_EN_SLICE_N_WR_1 0xffU
#define V_EN_SLICE_N_WR_1(x) ((x) << S_EN_SLICE_N_WR_1)
#define G_EN_SLICE_N_WR_1(x) (((x) >> S_EN_SLICE_N_WR_1) & M_EN_SLICE_N_WR_1)
#define A_MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN2 0x45048
#define S_EN_SLICE_N_WR_2 8
#define M_EN_SLICE_N_WR_2 0xffU
#define V_EN_SLICE_N_WR_2(x) ((x) << S_EN_SLICE_N_WR_2)
#define G_EN_SLICE_N_WR_2(x) (((x) >> S_EN_SLICE_N_WR_2) & M_EN_SLICE_N_WR_2)
#define A_MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN3 0x4504c
#define S_EN_SLICE_N_WR_3 8
#define M_EN_SLICE_N_WR_3 0xffU
#define V_EN_SLICE_N_WR_3(x) ((x) << S_EN_SLICE_N_WR_3)
#define G_EN_SLICE_N_WR_3(x) (((x) >> S_EN_SLICE_N_WR_3) & M_EN_SLICE_N_WR_3)
#define A_MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN0 0x45050
#define S_EN_SLICE_P_WR 8
#define M_EN_SLICE_P_WR 0xffU
#define V_EN_SLICE_P_WR(x) ((x) << S_EN_SLICE_P_WR)
#define G_EN_SLICE_P_WR(x) (((x) >> S_EN_SLICE_P_WR) & M_EN_SLICE_P_WR)
#define S_EN_SLICE_P_WR_FFE 4
#define M_EN_SLICE_P_WR_FFE 0xfU
#define V_EN_SLICE_P_WR_FFE(x) ((x) << S_EN_SLICE_P_WR_FFE)
#define G_EN_SLICE_P_WR_FFE(x) (((x) >> S_EN_SLICE_P_WR_FFE) & M_EN_SLICE_P_WR_FFE)
#define A_MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN1 0x45054
#define A_MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN2 0x45058
#define A_MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN3 0x4505c
#define A_MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE 0x45060
#define S_POST_CURSOR0 12
#define M_POST_CURSOR0 0xfU
#define V_POST_CURSOR0(x) ((x) << S_POST_CURSOR0)
#define G_POST_CURSOR0(x) (((x) >> S_POST_CURSOR0) & M_POST_CURSOR0)
#define S_POST_CURSOR1 8
#define M_POST_CURSOR1 0xfU
#define V_POST_CURSOR1(x) ((x) << S_POST_CURSOR1)
#define G_POST_CURSOR1(x) (((x) >> S_POST_CURSOR1) & M_POST_CURSOR1)
#define S_POST_CURSOR2 4
#define M_POST_CURSOR2 0xfU
#define V_POST_CURSOR2(x) ((x) << S_POST_CURSOR2)
#define G_POST_CURSOR2(x) (((x) >> S_POST_CURSOR2) & M_POST_CURSOR2)
#define S_POST_CURSOR3 0
#define M_POST_CURSOR3 0xfU
#define V_POST_CURSOR3(x) ((x) << S_POST_CURSOR3)
#define G_POST_CURSOR3(x) (((x) >> S_POST_CURSOR3) & M_POST_CURSOR3)
#define A_MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE 0x45068
#define S_SLEW_CTL0 12
#define M_SLEW_CTL0 0xfU
#define V_SLEW_CTL0(x) ((x) << S_SLEW_CTL0)
#define G_SLEW_CTL0(x) (((x) >> S_SLEW_CTL0) & M_SLEW_CTL0)
#define S_SLEW_CTL1 8
#define M_SLEW_CTL1 0xfU
#define V_SLEW_CTL1(x) ((x) << S_SLEW_CTL1)
#define G_SLEW_CTL1(x) (((x) >> S_SLEW_CTL1) & M_SLEW_CTL1)
#define S_SLEW_CTL2 4
#define M_SLEW_CTL2 0xfU
#define V_SLEW_CTL2(x) ((x) << S_SLEW_CTL2)
#define G_SLEW_CTL2(x) (((x) >> S_SLEW_CTL2) & M_SLEW_CTL2)
#define S_SLEW_CTL3 0
#define M_SLEW_CTL3 0xfU
#define V_SLEW_CTL3(x) ((x) << S_SLEW_CTL3)
#define G_SLEW_CTL3(x) (((x) >> S_SLEW_CTL3) & M_SLEW_CTL3)
#define A_MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP0 0x45080
#define S_SLICE_SEL_REG_BITS0_1 14
#define M_SLICE_SEL_REG_BITS0_1 0x3U
#define V_SLICE_SEL_REG_BITS0_1(x) ((x) << S_SLICE_SEL_REG_BITS0_1)
#define G_SLICE_SEL_REG_BITS0_1(x) (((x) >> S_SLICE_SEL_REG_BITS0_1) & M_SLICE_SEL_REG_BITS0_1)
#define S_SLICE_SEL_REG_BITS2_3 12
#define M_SLICE_SEL_REG_BITS2_3 0x3U
#define V_SLICE_SEL_REG_BITS2_3(x) ((x) << S_SLICE_SEL_REG_BITS2_3)
#define G_SLICE_SEL_REG_BITS2_3(x) (((x) >> S_SLICE_SEL_REG_BITS2_3) & M_SLICE_SEL_REG_BITS2_3)
#define S_SLICE_SEL_REG_BITS4_5 10
#define M_SLICE_SEL_REG_BITS4_5 0x3U
#define V_SLICE_SEL_REG_BITS4_5(x) ((x) << S_SLICE_SEL_REG_BITS4_5)
#define G_SLICE_SEL_REG_BITS4_5(x) (((x) >> S_SLICE_SEL_REG_BITS4_5) & M_SLICE_SEL_REG_BITS4_5)
#define S_SLICE_SEL_REG_BITS6_7 8
#define M_SLICE_SEL_REG_BITS6_7 0x3U
#define V_SLICE_SEL_REG_BITS6_7(x) ((x) << S_SLICE_SEL_REG_BITS6_7)
#define G_SLICE_SEL_REG_BITS6_7(x) (((x) >> S_SLICE_SEL_REG_BITS6_7) & M_SLICE_SEL_REG_BITS6_7)
#define S_SLICE_SEL_REG_BITS8_9 6
#define M_SLICE_SEL_REG_BITS8_9 0x3U
#define V_SLICE_SEL_REG_BITS8_9(x) ((x) << S_SLICE_SEL_REG_BITS8_9)
#define G_SLICE_SEL_REG_BITS8_9(x) (((x) >> S_SLICE_SEL_REG_BITS8_9) & M_SLICE_SEL_REG_BITS8_9)
#define S_SLICE_SEL_REG_BITS10_11 4
#define M_SLICE_SEL_REG_BITS10_11 0x3U
#define V_SLICE_SEL_REG_BITS10_11(x) ((x) << S_SLICE_SEL_REG_BITS10_11)
#define G_SLICE_SEL_REG_BITS10_11(x) (((x) >> S_SLICE_SEL_REG_BITS10_11) & M_SLICE_SEL_REG_BITS10_11)
#define S_SLICE_SEL_REG_BITS12_13 2
#define M_SLICE_SEL_REG_BITS12_13 0x3U
#define V_SLICE_SEL_REG_BITS12_13(x) ((x) << S_SLICE_SEL_REG_BITS12_13)
#define G_SLICE_SEL_REG_BITS12_13(x) (((x) >> S_SLICE_SEL_REG_BITS12_13) & M_SLICE_SEL_REG_BITS12_13)
#define S_SLICE_SEL_REG_BITS14_15 0
#define M_SLICE_SEL_REG_BITS14_15 0x3U
#define V_SLICE_SEL_REG_BITS14_15(x) ((x) << S_SLICE_SEL_REG_BITS14_15)
#define G_SLICE_SEL_REG_BITS14_15(x) (((x) >> S_SLICE_SEL_REG_BITS14_15) & M_SLICE_SEL_REG_BITS14_15)
#define A_MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP1 0x45084
#define A_MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP0 0x450a0
#define S_POST_CUR_SEL_BITS0_1 14
#define M_POST_CUR_SEL_BITS0_1 0x3U
#define V_POST_CUR_SEL_BITS0_1(x) ((x) << S_POST_CUR_SEL_BITS0_1)
#define G_POST_CUR_SEL_BITS0_1(x) (((x) >> S_POST_CUR_SEL_BITS0_1) & M_POST_CUR_SEL_BITS0_1)
#define S_POST_CUR_SEL_BITS2_3 12
#define M_POST_CUR_SEL_BITS2_3 0x3U
#define V_POST_CUR_SEL_BITS2_3(x) ((x) << S_POST_CUR_SEL_BITS2_3)
#define G_POST_CUR_SEL_BITS2_3(x) (((x) >> S_POST_CUR_SEL_BITS2_3) & M_POST_CUR_SEL_BITS2_3)
#define S_POST_CUR_SEL_BITS4_5 10
#define M_POST_CUR_SEL_BITS4_5 0x3U
#define V_POST_CUR_SEL_BITS4_5(x) ((x) << S_POST_CUR_SEL_BITS4_5)
#define G_POST_CUR_SEL_BITS4_5(x) (((x) >> S_POST_CUR_SEL_BITS4_5) & M_POST_CUR_SEL_BITS4_5)
#define S_POST_CUR_SEL_BITS6_7 8
#define M_POST_CUR_SEL_BITS6_7 0x3U
#define V_POST_CUR_SEL_BITS6_7(x) ((x) << S_POST_CUR_SEL_BITS6_7)
#define G_POST_CUR_SEL_BITS6_7(x) (((x) >> S_POST_CUR_SEL_BITS6_7) & M_POST_CUR_SEL_BITS6_7)
#define S_POST_CUR_SEL_BITS8_9 6
#define M_POST_CUR_SEL_BITS8_9 0x3U
#define V_POST_CUR_SEL_BITS8_9(x) ((x) << S_POST_CUR_SEL_BITS8_9)
#define G_POST_CUR_SEL_BITS8_9(x) (((x) >> S_POST_CUR_SEL_BITS8_9) & M_POST_CUR_SEL_BITS8_9)
#define S_POST_CUR_SEL_BITS10_11 4
#define M_POST_CUR_SEL_BITS10_11 0x3U
#define V_POST_CUR_SEL_BITS10_11(x) ((x) << S_POST_CUR_SEL_BITS10_11)
#define G_POST_CUR_SEL_BITS10_11(x) (((x) >> S_POST_CUR_SEL_BITS10_11) & M_POST_CUR_SEL_BITS10_11)
#define S_POST_CUR_SEL_BITS12_13 2
#define M_POST_CUR_SEL_BITS12_13 0x3U
#define V_POST_CUR_SEL_BITS12_13(x) ((x) << S_POST_CUR_SEL_BITS12_13)
#define G_POST_CUR_SEL_BITS12_13(x) (((x) >> S_POST_CUR_SEL_BITS12_13) & M_POST_CUR_SEL_BITS12_13)
#define S_POST_CUR_SEL_BITS14_15 0
#define M_POST_CUR_SEL_BITS14_15 0x3U
#define V_POST_CUR_SEL_BITS14_15(x) ((x) << S_POST_CUR_SEL_BITS14_15)
#define G_POST_CUR_SEL_BITS14_15(x) (((x) >> S_POST_CUR_SEL_BITS14_15) & M_POST_CUR_SEL_BITS14_15)
#define A_MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP1 0x450a4
#define A_MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP0 0x450a8
#define S_SLEW_CTL_SEL_BITS0_1 14
#define M_SLEW_CTL_SEL_BITS0_1 0x3U
#define V_SLEW_CTL_SEL_BITS0_1(x) ((x) << S_SLEW_CTL_SEL_BITS0_1)
#define G_SLEW_CTL_SEL_BITS0_1(x) (((x) >> S_SLEW_CTL_SEL_BITS0_1) & M_SLEW_CTL_SEL_BITS0_1)
#define S_SLEW_CTL_SEL_BITS2_3 12
#define M_SLEW_CTL_SEL_BITS2_3 0x3U
#define V_SLEW_CTL_SEL_BITS2_3(x) ((x) << S_SLEW_CTL_SEL_BITS2_3)
#define G_SLEW_CTL_SEL_BITS2_3(x) (((x) >> S_SLEW_CTL_SEL_BITS2_3) & M_SLEW_CTL_SEL_BITS2_3)
#define S_SLEW_CTL_SEL_BITS4_5 10
#define M_SLEW_CTL_SEL_BITS4_5 0x3U
#define V_SLEW_CTL_SEL_BITS4_5(x) ((x) << S_SLEW_CTL_SEL_BITS4_5)
#define G_SLEW_CTL_SEL_BITS4_5(x) (((x) >> S_SLEW_CTL_SEL_BITS4_5) & M_SLEW_CTL_SEL_BITS4_5)
#define S_SLEW_CTL_SEL_BITS6_7 8
#define M_SLEW_CTL_SEL_BITS6_7 0x3U
#define V_SLEW_CTL_SEL_BITS6_7(x) ((x) << S_SLEW_CTL_SEL_BITS6_7)
#define G_SLEW_CTL_SEL_BITS6_7(x) (((x) >> S_SLEW_CTL_SEL_BITS6_7) & M_SLEW_CTL_SEL_BITS6_7)
#define S_SLEW_CTL_SEL_BITS8_9 6
#define M_SLEW_CTL_SEL_BITS8_9 0x3U
#define V_SLEW_CTL_SEL_BITS8_9(x) ((x) << S_SLEW_CTL_SEL_BITS8_9)
#define G_SLEW_CTL_SEL_BITS8_9(x) (((x) >> S_SLEW_CTL_SEL_BITS8_9) & M_SLEW_CTL_SEL_BITS8_9)
#define S_SLEW_CTL_SEL_BITS10_11 4
#define M_SLEW_CTL_SEL_BITS10_11 0x3U
#define V_SLEW_CTL_SEL_BITS10_11(x) ((x) << S_SLEW_CTL_SEL_BITS10_11)
#define G_SLEW_CTL_SEL_BITS10_11(x) (((x) >> S_SLEW_CTL_SEL_BITS10_11) & M_SLEW_CTL_SEL_BITS10_11)
#define S_SLEW_CTL_SEL_BITS12_13 2
#define M_SLEW_CTL_SEL_BITS12_13 0x3U
#define V_SLEW_CTL_SEL_BITS12_13(x) ((x) << S_SLEW_CTL_SEL_BITS12_13)
#define G_SLEW_CTL_SEL_BITS12_13(x) (((x) >> S_SLEW_CTL_SEL_BITS12_13) & M_SLEW_CTL_SEL_BITS12_13)
#define S_SLEW_CTL_SEL_BITS14_15 0
#define M_SLEW_CTL_SEL_BITS14_15 0x3U
#define V_SLEW_CTL_SEL_BITS14_15(x) ((x) << S_SLEW_CTL_SEL_BITS14_15)
#define G_SLEW_CTL_SEL_BITS14_15(x) (((x) >> S_SLEW_CTL_SEL_BITS14_15) & M_SLEW_CTL_SEL_BITS14_15)
#define A_MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP1 0x450ac
#define A_MC_ADR_DDRPHY_ADR_POWERDOWN_2 0x450b0
#define S_ADR_LANE_0_11_PD 4
#define M_ADR_LANE_0_11_PD 0xfffU
#define V_ADR_LANE_0_11_PD(x) ((x) << S_ADR_LANE_0_11_PD)
#define G_ADR_LANE_0_11_PD(x) (((x) >> S_ADR_LANE_0_11_PD) & M_ADR_LANE_0_11_PD)
#define S_ADR_LANE_12_15_PD 0
#define M_ADR_LANE_12_15_PD 0xfU
#define V_ADR_LANE_12_15_PD(x) ((x) << S_ADR_LANE_12_15_PD)
#define G_ADR_LANE_12_15_PD(x) (((x) >> S_ADR_LANE_12_15_PD) & M_ADR_LANE_12_15_PD)
#define A_T6_MC_ADR_DDRPHY_ADR_BIT_ENABLE 0x45800
#define A_T6_MC_ADR_DDRPHY_ADR_DIFFPAIR_ENABLE 0x45804
#define A_T6_MC_ADR_DDRPHY_ADR_DELAY0 0x45810
#define A_T6_MC_ADR_DDRPHY_ADR_DELAY1 0x45814
#define A_T6_MC_ADR_DDRPHY_ADR_DELAY2 0x45818
#define A_T6_MC_ADR_DDRPHY_ADR_DELAY3 0x4581c
#define A_T6_MC_ADR_DDRPHY_ADR_DELAY4 0x45820
#define A_T6_MC_ADR_DDRPHY_ADR_DELAY5 0x45824
#define A_T6_MC_ADR_DDRPHY_ADR_DELAY6 0x45828
#define A_T6_MC_ADR_DDRPHY_ADR_DELAY7 0x4582c
#define A_T6_MC_ADR_DDRPHY_ADR_DFT_WRAP_STATUS_CONTROL 0x45830
#define S_ADR_TEST_MODE 5
#define M_ADR_TEST_MODE 0x3U
#define V_ADR_TEST_MODE(x) ((x) << S_ADR_TEST_MODE)
#define G_ADR_TEST_MODE(x) (((x) >> S_ADR_TEST_MODE) & M_ADR_TEST_MODE)
#define A_T6_MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN0 0x45840
#define A_T6_MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN1 0x45844
#define A_T6_MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN2 0x45848
#define A_T6_MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN3 0x4584c
#define A_T6_MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN0 0x45850
#define A_T6_MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN1 0x45854
#define A_T6_MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN2 0x45858
#define A_T6_MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN3 0x4585c
#define A_T6_MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE 0x45860
#define A_T6_MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE 0x45868
#define A_T6_MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP0 0x45880
#define A_T6_MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP1 0x45884
#define A_T6_MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP0 0x458a0
#define A_T6_MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP1 0x458a4
#define A_T6_MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP0 0x458a8
#define A_T6_MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP1 0x458ac
#define A_T6_MC_ADR_DDRPHY_ADR_POWERDOWN_2 0x458b0
#define A_MC_DDRPHY_ADR_PLL_VREG_CONFIG_0 0x460c0
#define S_PLL_TUNE_0_2 13
#define M_PLL_TUNE_0_2 0x7U
#define V_PLL_TUNE_0_2(x) ((x) << S_PLL_TUNE_0_2)
#define G_PLL_TUNE_0_2(x) (((x) >> S_PLL_TUNE_0_2) & M_PLL_TUNE_0_2)
#define S_PLL_TUNECP_0_2 10
#define M_PLL_TUNECP_0_2 0x7U
#define V_PLL_TUNECP_0_2(x) ((x) << S_PLL_TUNECP_0_2)
#define G_PLL_TUNECP_0_2(x) (((x) >> S_PLL_TUNECP_0_2) & M_PLL_TUNECP_0_2)
#define S_PLL_TUNEF_0_5 4
#define M_PLL_TUNEF_0_5 0x3fU
#define V_PLL_TUNEF_0_5(x) ((x) << S_PLL_TUNEF_0_5)
#define G_PLL_TUNEF_0_5(x) (((x) >> S_PLL_TUNEF_0_5) & M_PLL_TUNEF_0_5)
#define S_PLL_TUNEVCO_0_1 2
#define M_PLL_TUNEVCO_0_1 0x3U
#define V_PLL_TUNEVCO_0_1(x) ((x) << S_PLL_TUNEVCO_0_1)
#define G_PLL_TUNEVCO_0_1(x) (((x) >> S_PLL_TUNEVCO_0_1) & M_PLL_TUNEVCO_0_1)
#define S_PLL_PLLXTR_0_1 0
#define M_PLL_PLLXTR_0_1 0x3U
#define V_PLL_PLLXTR_0_1(x) ((x) << S_PLL_PLLXTR_0_1)
#define G_PLL_PLLXTR_0_1(x) (((x) >> S_PLL_PLLXTR_0_1) & M_PLL_PLLXTR_0_1)
#define A_MC_DDRPHY_AD32S_PLL_VREG_CONFIG_0 0x460c0
#define A_MC_DDRPHY_ADR_PLL_VREG_CONFIG_1 0x460c4
#define S_PLL_TUNETDIV_0_2 13
#define M_PLL_TUNETDIV_0_2 0x7U
#define V_PLL_TUNETDIV_0_2(x) ((x) << S_PLL_TUNETDIV_0_2)
#define G_PLL_TUNETDIV_0_2(x) (((x) >> S_PLL_TUNETDIV_0_2) & M_PLL_TUNETDIV_0_2)
#define S_PLL_TUNEMDIV_0_1 11
#define M_PLL_TUNEMDIV_0_1 0x3U
#define V_PLL_TUNEMDIV_0_1(x) ((x) << S_PLL_TUNEMDIV_0_1)
#define G_PLL_TUNEMDIV_0_1(x) (((x) >> S_PLL_TUNEMDIV_0_1) & M_PLL_TUNEMDIV_0_1)
#define S_PLL_TUNEATST 10
#define V_PLL_TUNEATST(x) ((x) << S_PLL_TUNEATST)
#define F_PLL_TUNEATST V_PLL_TUNEATST(1U)
#define S_VREG_RANGE_0_1 8
#define M_VREG_RANGE_0_1 0x3U
#define V_VREG_RANGE_0_1(x) ((x) << S_VREG_RANGE_0_1)
#define G_VREG_RANGE_0_1(x) (((x) >> S_VREG_RANGE_0_1) & M_VREG_RANGE_0_1)
#define S_VREG_VREGSPARE 7
#define V_VREG_VREGSPARE(x) ((x) << S_VREG_VREGSPARE)
#define F_VREG_VREGSPARE V_VREG_VREGSPARE(1U)
#define S_VREG_VCCTUNE_0_1 5
#define M_VREG_VCCTUNE_0_1 0x3U
#define V_VREG_VCCTUNE_0_1(x) ((x) << S_VREG_VCCTUNE_0_1)
#define G_VREG_VCCTUNE_0_1(x) (((x) >> S_VREG_VCCTUNE_0_1) & M_VREG_VCCTUNE_0_1)
#define S_INTERP_SIG_SLEW_0_3 1
#define M_INTERP_SIG_SLEW_0_3 0xfU
#define V_INTERP_SIG_SLEW_0_3(x) ((x) << S_INTERP_SIG_SLEW_0_3)
#define G_INTERP_SIG_SLEW_0_3(x) (((x) >> S_INTERP_SIG_SLEW_0_3) & M_INTERP_SIG_SLEW_0_3)
#define S_ANALOG_WRAPON 0
#define V_ANALOG_WRAPON(x) ((x) << S_ANALOG_WRAPON)
#define F_ANALOG_WRAPON V_ANALOG_WRAPON(1U)
#define A_MC_DDRPHY_AD32S_PLL_VREG_CONFIG_1 0x460c4
#define A_MC_DDRPHY_ADR_SYSCLK_CNTL_PR 0x460c8
#define S_SYSCLK_ENABLE 15
#define V_SYSCLK_ENABLE(x) ((x) << S_SYSCLK_ENABLE)
#define F_SYSCLK_ENABLE V_SYSCLK_ENABLE(1U)
#define S_SYSCLK_ROT_OVERRIDE 8
#define M_SYSCLK_ROT_OVERRIDE 0x7fU
#define V_SYSCLK_ROT_OVERRIDE(x) ((x) << S_SYSCLK_ROT_OVERRIDE)
#define G_SYSCLK_ROT_OVERRIDE(x) (((x) >> S_SYSCLK_ROT_OVERRIDE) & M_SYSCLK_ROT_OVERRIDE)
#define S_SYSCLK_ROT_OVERRIDE_EN 7
#define V_SYSCLK_ROT_OVERRIDE_EN(x) ((x) << S_SYSCLK_ROT_OVERRIDE_EN)
#define F_SYSCLK_ROT_OVERRIDE_EN V_SYSCLK_ROT_OVERRIDE_EN(1U)
#define S_SYSCLK_PHASE_ALIGN_RESE 6
#define V_SYSCLK_PHASE_ALIGN_RESE(x) ((x) << S_SYSCLK_PHASE_ALIGN_RESE)
#define F_SYSCLK_PHASE_ALIGN_RESE V_SYSCLK_PHASE_ALIGN_RESE(1U)
#define S_SYSCLK_PHASE_CNTL_EN 5
#define V_SYSCLK_PHASE_CNTL_EN(x) ((x) << S_SYSCLK_PHASE_CNTL_EN)
#define F_SYSCLK_PHASE_CNTL_EN V_SYSCLK_PHASE_CNTL_EN(1U)
#define S_SYSCLK_PHASE_DEFAULT_EN 4
#define V_SYSCLK_PHASE_DEFAULT_EN(x) ((x) << S_SYSCLK_PHASE_DEFAULT_EN)
#define F_SYSCLK_PHASE_DEFAULT_EN V_SYSCLK_PHASE_DEFAULT_EN(1U)
#define S_SYSCLK_POS_EDGE_ALIGN 3
#define V_SYSCLK_POS_EDGE_ALIGN(x) ((x) << S_SYSCLK_POS_EDGE_ALIGN)
#define F_SYSCLK_POS_EDGE_ALIGN V_SYSCLK_POS_EDGE_ALIGN(1U)
#define S_CONTINUOUS_UPDATE 2
#define V_CONTINUOUS_UPDATE(x) ((x) << S_CONTINUOUS_UPDATE)
#define F_CONTINUOUS_UPDATE V_CONTINUOUS_UPDATE(1U)
#define S_CE0DLTVCC 0
#define M_CE0DLTVCC 0x3U
#define V_CE0DLTVCC(x) ((x) << S_CE0DLTVCC)
#define G_CE0DLTVCC(x) (((x) >> S_CE0DLTVCC) & M_CE0DLTVCC)
#define A_MC_DDRPHY_AD32S_SYSCLK_CNTL_PR 0x460c8
#define A_MC_DDRPHY_ADR_MCCLK_WRCLK_PR_STATIC_OFFSET 0x460cc
#define S_TSYS_WRCLK 8
#define M_TSYS_WRCLK 0x7fU
#define V_TSYS_WRCLK(x) ((x) << S_TSYS_WRCLK)
#define G_TSYS_WRCLK(x) (((x) >> S_TSYS_WRCLK) & M_TSYS_WRCLK)
#define A_MC_DDRPHY_AD32S_MCCLK_WRCLK_PR_STATIC_OFFSET 0x460cc
#define A_MC_DDRPHY_ADR_SYSCLK_PR_VALUE_RO 0x460d0
#define S_SLEW_LATE_SAMPLE 15
#define V_SLEW_LATE_SAMPLE(x) ((x) << S_SLEW_LATE_SAMPLE)
#define F_SLEW_LATE_SAMPLE V_SLEW_LATE_SAMPLE(1U)
#define S_SYSCLK_ROT 8
#define M_SYSCLK_ROT 0x7fU
#define V_SYSCLK_ROT(x) ((x) << S_SYSCLK_ROT)
#define G_SYSCLK_ROT(x) (((x) >> S_SYSCLK_ROT) & M_SYSCLK_ROT)
#define S_BB_LOCK 7
#define V_BB_LOCK(x) ((x) << S_BB_LOCK)
#define F_BB_LOCK V_BB_LOCK(1U)
#define S_SLEW_EARLY_SAMPLE 6
#define V_SLEW_EARLY_SAMPLE(x) ((x) << S_SLEW_EARLY_SAMPLE)
#define F_SLEW_EARLY_SAMPLE V_SLEW_EARLY_SAMPLE(1U)
#define S_SLEW_DONE_STATUS 4
#define M_SLEW_DONE_STATUS 0x3U
#define V_SLEW_DONE_STATUS(x) ((x) << S_SLEW_DONE_STATUS)
#define G_SLEW_DONE_STATUS(x) (((x) >> S_SLEW_DONE_STATUS) & M_SLEW_DONE_STATUS)
#define S_SLEW_CNTL 0
#define M_SLEW_CNTL 0xfU
#define V_SLEW_CNTL(x) ((x) << S_SLEW_CNTL)
#define G_SLEW_CNTL(x) (((x) >> S_SLEW_CNTL) & M_SLEW_CNTL)
#define A_MC_DDRPHY_AD32S_SYSCLK_PR_VALUE_RO 0x460d0
#define A_MC_DDRPHY_ADR_GMTEST_ATEST_CNTL 0x460d4
#define S_FLUSH 15
#define V_FLUSH(x) ((x) << S_FLUSH)
#define F_FLUSH V_FLUSH(1U)
#define S_GIANT_MUX_TEST_EN 14
#define V_GIANT_MUX_TEST_EN(x) ((x) << S_GIANT_MUX_TEST_EN)
#define F_GIANT_MUX_TEST_EN V_GIANT_MUX_TEST_EN(1U)
#define S_GIANT_MUX_TEST_VAL 13
#define V_GIANT_MUX_TEST_VAL(x) ((x) << S_GIANT_MUX_TEST_VAL)
#define F_GIANT_MUX_TEST_VAL V_GIANT_MUX_TEST_VAL(1U)
#define S_HS_PROBE_A_SEL_ 8
#define M_HS_PROBE_A_SEL_ 0xfU
#define V_HS_PROBE_A_SEL_(x) ((x) << S_HS_PROBE_A_SEL_)
#define G_HS_PROBE_A_SEL_(x) (((x) >> S_HS_PROBE_A_SEL_) & M_HS_PROBE_A_SEL_)
#define S_HS_PROBE_B_SEL_ 4
#define M_HS_PROBE_B_SEL_ 0xfU
#define V_HS_PROBE_B_SEL_(x) ((x) << S_HS_PROBE_B_SEL_)
#define G_HS_PROBE_B_SEL_(x) (((x) >> S_HS_PROBE_B_SEL_) & M_HS_PROBE_B_SEL_)
#define S_ATEST1CTL0 3
#define V_ATEST1CTL0(x) ((x) << S_ATEST1CTL0)
#define F_ATEST1CTL0 V_ATEST1CTL0(1U)
#define S_ATEST1CTL1 2
#define V_ATEST1CTL1(x) ((x) << S_ATEST1CTL1)
#define F_ATEST1CTL1 V_ATEST1CTL1(1U)
#define S_ATEST1CTL2 1
#define V_ATEST1CTL2(x) ((x) << S_ATEST1CTL2)
#define F_ATEST1CTL2 V_ATEST1CTL2(1U)
#define S_ATEST1CTL3 0
#define V_ATEST1CTL3(x) ((x) << S_ATEST1CTL3)
#define F_ATEST1CTL3 V_ATEST1CTL3(1U)
#define A_MC_DDRPHY_AD32S_OUTPUT_FORCE_ATEST_CNTL 0x460d4
#define S_FORCE_EN 14
#define V_FORCE_EN(x) ((x) << S_FORCE_EN)
#define F_FORCE_EN V_FORCE_EN(1U)
#define S_AD32S_HS_PROBE_A_SEL 8
#define M_AD32S_HS_PROBE_A_SEL 0xfU
#define V_AD32S_HS_PROBE_A_SEL(x) ((x) << S_AD32S_HS_PROBE_A_SEL)
#define G_AD32S_HS_PROBE_A_SEL(x) (((x) >> S_AD32S_HS_PROBE_A_SEL) & M_AD32S_HS_PROBE_A_SEL)
#define S_AD32S_HS_PROBE_B_SEL 4
#define M_AD32S_HS_PROBE_B_SEL 0xfU
#define V_AD32S_HS_PROBE_B_SEL(x) ((x) << S_AD32S_HS_PROBE_B_SEL)
#define G_AD32S_HS_PROBE_B_SEL(x) (((x) >> S_AD32S_HS_PROBE_B_SEL) & M_AD32S_HS_PROBE_B_SEL)
#define A_MC_DDRPHY_ADR_GIANT_MUX_RESULTS_A0 0x460d8
#define S_GIANT_MUX_TEST_RESULTS 0
#define M_GIANT_MUX_TEST_RESULTS 0xffffU
#define V_GIANT_MUX_TEST_RESULTS(x) ((x) << S_GIANT_MUX_TEST_RESULTS)
#define G_GIANT_MUX_TEST_RESULTS(x) (((x) >> S_GIANT_MUX_TEST_RESULTS) & M_GIANT_MUX_TEST_RESULTS)
#define A_MC_DDRPHY_AD32S_OUTPUT_DRIVER_FORCE_VALUE0 0x460d8
#define S_OUTPUT_DRIVER_FORCE_VALUE 0
#define M_OUTPUT_DRIVER_FORCE_VALUE 0xffffU
#define V_OUTPUT_DRIVER_FORCE_VALUE(x) ((x) << S_OUTPUT_DRIVER_FORCE_VALUE)
#define G_OUTPUT_DRIVER_FORCE_VALUE(x) (((x) >> S_OUTPUT_DRIVER_FORCE_VALUE) & M_OUTPUT_DRIVER_FORCE_VALUE)
#define A_MC_DDRPHY_ADR_GIANT_MUX_RESULTS_A1 0x460dc
#define A_MC_DDRPHY_AD32S_OUTPUT_DRIVER_FORCE_VALUE1 0x460dc
#define A_MC_DDRPHY_ADR_POWERDOWN_1 0x460e0
#define S_MASTER_PD_CNTL 15
#define V_MASTER_PD_CNTL(x) ((x) << S_MASTER_PD_CNTL)
#define F_MASTER_PD_CNTL V_MASTER_PD_CNTL(1U)
#define S_ANALOG_INPUT_STAB2 14
#define V_ANALOG_INPUT_STAB2(x) ((x) << S_ANALOG_INPUT_STAB2)
#define F_ANALOG_INPUT_STAB2 V_ANALOG_INPUT_STAB2(1U)
#define S_ANALOG_INPUT_STAB1 8
#define V_ANALOG_INPUT_STAB1(x) ((x) << S_ANALOG_INPUT_STAB1)
#define F_ANALOG_INPUT_STAB1 V_ANALOG_INPUT_STAB1(1U)
#define S_SYSCLK_CLK_GATE 6
#define M_SYSCLK_CLK_GATE 0x3U
#define V_SYSCLK_CLK_GATE(x) ((x) << S_SYSCLK_CLK_GATE)
#define G_SYSCLK_CLK_GATE(x) (((x) >> S_SYSCLK_CLK_GATE) & M_SYSCLK_CLK_GATE)
#define S_WR_FIFO_STAB 5
#define V_WR_FIFO_STAB(x) ((x) << S_WR_FIFO_STAB)
#define F_WR_FIFO_STAB V_WR_FIFO_STAB(1U)
#define S_ADR_RX_PD 4
#define V_ADR_RX_PD(x) ((x) << S_ADR_RX_PD)
#define F_ADR_RX_PD V_ADR_RX_PD(1U)
#define S_TX_TRISTATE_CNTL 1
#define V_TX_TRISTATE_CNTL(x) ((x) << S_TX_TRISTATE_CNTL)
#define F_TX_TRISTATE_CNTL V_TX_TRISTATE_CNTL(1U)
#define S_DVCC_REG_PD 0
#define V_DVCC_REG_PD(x) ((x) << S_DVCC_REG_PD)
#define F_DVCC_REG_PD V_DVCC_REG_PD(1U)
#define A_MC_DDRPHY_AD32S_POWERDOWN_1 0x460e0
#define A_MC_DDRPHY_ADR_SLEW_CAL_CNTL 0x460e4
#define S_SLEW_CAL_ENABLE 15
#define V_SLEW_CAL_ENABLE(x) ((x) << S_SLEW_CAL_ENABLE)
#define F_SLEW_CAL_ENABLE V_SLEW_CAL_ENABLE(1U)
#define S_SLEW_CAL_START 14
#define V_SLEW_CAL_START(x) ((x) << S_SLEW_CAL_START)
#define F_SLEW_CAL_START V_SLEW_CAL_START(1U)
#define S_SLEW_CAL_OVERRIDE_EN 12
#define V_SLEW_CAL_OVERRIDE_EN(x) ((x) << S_SLEW_CAL_OVERRIDE_EN)
#define F_SLEW_CAL_OVERRIDE_EN V_SLEW_CAL_OVERRIDE_EN(1U)
#define S_SLEW_CAL_OVERRIDE 8
#define M_SLEW_CAL_OVERRIDE 0xfU
#define V_SLEW_CAL_OVERRIDE(x) ((x) << S_SLEW_CAL_OVERRIDE)
#define G_SLEW_CAL_OVERRIDE(x) (((x) >> S_SLEW_CAL_OVERRIDE) & M_SLEW_CAL_OVERRIDE)
#define S_SLEW_TARGET_PR_OFFSET 0
#define M_SLEW_TARGET_PR_OFFSET 0x1fU
#define V_SLEW_TARGET_PR_OFFSET(x) ((x) << S_SLEW_TARGET_PR_OFFSET)
#define G_SLEW_TARGET_PR_OFFSET(x) (((x) >> S_SLEW_TARGET_PR_OFFSET) & M_SLEW_TARGET_PR_OFFSET)
#define A_MC_DDRPHY_AD32S_SLEW_CAL_CNTL 0x460e4
#define A_MC_DDRPHY_PC_DP18_PLL_LOCK_STATUS 0x47000
#define S_DP18_PLL_LOCK 1
#define M_DP18_PLL_LOCK 0x7fffU
#define V_DP18_PLL_LOCK(x) ((x) << S_DP18_PLL_LOCK)
#define G_DP18_PLL_LOCK(x) (((x) >> S_DP18_PLL_LOCK) & M_DP18_PLL_LOCK)
#define A_MC_DDRPHY_PC_AD32S_PLL_LOCK_STATUS 0x47004
#define S_AD32S_PLL_LOCK 14
#define M_AD32S_PLL_LOCK 0x3U
#define V_AD32S_PLL_LOCK(x) ((x) << S_AD32S_PLL_LOCK)
#define G_AD32S_PLL_LOCK(x) (((x) >> S_AD32S_PLL_LOCK) & M_AD32S_PLL_LOCK)
#define A_MC_DDRPHY_PC_RANK_PAIR0 0x47008
#define S_RANK_PAIR0_PRI 13
#define M_RANK_PAIR0_PRI 0x7U
#define V_RANK_PAIR0_PRI(x) ((x) << S_RANK_PAIR0_PRI)
#define G_RANK_PAIR0_PRI(x) (((x) >> S_RANK_PAIR0_PRI) & M_RANK_PAIR0_PRI)
#define S_RANK_PAIR0_PRI_V 12
#define V_RANK_PAIR0_PRI_V(x) ((x) << S_RANK_PAIR0_PRI_V)
#define F_RANK_PAIR0_PRI_V V_RANK_PAIR0_PRI_V(1U)
#define S_RANK_PAIR0_SEC 9
#define M_RANK_PAIR0_SEC 0x7U
#define V_RANK_PAIR0_SEC(x) ((x) << S_RANK_PAIR0_SEC)
#define G_RANK_PAIR0_SEC(x) (((x) >> S_RANK_PAIR0_SEC) & M_RANK_PAIR0_SEC)
#define S_RANK_PAIR0_SEC_V 8
#define V_RANK_PAIR0_SEC_V(x) ((x) << S_RANK_PAIR0_SEC_V)
#define F_RANK_PAIR0_SEC_V V_RANK_PAIR0_SEC_V(1U)
#define S_RANK_PAIR1_PRI 5
#define M_RANK_PAIR1_PRI 0x7U
#define V_RANK_PAIR1_PRI(x) ((x) << S_RANK_PAIR1_PRI)
#define G_RANK_PAIR1_PRI(x) (((x) >> S_RANK_PAIR1_PRI) & M_RANK_PAIR1_PRI)
#define S_RANK_PAIR1_PRI_V 4
#define V_RANK_PAIR1_PRI_V(x) ((x) << S_RANK_PAIR1_PRI_V)
#define F_RANK_PAIR1_PRI_V V_RANK_PAIR1_PRI_V(1U)
#define S_RANK_PAIR1_SEC 1
#define M_RANK_PAIR1_SEC 0x7U
#define V_RANK_PAIR1_SEC(x) ((x) << S_RANK_PAIR1_SEC)
#define G_RANK_PAIR1_SEC(x) (((x) >> S_RANK_PAIR1_SEC) & M_RANK_PAIR1_SEC)
#define S_RANK_PAIR1_SEC_V 0
#define V_RANK_PAIR1_SEC_V(x) ((x) << S_RANK_PAIR1_SEC_V)
#define F_RANK_PAIR1_SEC_V V_RANK_PAIR1_SEC_V(1U)
#define A_MC_DDRPHY_PC_RANK_PAIR1 0x4700c
#define S_RANK_PAIR2_PRI 13
#define M_RANK_PAIR2_PRI 0x7U
#define V_RANK_PAIR2_PRI(x) ((x) << S_RANK_PAIR2_PRI)
#define G_RANK_PAIR2_PRI(x) (((x) >> S_RANK_PAIR2_PRI) & M_RANK_PAIR2_PRI)
#define S_RANK_PAIR2_PRI_V 12
#define V_RANK_PAIR2_PRI_V(x) ((x) << S_RANK_PAIR2_PRI_V)
#define F_RANK_PAIR2_PRI_V V_RANK_PAIR2_PRI_V(1U)
#define S_RANK_PAIR2_SEC 9
#define M_RANK_PAIR2_SEC 0x7U
#define V_RANK_PAIR2_SEC(x) ((x) << S_RANK_PAIR2_SEC)
#define G_RANK_PAIR2_SEC(x) (((x) >> S_RANK_PAIR2_SEC) & M_RANK_PAIR2_SEC)
#define S_RANK_PAIR2_SEC_V 8
#define V_RANK_PAIR2_SEC_V(x) ((x) << S_RANK_PAIR2_SEC_V)
#define F_RANK_PAIR2_SEC_V V_RANK_PAIR2_SEC_V(1U)
#define S_RANK_PAIR3_PRI 5
#define M_RANK_PAIR3_PRI 0x7U
#define V_RANK_PAIR3_PRI(x) ((x) << S_RANK_PAIR3_PRI)
#define G_RANK_PAIR3_PRI(x) (((x) >> S_RANK_PAIR3_PRI) & M_RANK_PAIR3_PRI)
#define S_RANK_PAIR3_PRI_V 4
#define V_RANK_PAIR3_PRI_V(x) ((x) << S_RANK_PAIR3_PRI_V)
#define F_RANK_PAIR3_PRI_V V_RANK_PAIR3_PRI_V(1U)
#define S_RANK_PAIR3_SEC 1
#define M_RANK_PAIR3_SEC 0x7U
#define V_RANK_PAIR3_SEC(x) ((x) << S_RANK_PAIR3_SEC)
#define G_RANK_PAIR3_SEC(x) (((x) >> S_RANK_PAIR3_SEC) & M_RANK_PAIR3_SEC)
#define S_RANK_PAIR3_SEC_V 0
#define V_RANK_PAIR3_SEC_V(x) ((x) << S_RANK_PAIR3_SEC_V)
#define F_RANK_PAIR3_SEC_V V_RANK_PAIR3_SEC_V(1U)
#define A_MC_DDRPHY_PC_BASE_CNTR0 0x47010
#define S_PERIODIC_BASE_CNTR0 0
#define M_PERIODIC_BASE_CNTR0 0xffffU
#define V_PERIODIC_BASE_CNTR0(x) ((x) << S_PERIODIC_BASE_CNTR0)
#define G_PERIODIC_BASE_CNTR0(x) (((x) >> S_PERIODIC_BASE_CNTR0) & M_PERIODIC_BASE_CNTR0)
#define A_MC_DDRPHY_PC_RELOAD_VALUE0 0x47014
#define S_PERIODIC_CAL_REQ_EN 15
#define V_PERIODIC_CAL_REQ_EN(x) ((x) << S_PERIODIC_CAL_REQ_EN)
#define F_PERIODIC_CAL_REQ_EN V_PERIODIC_CAL_REQ_EN(1U)
#define S_PERIODIC_RELOAD_VALUE0 0
#define M_PERIODIC_RELOAD_VALUE0 0x7fffU
#define V_PERIODIC_RELOAD_VALUE0(x) ((x) << S_PERIODIC_RELOAD_VALUE0)
#define G_PERIODIC_RELOAD_VALUE0(x) (((x) >> S_PERIODIC_RELOAD_VALUE0) & M_PERIODIC_RELOAD_VALUE0)
#define A_MC_DDRPHY_PC_BASE_CNTR1 0x47018
#define S_PERIODIC_BASE_CNTR1 0
#define M_PERIODIC_BASE_CNTR1 0xffffU
#define V_PERIODIC_BASE_CNTR1(x) ((x) << S_PERIODIC_BASE_CNTR1)
#define G_PERIODIC_BASE_CNTR1(x) (((x) >> S_PERIODIC_BASE_CNTR1) & M_PERIODIC_BASE_CNTR1)
#define A_MC_DDRPHY_PC_CAL_TIMER 0x4701c
#define S_PERIODIC_CAL_TIMER 0
#define M_PERIODIC_CAL_TIMER 0xffffU
#define V_PERIODIC_CAL_TIMER(x) ((x) << S_PERIODIC_CAL_TIMER)
#define G_PERIODIC_CAL_TIMER(x) (((x) >> S_PERIODIC_CAL_TIMER) & M_PERIODIC_CAL_TIMER)
#define A_MC_DDRPHY_PC_CAL_TIMER_RELOAD_VALUE 0x47020
#define S_PERIODIC_TIMER_RELOAD_VALUE 0
#define M_PERIODIC_TIMER_RELOAD_VALUE 0xffffU
#define V_PERIODIC_TIMER_RELOAD_VALUE(x) ((x) << S_PERIODIC_TIMER_RELOAD_VALUE)
#define G_PERIODIC_TIMER_RELOAD_VALUE(x) (((x) >> S_PERIODIC_TIMER_RELOAD_VALUE) & M_PERIODIC_TIMER_RELOAD_VALUE)
#define A_MC_DDRPHY_PC_ZCAL_TIMER 0x47024
#define S_PERIODIC_ZCAL_TIMER 0
#define M_PERIODIC_ZCAL_TIMER 0xffffU
#define V_PERIODIC_ZCAL_TIMER(x) ((x) << S_PERIODIC_ZCAL_TIMER)
#define G_PERIODIC_ZCAL_TIMER(x) (((x) >> S_PERIODIC_ZCAL_TIMER) & M_PERIODIC_ZCAL_TIMER)
#define A_MC_DDRPHY_PC_ZCAL_TIMER_RELOAD_VALUE 0x47028
#define A_MC_DDRPHY_PC_PER_CAL_CONFIG 0x4702c
#define S_PER_ENA_RANK_PAIR 12
#define M_PER_ENA_RANK_PAIR 0xfU
#define V_PER_ENA_RANK_PAIR(x) ((x) << S_PER_ENA_RANK_PAIR)
#define G_PER_ENA_RANK_PAIR(x) (((x) >> S_PER_ENA_RANK_PAIR) & M_PER_ENA_RANK_PAIR)
#define S_PER_ENA_ZCAL 11
#define V_PER_ENA_ZCAL(x) ((x) << S_PER_ENA_ZCAL)
#define F_PER_ENA_ZCAL V_PER_ENA_ZCAL(1U)
#define S_PER_ENA_SYSCLK_ALIGN 10
#define V_PER_ENA_SYSCLK_ALIGN(x) ((x) << S_PER_ENA_SYSCLK_ALIGN)
#define F_PER_ENA_SYSCLK_ALIGN V_PER_ENA_SYSCLK_ALIGN(1U)
#define S_ENA_PER_READ_CTR 9
#define V_ENA_PER_READ_CTR(x) ((x) << S_ENA_PER_READ_CTR)
#define F_ENA_PER_READ_CTR V_ENA_PER_READ_CTR(1U)
#define S_ENA_PER_RDCLK_ALIGN 8
#define V_ENA_PER_RDCLK_ALIGN(x) ((x) << S_ENA_PER_RDCLK_ALIGN)
#define F_ENA_PER_RDCLK_ALIGN V_ENA_PER_RDCLK_ALIGN(1U)
#define S_ENA_PER_DQS_ALIGN 7
#define V_ENA_PER_DQS_ALIGN(x) ((x) << S_ENA_PER_DQS_ALIGN)
#define F_ENA_PER_DQS_ALIGN V_ENA_PER_DQS_ALIGN(1U)
#define S_PER_NEXT_RANK_PAIR 5
#define M_PER_NEXT_RANK_PAIR 0x3U
#define V_PER_NEXT_RANK_PAIR(x) ((x) << S_PER_NEXT_RANK_PAIR)
#define G_PER_NEXT_RANK_PAIR(x) (((x) >> S_PER_NEXT_RANK_PAIR) & M_PER_NEXT_RANK_PAIR)
#define S_FAST_SIM_PER_CNTR 4
#define V_FAST_SIM_PER_CNTR(x) ((x) << S_FAST_SIM_PER_CNTR)
#define F_FAST_SIM_PER_CNTR V_FAST_SIM_PER_CNTR(1U)
#define S_START_INIT_CAL 3
#define V_START_INIT_CAL(x) ((x) << S_START_INIT_CAL)
#define F_START_INIT_CAL V_START_INIT_CAL(1U)
#define S_START_PER_CAL 2
#define V_START_PER_CAL(x) ((x) << S_START_PER_CAL)
#define F_START_PER_CAL V_START_PER_CAL(1U)
#define S_ABORT_ON_ERR_EN 1
#define V_ABORT_ON_ERR_EN(x) ((x) << S_ABORT_ON_ERR_EN)
#define F_ABORT_ON_ERR_EN V_ABORT_ON_ERR_EN(1U)
#define S_ENA_PER_RD_CTR 9
#define V_ENA_PER_RD_CTR(x) ((x) << S_ENA_PER_RD_CTR)
#define F_ENA_PER_RD_CTR V_ENA_PER_RD_CTR(1U)
#define A_MC_DDRPHY_PC_CONFIG0 0x47030
#define S_PROTOCOL_DDR 12
#define M_PROTOCOL_DDR 0xfU
#define V_PROTOCOL_DDR(x) ((x) << S_PROTOCOL_DDR)
#define G_PROTOCOL_DDR(x) (((x) >> S_PROTOCOL_DDR) & M_PROTOCOL_DDR)
#define S_DATA_MUX4_1MODE 11
#define V_DATA_MUX4_1MODE(x) ((x) << S_DATA_MUX4_1MODE)
#define F_DATA_MUX4_1MODE V_DATA_MUX4_1MODE(1U)
#define S_DDR4_CMD_SIG_REDUCTION 9
#define V_DDR4_CMD_SIG_REDUCTION(x) ((x) << S_DDR4_CMD_SIG_REDUCTION)
#define F_DDR4_CMD_SIG_REDUCTION V_DDR4_CMD_SIG_REDUCTION(1U)
#define S_SYSCLK_2X_MEMINTCLKO 8
#define V_SYSCLK_2X_MEMINTCLKO(x) ((x) << S_SYSCLK_2X_MEMINTCLKO)
#define F_SYSCLK_2X_MEMINTCLKO V_SYSCLK_2X_MEMINTCLKO(1U)
#define S_RANK_OVERRIDE 7
#define V_RANK_OVERRIDE(x) ((x) << S_RANK_OVERRIDE)
#define F_RANK_OVERRIDE V_RANK_OVERRIDE(1U)
#define S_RANK_OVERRIDE_VALUE 4
#define M_RANK_OVERRIDE_VALUE 0x7U
#define V_RANK_OVERRIDE_VALUE(x) ((x) << S_RANK_OVERRIDE_VALUE)
#define G_RANK_OVERRIDE_VALUE(x) (((x) >> S_RANK_OVERRIDE_VALUE) & M_RANK_OVERRIDE_VALUE)
#define S_LOW_LATENCY 3
#define V_LOW_LATENCY(x) ((x) << S_LOW_LATENCY)
#define F_LOW_LATENCY V_LOW_LATENCY(1U)
#define S_DDR4_BANK_REFRESH 2
#define V_DDR4_BANK_REFRESH(x) ((x) << S_DDR4_BANK_REFRESH)
#define F_DDR4_BANK_REFRESH V_DDR4_BANK_REFRESH(1U)
#define S_DDR4_VLEVEL_BANK_GROUP 1
#define V_DDR4_VLEVEL_BANK_GROUP(x) ((x) << S_DDR4_VLEVEL_BANK_GROUP)
#define F_DDR4_VLEVEL_BANK_GROUP V_DDR4_VLEVEL_BANK_GROUP(1U)
#define S_DDRPHY_PROTOCOL 12
#define M_DDRPHY_PROTOCOL 0xfU
#define V_DDRPHY_PROTOCOL(x) ((x) << S_DDRPHY_PROTOCOL)
#define G_DDRPHY_PROTOCOL(x) (((x) >> S_DDRPHY_PROTOCOL) & M_DDRPHY_PROTOCOL)
#define S_SPAM_EN 10
#define V_SPAM_EN(x) ((x) << S_SPAM_EN)
#define F_SPAM_EN V_SPAM_EN(1U)
#define S_DDR4_IPW_LOOP_DIS 2
#define V_DDR4_IPW_LOOP_DIS(x) ((x) << S_DDR4_IPW_LOOP_DIS)
#define F_DDR4_IPW_LOOP_DIS V_DDR4_IPW_LOOP_DIS(1U)
#define A_MC_DDRPHY_PC_CONFIG1 0x47034
#define S_WRITE_LATENCY_OFFSET 12
#define M_WRITE_LATENCY_OFFSET 0xfU
#define V_WRITE_LATENCY_OFFSET(x) ((x) << S_WRITE_LATENCY_OFFSET)
#define G_WRITE_LATENCY_OFFSET(x) (((x) >> S_WRITE_LATENCY_OFFSET) & M_WRITE_LATENCY_OFFSET)
#define S_READ_LATENCY_OFFSET 8
#define M_READ_LATENCY_OFFSET 0xfU
#define V_READ_LATENCY_OFFSET(x) ((x) << S_READ_LATENCY_OFFSET)
#define G_READ_LATENCY_OFFSET(x) (((x) >> S_READ_LATENCY_OFFSET) & M_READ_LATENCY_OFFSET)
#define S_MEMCTL_CIC_FAST 7
#define V_MEMCTL_CIC_FAST(x) ((x) << S_MEMCTL_CIC_FAST)
#define F_MEMCTL_CIC_FAST V_MEMCTL_CIC_FAST(1U)
#define S_MEMCTL_CTRN_IGNORE 6
#define V_MEMCTL_CTRN_IGNORE(x) ((x) << S_MEMCTL_CTRN_IGNORE)
#define F_MEMCTL_CTRN_IGNORE V_MEMCTL_CTRN_IGNORE(1U)
#define S_DISABLE_MEMCTL_CAL 5
#define V_DISABLE_MEMCTL_CAL(x) ((x) << S_DISABLE_MEMCTL_CAL)
#define F_DISABLE_MEMCTL_CAL V_DISABLE_MEMCTL_CAL(1U)
#define S_MEMCTL_CIS_IGNORE 6
#define V_MEMCTL_CIS_IGNORE(x) ((x) << S_MEMCTL_CIS_IGNORE)
#define F_MEMCTL_CIS_IGNORE V_MEMCTL_CIS_IGNORE(1U)
#define S_MEMORY_TYPE 2
#define M_MEMORY_TYPE 0x7U
#define V_MEMORY_TYPE(x) ((x) << S_MEMORY_TYPE)
#define G_MEMORY_TYPE(x) (((x) >> S_MEMORY_TYPE) & M_MEMORY_TYPE)
#define S_DDR4_PDA_MODE 1
#define V_DDR4_PDA_MODE(x) ((x) << S_DDR4_PDA_MODE)
#define F_DDR4_PDA_MODE V_DDR4_PDA_MODE(1U)
#define A_MC_DDRPHY_PC_RESETS 0x47038
#define S_PLL_RESET 15
#define V_PLL_RESET(x) ((x) << S_PLL_RESET)
#define F_PLL_RESET V_PLL_RESET(1U)
#define S_SYSCLK_RESET 14
#define V_SYSCLK_RESET(x) ((x) << S_SYSCLK_RESET)
#define F_SYSCLK_RESET V_SYSCLK_RESET(1U)
#define A_MC_DDRPHY_PC_PER_ZCAL_CONFIG 0x4703c
#define S_PER_ZCAL_ENA_RANK 8
#define M_PER_ZCAL_ENA_RANK 0xffU
#define V_PER_ZCAL_ENA_RANK(x) ((x) << S_PER_ZCAL_ENA_RANK)
#define G_PER_ZCAL_ENA_RANK(x) (((x) >> S_PER_ZCAL_ENA_RANK) & M_PER_ZCAL_ENA_RANK)
#define S_PER_ZCAL_NEXT_RANK 5
#define M_PER_ZCAL_NEXT_RANK 0x7U
#define V_PER_ZCAL_NEXT_RANK(x) ((x) << S_PER_ZCAL_NEXT_RANK)
#define G_PER_ZCAL_NEXT_RANK(x) (((x) >> S_PER_ZCAL_NEXT_RANK) & M_PER_ZCAL_NEXT_RANK)
#define S_START_PER_ZCAL 4
#define V_START_PER_ZCAL(x) ((x) << S_START_PER_ZCAL)
#define F_START_PER_ZCAL V_START_PER_ZCAL(1U)
#define A_MC_DDRPHY_PC_RANK_GROUP 0x47044
#define S_ADDR_MIRROR_RP0_PRI 15
#define V_ADDR_MIRROR_RP0_PRI(x) ((x) << S_ADDR_MIRROR_RP0_PRI)
#define F_ADDR_MIRROR_RP0_PRI V_ADDR_MIRROR_RP0_PRI(1U)
#define S_ADDR_MIRROR_RP0_SEC 14
#define V_ADDR_MIRROR_RP0_SEC(x) ((x) << S_ADDR_MIRROR_RP0_SEC)
#define F_ADDR_MIRROR_RP0_SEC V_ADDR_MIRROR_RP0_SEC(1U)
#define S_ADDR_MIRROR_RP1_PRI 13
#define V_ADDR_MIRROR_RP1_PRI(x) ((x) << S_ADDR_MIRROR_RP1_PRI)
#define F_ADDR_MIRROR_RP1_PRI V_ADDR_MIRROR_RP1_PRI(1U)
#define S_ADDR_MIRROR_RP1_SEC 12
#define V_ADDR_MIRROR_RP1_SEC(x) ((x) << S_ADDR_MIRROR_RP1_SEC)
#define F_ADDR_MIRROR_RP1_SEC V_ADDR_MIRROR_RP1_SEC(1U)
#define S_ADDR_MIRROR_RP2_PRI 11
#define V_ADDR_MIRROR_RP2_PRI(x) ((x) << S_ADDR_MIRROR_RP2_PRI)
#define F_ADDR_MIRROR_RP2_PRI V_ADDR_MIRROR_RP2_PRI(1U)
#define S_ADDR_MIRROR_RP2_SEC 10
#define V_ADDR_MIRROR_RP2_SEC(x) ((x) << S_ADDR_MIRROR_RP2_SEC)
#define F_ADDR_MIRROR_RP2_SEC V_ADDR_MIRROR_RP2_SEC(1U)
#define S_ADDR_MIRROR_RP3_PRI 9
#define V_ADDR_MIRROR_RP3_PRI(x) ((x) << S_ADDR_MIRROR_RP3_PRI)
#define F_ADDR_MIRROR_RP3_PRI V_ADDR_MIRROR_RP3_PRI(1U)
#define S_ADDR_MIRROR_RP3_SEC 8
#define V_ADDR_MIRROR_RP3_SEC(x) ((x) << S_ADDR_MIRROR_RP3_SEC)
#define F_ADDR_MIRROR_RP3_SEC V_ADDR_MIRROR_RP3_SEC(1U)
#define S_RANK_GROUPING 6
#define M_RANK_GROUPING 0x3U
#define V_RANK_GROUPING(x) ((x) << S_RANK_GROUPING)
#define G_RANK_GROUPING(x) (((x) >> S_RANK_GROUPING) & M_RANK_GROUPING)
#define S_ADDR_MIRROR_A3_A4 5
#define V_ADDR_MIRROR_A3_A4(x) ((x) << S_ADDR_MIRROR_A3_A4)
#define F_ADDR_MIRROR_A3_A4 V_ADDR_MIRROR_A3_A4(1U)
#define S_ADDR_MIRROR_A5_A6 4
#define V_ADDR_MIRROR_A5_A6(x) ((x) << S_ADDR_MIRROR_A5_A6)
#define F_ADDR_MIRROR_A5_A6 V_ADDR_MIRROR_A5_A6(1U)
#define S_ADDR_MIRROR_A7_A8 3
#define V_ADDR_MIRROR_A7_A8(x) ((x) << S_ADDR_MIRROR_A7_A8)
#define F_ADDR_MIRROR_A7_A8 V_ADDR_MIRROR_A7_A8(1U)
#define S_ADDR_MIRROR_A11_A13 2
#define V_ADDR_MIRROR_A11_A13(x) ((x) << S_ADDR_MIRROR_A11_A13)
#define F_ADDR_MIRROR_A11_A13 V_ADDR_MIRROR_A11_A13(1U)
#define S_ADDR_MIRROR_BA0_BA1 1
#define V_ADDR_MIRROR_BA0_BA1(x) ((x) << S_ADDR_MIRROR_BA0_BA1)
#define F_ADDR_MIRROR_BA0_BA1 V_ADDR_MIRROR_BA0_BA1(1U)
#define S_ADDR_MIRROR_BG0_BG1 0
#define V_ADDR_MIRROR_BG0_BG1(x) ((x) << S_ADDR_MIRROR_BG0_BG1)
#define F_ADDR_MIRROR_BG0_BG1 V_ADDR_MIRROR_BG0_BG1(1U)
#define A_MC_DDRPHY_PC_ERROR_STATUS0 0x47048
#define S_RC_ERROR 15
#define V_RC_ERROR(x) ((x) << S_RC_ERROR)
#define F_RC_ERROR V_RC_ERROR(1U)
#define S_WC_ERROR 14
#define V_WC_ERROR(x) ((x) << S_WC_ERROR)
#define F_WC_ERROR V_WC_ERROR(1U)
#define S_SEQ_ERROR 13
#define V_SEQ_ERROR(x) ((x) << S_SEQ_ERROR)
#define F_SEQ_ERROR V_SEQ_ERROR(1U)
#define S_CC_ERROR 12
#define V_CC_ERROR(x) ((x) << S_CC_ERROR)
#define F_CC_ERROR V_CC_ERROR(1U)
#define S_APB_ERROR 11
#define V_APB_ERROR(x) ((x) << S_APB_ERROR)
#define F_APB_ERROR V_APB_ERROR(1U)
#define S_PC_ERROR 10
#define V_PC_ERROR(x) ((x) << S_PC_ERROR)
#define F_PC_ERROR V_PC_ERROR(1U)
#define A_MC_DDRPHY_PC_ERROR_MASK0 0x4704c
#define S_RC_ERROR_MASK 15
#define V_RC_ERROR_MASK(x) ((x) << S_RC_ERROR_MASK)
#define F_RC_ERROR_MASK V_RC_ERROR_MASK(1U)
#define S_WC_ERROR_MASK 14
#define V_WC_ERROR_MASK(x) ((x) << S_WC_ERROR_MASK)
#define F_WC_ERROR_MASK V_WC_ERROR_MASK(1U)
#define S_SEQ_ERROR_MASK 13
#define V_SEQ_ERROR_MASK(x) ((x) << S_SEQ_ERROR_MASK)
#define F_SEQ_ERROR_MASK V_SEQ_ERROR_MASK(1U)
#define S_CC_ERROR_MASK 12
#define V_CC_ERROR_MASK(x) ((x) << S_CC_ERROR_MASK)
#define F_CC_ERROR_MASK V_CC_ERROR_MASK(1U)
#define S_APB_ERROR_MASK 11
#define V_APB_ERROR_MASK(x) ((x) << S_APB_ERROR_MASK)
#define F_APB_ERROR_MASK V_APB_ERROR_MASK(1U)
#define S_PC_ERROR_MASK 10
#define V_PC_ERROR_MASK(x) ((x) << S_PC_ERROR_MASK)
#define F_PC_ERROR_MASK V_PC_ERROR_MASK(1U)
#define A_MC_DDRPHY_PC_IO_PVT_FET_CONTROL 0x47050
#define S_PVTP 11
#define M_PVTP 0x1fU
#define V_PVTP(x) ((x) << S_PVTP)
#define G_PVTP(x) (((x) >> S_PVTP) & M_PVTP)
#define S_PVTN 6
#define M_PVTN 0x1fU
#define V_PVTN(x) ((x) << S_PVTN)
#define G_PVTN(x) (((x) >> S_PVTN) & M_PVTN)
#define S_PVT_OVERRIDE 5
#define V_PVT_OVERRIDE(x) ((x) << S_PVT_OVERRIDE)
#define F_PVT_OVERRIDE V_PVT_OVERRIDE(1U)
#define S_ENABLE_ZCAL 4
#define V_ENABLE_ZCAL(x) ((x) << S_ENABLE_ZCAL)
#define F_ENABLE_ZCAL V_ENABLE_ZCAL(1U)
#define A_MC_DDRPHY_PC_VREF_DRV_CONTROL 0x47054
#define S_VREFDQ0DSGN 15
#define V_VREFDQ0DSGN(x) ((x) << S_VREFDQ0DSGN)
#define F_VREFDQ0DSGN V_VREFDQ0DSGN(1U)
#define S_VREFDQ0D 11
#define M_VREFDQ0D 0xfU
#define V_VREFDQ0D(x) ((x) << S_VREFDQ0D)
#define G_VREFDQ0D(x) (((x) >> S_VREFDQ0D) & M_VREFDQ0D)
#define S_VREFDQ1DSGN 10
#define V_VREFDQ1DSGN(x) ((x) << S_VREFDQ1DSGN)
#define F_VREFDQ1DSGN V_VREFDQ1DSGN(1U)
#define S_VREFDQ1D 6
#define M_VREFDQ1D 0xfU
#define V_VREFDQ1D(x) ((x) << S_VREFDQ1D)
#define G_VREFDQ1D(x) (((x) >> S_VREFDQ1D) & M_VREFDQ1D)
#define S_EN_ANALOG_PD 3
#define V_EN_ANALOG_PD(x) ((x) << S_EN_ANALOG_PD)
#define F_EN_ANALOG_PD V_EN_ANALOG_PD(1U)
#define S_ANALOG_PD_DLY 2
#define V_ANALOG_PD_DLY(x) ((x) << S_ANALOG_PD_DLY)
#define F_ANALOG_PD_DLY V_ANALOG_PD_DLY(1U)
#define S_ANALOG_PD_DIV 0
#define M_ANALOG_PD_DIV 0x3U
#define V_ANALOG_PD_DIV(x) ((x) << S_ANALOG_PD_DIV)
#define G_ANALOG_PD_DIV(x) (((x) >> S_ANALOG_PD_DIV) & M_ANALOG_PD_DIV)
#define A_MC_DDRPHY_PC_INIT_CAL_CONFIG0 0x47058
#define S_ENA_WR_LEVEL 15
#define V_ENA_WR_LEVEL(x) ((x) << S_ENA_WR_LEVEL)
#define F_ENA_WR_LEVEL V_ENA_WR_LEVEL(1U)
#define S_ENA_INITIAL_PAT_WR 14
#define V_ENA_INITIAL_PAT_WR(x) ((x) << S_ENA_INITIAL_PAT_WR)
#define F_ENA_INITIAL_PAT_WR V_ENA_INITIAL_PAT_WR(1U)
#define S_ENA_DQS_ALIGN 13
#define V_ENA_DQS_ALIGN(x) ((x) << S_ENA_DQS_ALIGN)
#define F_ENA_DQS_ALIGN V_ENA_DQS_ALIGN(1U)
#define S_ENA_RDCLK_ALIGN 12
#define V_ENA_RDCLK_ALIGN(x) ((x) << S_ENA_RDCLK_ALIGN)
#define F_ENA_RDCLK_ALIGN V_ENA_RDCLK_ALIGN(1U)
#define S_ENA_READ_CTR 11
#define V_ENA_READ_CTR(x) ((x) << S_ENA_READ_CTR)
#define F_ENA_READ_CTR V_ENA_READ_CTR(1U)
#define S_ENA_WRITE_CTR 10
#define V_ENA_WRITE_CTR(x) ((x) << S_ENA_WRITE_CTR)
#define F_ENA_WRITE_CTR V_ENA_WRITE_CTR(1U)
#define S_ENA_INITIAL_COARSE_WR 9
#define V_ENA_INITIAL_COARSE_WR(x) ((x) << S_ENA_INITIAL_COARSE_WR)
#define F_ENA_INITIAL_COARSE_WR V_ENA_INITIAL_COARSE_WR(1U)
#define S_ENA_COARSE_RD 8
#define V_ENA_COARSE_RD(x) ((x) << S_ENA_COARSE_RD)
#define F_ENA_COARSE_RD V_ENA_COARSE_RD(1U)
#define S_ENA_CUSTOM_RD 7
#define V_ENA_CUSTOM_RD(x) ((x) << S_ENA_CUSTOM_RD)
#define F_ENA_CUSTOM_RD V_ENA_CUSTOM_RD(1U)
#define S_ENA_CUSTOM_WR 6
#define V_ENA_CUSTOM_WR(x) ((x) << S_ENA_CUSTOM_WR)
#define F_ENA_CUSTOM_WR V_ENA_CUSTOM_WR(1U)
#define S_ABORT_ON_CAL_ERROR 5
#define V_ABORT_ON_CAL_ERROR(x) ((x) << S_ABORT_ON_CAL_ERROR)
#define F_ABORT_ON_CAL_ERROR V_ABORT_ON_CAL_ERROR(1U)
#define S_ENA_DIGITAL_EYE 4
#define V_ENA_DIGITAL_EYE(x) ((x) << S_ENA_DIGITAL_EYE)
#define F_ENA_DIGITAL_EYE V_ENA_DIGITAL_EYE(1U)
#define S_ENA_RANK_PAIR 0
#define M_ENA_RANK_PAIR 0xfU
#define V_ENA_RANK_PAIR(x) ((x) << S_ENA_RANK_PAIR)
#define G_ENA_RANK_PAIR(x) (((x) >> S_ENA_RANK_PAIR) & M_ENA_RANK_PAIR)
#define A_MC_DDRPHY_PC_INIT_CAL_CONFIG1 0x4705c
#define S_REFRESH_COUNT 12
#define M_REFRESH_COUNT 0xfU
#define V_REFRESH_COUNT(x) ((x) << S_REFRESH_COUNT)
#define G_REFRESH_COUNT(x) (((x) >> S_REFRESH_COUNT) & M_REFRESH_COUNT)
#define S_REFRESH_CONTROL 10
#define M_REFRESH_CONTROL 0x3U
#define V_REFRESH_CONTROL(x) ((x) << S_REFRESH_CONTROL)
#define G_REFRESH_CONTROL(x) (((x) >> S_REFRESH_CONTROL) & M_REFRESH_CONTROL)
#define S_REFRESH_ALL_RANKS 9
#define V_REFRESH_ALL_RANKS(x) ((x) << S_REFRESH_ALL_RANKS)
#define F_REFRESH_ALL_RANKS V_REFRESH_ALL_RANKS(1U)
#define S_REFRESH_INTERVAL 0
#define M_REFRESH_INTERVAL 0x7fU
#define V_REFRESH_INTERVAL(x) ((x) << S_REFRESH_INTERVAL)
#define G_REFRESH_INTERVAL(x) (((x) >> S_REFRESH_INTERVAL) & M_REFRESH_INTERVAL)
#define A_MC_DDRPHY_PC_INIT_CAL_ERROR 0x47060
#define S_ERROR_WR_LEVEL 15
#define V_ERROR_WR_LEVEL(x) ((x) << S_ERROR_WR_LEVEL)
#define F_ERROR_WR_LEVEL V_ERROR_WR_LEVEL(1U)
#define S_ERROR_INITIAL_PAT_WRITE 14
#define V_ERROR_INITIAL_PAT_WRITE(x) ((x) << S_ERROR_INITIAL_PAT_WRITE)
#define F_ERROR_INITIAL_PAT_WRITE V_ERROR_INITIAL_PAT_WRITE(1U)
#define S_ERROR_DQS_ALIGN 13
#define V_ERROR_DQS_ALIGN(x) ((x) << S_ERROR_DQS_ALIGN)
#define F_ERROR_DQS_ALIGN V_ERROR_DQS_ALIGN(1U)
#define S_ERROR_RDCLK_ALIGN 12
#define V_ERROR_RDCLK_ALIGN(x) ((x) << S_ERROR_RDCLK_ALIGN)
#define F_ERROR_RDCLK_ALIGN V_ERROR_RDCLK_ALIGN(1U)
#define S_ERROR_READ_CTR 11
#define V_ERROR_READ_CTR(x) ((x) << S_ERROR_READ_CTR)
#define F_ERROR_READ_CTR V_ERROR_READ_CTR(1U)
#define S_ERROR_WRITE_CTR 10
#define V_ERROR_WRITE_CTR(x) ((x) << S_ERROR_WRITE_CTR)
#define F_ERROR_WRITE_CTR V_ERROR_WRITE_CTR(1U)
#define S_ERROR_INITIAL_COARSE_WR 9
#define V_ERROR_INITIAL_COARSE_WR(x) ((x) << S_ERROR_INITIAL_COARSE_WR)
#define F_ERROR_INITIAL_COARSE_WR V_ERROR_INITIAL_COARSE_WR(1U)
#define S_ERROR_COARSE_RD 8
#define V_ERROR_COARSE_RD(x) ((x) << S_ERROR_COARSE_RD)
#define F_ERROR_COARSE_RD V_ERROR_COARSE_RD(1U)
#define S_ERROR_CUSTOM_RD 7
#define V_ERROR_CUSTOM_RD(x) ((x) << S_ERROR_CUSTOM_RD)
#define F_ERROR_CUSTOM_RD V_ERROR_CUSTOM_RD(1U)
#define S_ERROR_CUSTOM_WR 6
#define V_ERROR_CUSTOM_WR(x) ((x) << S_ERROR_CUSTOM_WR)
#define F_ERROR_CUSTOM_WR V_ERROR_CUSTOM_WR(1U)
#define S_ERROR_DIGITAL_EYE 5
#define V_ERROR_DIGITAL_EYE(x) ((x) << S_ERROR_DIGITAL_EYE)
#define F_ERROR_DIGITAL_EYE V_ERROR_DIGITAL_EYE(1U)
#define S_ERROR_RANK_PAIR 0
#define M_ERROR_RANK_PAIR 0xfU
#define V_ERROR_RANK_PAIR(x) ((x) << S_ERROR_RANK_PAIR)
#define G_ERROR_RANK_PAIR(x) (((x) >> S_ERROR_RANK_PAIR) & M_ERROR_RANK_PAIR)
#define A_MC_DDRPHY_PC_INIT_CAL_STATUS 0x47064
#define S_INIT_CAL_COMPLETE 12
#define M_INIT_CAL_COMPLETE 0xfU
#define V_INIT_CAL_COMPLETE(x) ((x) << S_INIT_CAL_COMPLETE)
#define G_INIT_CAL_COMPLETE(x) (((x) >> S_INIT_CAL_COMPLETE) & M_INIT_CAL_COMPLETE)
#define S_PER_CAL_ABORT 6
#define V_PER_CAL_ABORT(x) ((x) << S_PER_CAL_ABORT)
#define F_PER_CAL_ABORT V_PER_CAL_ABORT(1U)
#define A_MC_DDRPHY_PC_INIT_CAL_MASK 0x47068
#define S_ERROR_WR_LEVEL_MASK 15
#define V_ERROR_WR_LEVEL_MASK(x) ((x) << S_ERROR_WR_LEVEL_MASK)
#define F_ERROR_WR_LEVEL_MASK V_ERROR_WR_LEVEL_MASK(1U)
#define S_ERROR_INITIAL_PAT_WRITE_MASK 14
#define V_ERROR_INITIAL_PAT_WRITE_MASK(x) ((x) << S_ERROR_INITIAL_PAT_WRITE_MASK)
#define F_ERROR_INITIAL_PAT_WRITE_MASK V_ERROR_INITIAL_PAT_WRITE_MASK(1U)
#define S_ERROR_DQS_ALIGN_MASK 13
#define V_ERROR_DQS_ALIGN_MASK(x) ((x) << S_ERROR_DQS_ALIGN_MASK)
#define F_ERROR_DQS_ALIGN_MASK V_ERROR_DQS_ALIGN_MASK(1U)
#define S_ERROR_RDCLK_ALIGN_MASK 12
#define V_ERROR_RDCLK_ALIGN_MASK(x) ((x) << S_ERROR_RDCLK_ALIGN_MASK)
#define F_ERROR_RDCLK_ALIGN_MASK V_ERROR_RDCLK_ALIGN_MASK(1U)
#define S_ERROR_READ_CTR_MASK 11
#define V_ERROR_READ_CTR_MASK(x) ((x) << S_ERROR_READ_CTR_MASK)
#define F_ERROR_READ_CTR_MASK V_ERROR_READ_CTR_MASK(1U)
#define S_ERROR_WRITE_CTR_MASK 10
#define V_ERROR_WRITE_CTR_MASK(x) ((x) << S_ERROR_WRITE_CTR_MASK)
#define F_ERROR_WRITE_CTR_MASK V_ERROR_WRITE_CTR_MASK(1U)
#define S_ERROR_INITIAL_COARSE_WR_MASK 9
#define V_ERROR_INITIAL_COARSE_WR_MASK(x) ((x) << S_ERROR_INITIAL_COARSE_WR_MASK)
#define F_ERROR_INITIAL_COARSE_WR_MASK V_ERROR_INITIAL_COARSE_WR_MASK(1U)
#define S_ERROR_COARSE_RD_MASK 8
#define V_ERROR_COARSE_RD_MASK(x) ((x) << S_ERROR_COARSE_RD_MASK)
#define F_ERROR_COARSE_RD_MASK V_ERROR_COARSE_RD_MASK(1U)
#define S_ERROR_CUSTOM_RD_MASK 7
#define V_ERROR_CUSTOM_RD_MASK(x) ((x) << S_ERROR_CUSTOM_RD_MASK)
#define F_ERROR_CUSTOM_RD_MASK V_ERROR_CUSTOM_RD_MASK(1U)
#define S_ERROR_CUSTOM_WR_MASK 6
#define V_ERROR_CUSTOM_WR_MASK(x) ((x) << S_ERROR_CUSTOM_WR_MASK)
#define F_ERROR_CUSTOM_WR_MASK V_ERROR_CUSTOM_WR_MASK(1U)
#define S_ERROR_DIGITAL_EYE_MASK 5
#define V_ERROR_DIGITAL_EYE_MASK(x) ((x) << S_ERROR_DIGITAL_EYE_MASK)
#define F_ERROR_DIGITAL_EYE_MASK V_ERROR_DIGITAL_EYE_MASK(1U)
#define A_MC_DDRPHY_PC_IO_PVT_FET_STATUS 0x4706c
#define A_MC_DDRPHY_PC_MR0_PRI_RP 0x47070
#define S_MODEREGISTER0VALUE 0
#define M_MODEREGISTER0VALUE 0xffffU
#define V_MODEREGISTER0VALUE(x) ((x) << S_MODEREGISTER0VALUE)
#define G_MODEREGISTER0VALUE(x) (((x) >> S_MODEREGISTER0VALUE) & M_MODEREGISTER0VALUE)
#define A_MC_DDRPHY_PC_MR1_PRI_RP 0x47074
#define S_MODEREGISTER1VALUE 0
#define M_MODEREGISTER1VALUE 0xffffU
#define V_MODEREGISTER1VALUE(x) ((x) << S_MODEREGISTER1VALUE)
#define G_MODEREGISTER1VALUE(x) (((x) >> S_MODEREGISTER1VALUE) & M_MODEREGISTER1VALUE)
#define A_MC_DDRPHY_PC_MR2_PRI_RP 0x47078
#define S_MODEREGISTER2VALUE 0
#define M_MODEREGISTER2VALUE 0xffffU
#define V_MODEREGISTER2VALUE(x) ((x) << S_MODEREGISTER2VALUE)
#define G_MODEREGISTER2VALUE(x) (((x) >> S_MODEREGISTER2VALUE) & M_MODEREGISTER2VALUE)
#define A_MC_DDRPHY_PC_MR3_PRI_RP 0x4707c
#define S_MODEREGISTER3VALUE 0
#define M_MODEREGISTER3VALUE 0xffffU
#define V_MODEREGISTER3VALUE(x) ((x) << S_MODEREGISTER3VALUE)
#define G_MODEREGISTER3VALUE(x) (((x) >> S_MODEREGISTER3VALUE) & M_MODEREGISTER3VALUE)
#define A_MC_DDRPHY_PC_MR0_SEC_RP 0x47080
#define A_MC_DDRPHY_PC_MR1_SEC_RP 0x47084
#define A_MC_DDRPHY_PC_MR2_SEC_RP 0x47088
#define A_MC_DDRPHY_PC_MR3_SEC_RP 0x4708c
#define S_MODE_REGISTER_3_VALUE 0
#define M_MODE_REGISTER_3_VALUE 0xffffU
#define V_MODE_REGISTER_3_VALUE(x) ((x) << S_MODE_REGISTER_3_VALUE)
#define G_MODE_REGISTER_3_VALUE(x) (((x) >> S_MODE_REGISTER_3_VALUE) & M_MODE_REGISTER_3_VALUE)
#define A_MC_DDRPHY_SEQ_RD_WR_DATA0 0x47200
#define S_DRD_WR_DATA_REG 0
#define M_DRD_WR_DATA_REG 0xffffU
#define V_DRD_WR_DATA_REG(x) ((x) << S_DRD_WR_DATA_REG)
#define G_DRD_WR_DATA_REG(x) (((x) >> S_DRD_WR_DATA_REG) & M_DRD_WR_DATA_REG)
#define A_MC_DDRPHY_SEQ_RD_WR_DATA1 0x47204
#define A_MC_DDRPHY_SEQ_CONFIG0 0x47208
#define S_MPR_PATTERN_BIT 15
#define V_MPR_PATTERN_BIT(x) ((x) << S_MPR_PATTERN_BIT)
#define F_MPR_PATTERN_BIT V_MPR_PATTERN_BIT(1U)
#define S_TWO_CYCLE_ADDR_EN 14
#define V_TWO_CYCLE_ADDR_EN(x) ((x) << S_TWO_CYCLE_ADDR_EN)
#define F_TWO_CYCLE_ADDR_EN V_TWO_CYCLE_ADDR_EN(1U)
#define S_MR_MASK_EN 10
#define M_MR_MASK_EN 0xfU
#define V_MR_MASK_EN(x) ((x) << S_MR_MASK_EN)
#define G_MR_MASK_EN(x) (((x) >> S_MR_MASK_EN) & M_MR_MASK_EN)
#define S_PARITY_DLY 9
#define V_PARITY_DLY(x) ((x) << S_PARITY_DLY)
#define F_PARITY_DLY V_PARITY_DLY(1U)
#define S_FORCE_RESERVED 7
#define V_FORCE_RESERVED(x) ((x) << S_FORCE_RESERVED)
#define F_FORCE_RESERVED V_FORCE_RESERVED(1U)
#define S_HALT_ROTATION 6
#define V_HALT_ROTATION(x) ((x) << S_HALT_ROTATION)
#define F_HALT_ROTATION V_HALT_ROTATION(1U)
#define S_FORCE_MPR 5
#define V_FORCE_MPR(x) ((x) << S_FORCE_MPR)
#define F_FORCE_MPR V_FORCE_MPR(1U)
#define S_IPW_SIDEAB_SEL 2
#define V_IPW_SIDEAB_SEL(x) ((x) << S_IPW_SIDEAB_SEL)
#define F_IPW_SIDEAB_SEL V_IPW_SIDEAB_SEL(1U)
#define S_PARITY_A17_MASK 1
#define V_PARITY_A17_MASK(x) ((x) << S_PARITY_A17_MASK)
#define F_PARITY_A17_MASK V_PARITY_A17_MASK(1U)
#define S_X16_DEVICE 0
#define V_X16_DEVICE(x) ((x) << S_X16_DEVICE)
#define F_X16_DEVICE V_X16_DEVICE(1U)
#define A_MC_DDRPHY_SEQ_RESERVED_ADDR0 0x4720c
#define A_MC_DDRPHY_SEQ_RESERVED_ADDR1 0x47210
#define A_MC_DDRPHY_SEQ_RESERVED_ADDR2 0x47214
#define A_MC_DDRPHY_SEQ_RESERVED_ADDR3 0x47218
#define A_MC_DDRPHY_SEQ_RESERVED_ADDR4 0x4721c
#define A_MC_DDRPHY_SEQ_ERROR_STATUS0 0x47220
#define S_MULTIPLE_REQ_ERROR 15
#define V_MULTIPLE_REQ_ERROR(x) ((x) << S_MULTIPLE_REQ_ERROR)
#define F_MULTIPLE_REQ_ERROR V_MULTIPLE_REQ_ERROR(1U)
#define S_INVALID_REQTYPE_ERRO 14
#define V_INVALID_REQTYPE_ERRO(x) ((x) << S_INVALID_REQTYPE_ERRO)
#define F_INVALID_REQTYPE_ERRO V_INVALID_REQTYPE_ERRO(1U)
#define S_EARLY_REQ_ERROR 13
#define V_EARLY_REQ_ERROR(x) ((x) << S_EARLY_REQ_ERROR)
#define F_EARLY_REQ_ERROR V_EARLY_REQ_ERROR(1U)
#define S_MULTIPLE_REQ_SOURCE 10
#define M_MULTIPLE_REQ_SOURCE 0x7U
#define V_MULTIPLE_REQ_SOURCE(x) ((x) << S_MULTIPLE_REQ_SOURCE)
#define G_MULTIPLE_REQ_SOURCE(x) (((x) >> S_MULTIPLE_REQ_SOURCE) & M_MULTIPLE_REQ_SOURCE)
#define S_INVALID_REQTYPE 6
#define M_INVALID_REQTYPE 0xfU
#define V_INVALID_REQTYPE(x) ((x) << S_INVALID_REQTYPE)
#define G_INVALID_REQTYPE(x) (((x) >> S_INVALID_REQTYPE) & M_INVALID_REQTYPE)
#define S_INVALID_REQ_SOURCE 3
#define M_INVALID_REQ_SOURCE 0x7U
#define V_INVALID_REQ_SOURCE(x) ((x) << S_INVALID_REQ_SOURCE)
#define G_INVALID_REQ_SOURCE(x) (((x) >> S_INVALID_REQ_SOURCE) & M_INVALID_REQ_SOURCE)
#define S_EARLY_REQ_SOURCE 0
#define M_EARLY_REQ_SOURCE 0x7U
#define V_EARLY_REQ_SOURCE(x) ((x) << S_EARLY_REQ_SOURCE)
#define G_EARLY_REQ_SOURCE(x) (((x) >> S_EARLY_REQ_SOURCE) & M_EARLY_REQ_SOURCE)
#define A_MC_DDRPHY_SEQ_ERROR_MASK0 0x47224
#define S_MULT_REQ_ERR_MASK 15
#define V_MULT_REQ_ERR_MASK(x) ((x) << S_MULT_REQ_ERR_MASK)
#define F_MULT_REQ_ERR_MASK V_MULT_REQ_ERR_MASK(1U)
#define S_INVALID_REQTYPE_ERR_MASK 14
#define V_INVALID_REQTYPE_ERR_MASK(x) ((x) << S_INVALID_REQTYPE_ERR_MASK)
#define F_INVALID_REQTYPE_ERR_MASK V_INVALID_REQTYPE_ERR_MASK(1U)
#define S_EARLY_REQ_ERR_MASK 13
#define V_EARLY_REQ_ERR_MASK(x) ((x) << S_EARLY_REQ_ERR_MASK)
#define F_EARLY_REQ_ERR_MASK V_EARLY_REQ_ERR_MASK(1U)
#define A_MC_DDRPHY_SEQ_ODT_WR_CONFIG0 0x47228
#define S_ODT_WR_VALUES_BITS0_7 8
#define M_ODT_WR_VALUES_BITS0_7 0xffU
#define V_ODT_WR_VALUES_BITS0_7(x) ((x) << S_ODT_WR_VALUES_BITS0_7)
#define G_ODT_WR_VALUES_BITS0_7(x) (((x) >> S_ODT_WR_VALUES_BITS0_7) & M_ODT_WR_VALUES_BITS0_7)
#define S_ODT_WR_VALUES_BITS8_15 0
#define M_ODT_WR_VALUES_BITS8_15 0xffU
#define V_ODT_WR_VALUES_BITS8_15(x) ((x) << S_ODT_WR_VALUES_BITS8_15)
#define G_ODT_WR_VALUES_BITS8_15(x) (((x) >> S_ODT_WR_VALUES_BITS8_15) & M_ODT_WR_VALUES_BITS8_15)
#define A_MC_DDRPHY_SEQ_ODT_WR_CONFIG1 0x4722c
#define A_MC_DDRPHY_SEQ_ODT_WR_CONFIG2 0x47230
#define A_MC_DDRPHY_SEQ_ODT_WR_CONFIG3 0x47234
#define A_MC_DDRPHY_SEQ_ODT_RD_CONFIG0 0x47238
#define S_ODT_RD_VALUES_X2 8
#define M_ODT_RD_VALUES_X2 0xffU
#define V_ODT_RD_VALUES_X2(x) ((x) << S_ODT_RD_VALUES_X2)
#define G_ODT_RD_VALUES_X2(x) (((x) >> S_ODT_RD_VALUES_X2) & M_ODT_RD_VALUES_X2)
#define S_ODT_RD_VALUES_X2PLUS1 0
#define M_ODT_RD_VALUES_X2PLUS1 0xffU
#define V_ODT_RD_VALUES_X2PLUS1(x) ((x) << S_ODT_RD_VALUES_X2PLUS1)
#define G_ODT_RD_VALUES_X2PLUS1(x) (((x) >> S_ODT_RD_VALUES_X2PLUS1) & M_ODT_RD_VALUES_X2PLUS1)
#define A_MC_DDRPHY_SEQ_ODT_RD_CONFIG1 0x4723c
#define A_MC_DDRPHY_SEQ_ODT_RD_CONFIG2 0x47240
#define A_MC_DDRPHY_SEQ_ODT_RD_CONFIG3 0x47244
#define A_MC_DDRPHY_SEQ_MEM_TIMING_PARAM0 0x47248
#define S_TMOD_CYCLES 12
#define M_TMOD_CYCLES 0xfU
#define V_TMOD_CYCLES(x) ((x) << S_TMOD_CYCLES)
#define G_TMOD_CYCLES(x) (((x) >> S_TMOD_CYCLES) & M_TMOD_CYCLES)
#define S_TRCD_CYCLES 8
#define M_TRCD_CYCLES 0xfU
#define V_TRCD_CYCLES(x) ((x) << S_TRCD_CYCLES)
#define G_TRCD_CYCLES(x) (((x) >> S_TRCD_CYCLES) & M_TRCD_CYCLES)
#define S_TRP_CYCLES 4
#define M_TRP_CYCLES 0xfU
#define V_TRP_CYCLES(x) ((x) << S_TRP_CYCLES)
#define G_TRP_CYCLES(x) (((x) >> S_TRP_CYCLES) & M_TRP_CYCLES)
#define S_TRFC_CYCLES 0
#define M_TRFC_CYCLES 0xfU
#define V_TRFC_CYCLES(x) ((x) << S_TRFC_CYCLES)
#define G_TRFC_CYCLES(x) (((x) >> S_TRFC_CYCLES) & M_TRFC_CYCLES)
#define A_MC_DDRPHY_SEQ_MEM_TIMING_PARAM1 0x4724c
#define S_TZQINIT_CYCLES 12
#define M_TZQINIT_CYCLES 0xfU
#define V_TZQINIT_CYCLES(x) ((x) << S_TZQINIT_CYCLES)
#define G_TZQINIT_CYCLES(x) (((x) >> S_TZQINIT_CYCLES) & M_TZQINIT_CYCLES)
#define S_TZQCS_CYCLES 8
#define M_TZQCS_CYCLES 0xfU
#define V_TZQCS_CYCLES(x) ((x) << S_TZQCS_CYCLES)
#define G_TZQCS_CYCLES(x) (((x) >> S_TZQCS_CYCLES) & M_TZQCS_CYCLES)
#define S_TWLDQSEN_CYCLES 4
#define M_TWLDQSEN_CYCLES 0xfU
#define V_TWLDQSEN_CYCLES(x) ((x) << S_TWLDQSEN_CYCLES)
#define G_TWLDQSEN_CYCLES(x) (((x) >> S_TWLDQSEN_CYCLES) & M_TWLDQSEN_CYCLES)
#define S_TWRMRD_CYCLES 0
#define M_TWRMRD_CYCLES 0xfU
#define V_TWRMRD_CYCLES(x) ((x) << S_TWRMRD_CYCLES)
#define G_TWRMRD_CYCLES(x) (((x) >> S_TWRMRD_CYCLES) & M_TWRMRD_CYCLES)
#define A_MC_DDRPHY_SEQ_MEM_TIMING_PARAM2 0x47250
#define S_TODTLON_OFF_CYCLES 12
#define M_TODTLON_OFF_CYCLES 0xfU
#define V_TODTLON_OFF_CYCLES(x) ((x) << S_TODTLON_OFF_CYCLES)
#define G_TODTLON_OFF_CYCLES(x) (((x) >> S_TODTLON_OFF_CYCLES) & M_TODTLON_OFF_CYCLES)
#define S_TRC_CYCLES 8
#define M_TRC_CYCLES 0xfU
#define V_TRC_CYCLES(x) ((x) << S_TRC_CYCLES)
#define G_TRC_CYCLES(x) (((x) >> S_TRC_CYCLES) & M_TRC_CYCLES)
#define S_TMRSC_CYCLES 4
#define M_TMRSC_CYCLES 0xfU
#define V_TMRSC_CYCLES(x) ((x) << S_TMRSC_CYCLES)
#define G_TMRSC_CYCLES(x) (((x) >> S_TMRSC_CYCLES) & M_TMRSC_CYCLES)
#define S_MRS_CMD_SPACE 0
#define M_MRS_CMD_SPACE 0xfU
#define V_MRS_CMD_SPACE(x) ((x) << S_MRS_CMD_SPACE)
#define G_MRS_CMD_SPACE(x) (((x) >> S_MRS_CMD_SPACE) & M_MRS_CMD_SPACE)
#define A_MC_DDRPHY_RC_CONFIG0 0x47400
#define S_GLOBAL_PHY_OFFSET 12
#define M_GLOBAL_PHY_OFFSET 0xfU
#define V_GLOBAL_PHY_OFFSET(x) ((x) << S_GLOBAL_PHY_OFFSET)
#define G_GLOBAL_PHY_OFFSET(x) (((x) >> S_GLOBAL_PHY_OFFSET) & M_GLOBAL_PHY_OFFSET)
#define S_ADVANCE_RD_VALID 11
#define V_ADVANCE_RD_VALID(x) ((x) << S_ADVANCE_RD_VALID)
#define F_ADVANCE_RD_VALID V_ADVANCE_RD_VALID(1U)
#define S_SINGLE_BIT_MPR_RP0 6
#define V_SINGLE_BIT_MPR_RP0(x) ((x) << S_SINGLE_BIT_MPR_RP0)
#define F_SINGLE_BIT_MPR_RP0 V_SINGLE_BIT_MPR_RP0(1U)
#define S_SINGLE_BIT_MPR_RP1 5
#define V_SINGLE_BIT_MPR_RP1(x) ((x) << S_SINGLE_BIT_MPR_RP1)
#define F_SINGLE_BIT_MPR_RP1 V_SINGLE_BIT_MPR_RP1(1U)
#define S_SINGLE_BIT_MPR_RP2 4
#define V_SINGLE_BIT_MPR_RP2(x) ((x) << S_SINGLE_BIT_MPR_RP2)
#define F_SINGLE_BIT_MPR_RP2 V_SINGLE_BIT_MPR_RP2(1U)
#define S_SINGLE_BIT_MPR_RP3 3
#define V_SINGLE_BIT_MPR_RP3(x) ((x) << S_SINGLE_BIT_MPR_RP3)
#define F_SINGLE_BIT_MPR_RP3 V_SINGLE_BIT_MPR_RP3(1U)
#define S_ALIGN_ON_EVEN_CYCLES 2
#define V_ALIGN_ON_EVEN_CYCLES(x) ((x) << S_ALIGN_ON_EVEN_CYCLES)
#define F_ALIGN_ON_EVEN_CYCLES V_ALIGN_ON_EVEN_CYCLES(1U)
#define S_PERFORM_RDCLK_ALIGN 1
#define V_PERFORM_RDCLK_ALIGN(x) ((x) << S_PERFORM_RDCLK_ALIGN)
#define F_PERFORM_RDCLK_ALIGN V_PERFORM_RDCLK_ALIGN(1U)
#define S_STAGGERED_PATTERN 0
#define V_STAGGERED_PATTERN(x) ((x) << S_STAGGERED_PATTERN)
#define F_STAGGERED_PATTERN V_STAGGERED_PATTERN(1U)
#define S_ERS_MODE 10
#define V_ERS_MODE(x) ((x) << S_ERS_MODE)
#define F_ERS_MODE V_ERS_MODE(1U)
#define A_MC_DDRPHY_RC_CONFIG1 0x47404
#define S_OUTER_LOOP_CNT 2
#define M_OUTER_LOOP_CNT 0x3fffU
#define V_OUTER_LOOP_CNT(x) ((x) << S_OUTER_LOOP_CNT)
#define G_OUTER_LOOP_CNT(x) (((x) >> S_OUTER_LOOP_CNT) & M_OUTER_LOOP_CNT)
#define A_MC_DDRPHY_RC_CONFIG2 0x47408
#define S_CONSEQ_PASS 11
#define M_CONSEQ_PASS 0x1fU
#define V_CONSEQ_PASS(x) ((x) << S_CONSEQ_PASS)
#define G_CONSEQ_PASS(x) (((x) >> S_CONSEQ_PASS) & M_CONSEQ_PASS)
#define S_BURST_WINDOW 5
#define M_BURST_WINDOW 0x3U
#define V_BURST_WINDOW(x) ((x) << S_BURST_WINDOW)
#define G_BURST_WINDOW(x) (((x) >> S_BURST_WINDOW) & M_BURST_WINDOW)
#define S_ALLOW_RD_FIFO_AUTO_R_ESET 4
#define V_ALLOW_RD_FIFO_AUTO_R_ESET(x) ((x) << S_ALLOW_RD_FIFO_AUTO_R_ESET)
#define F_ALLOW_RD_FIFO_AUTO_R_ESET V_ALLOW_RD_FIFO_AUTO_R_ESET(1U)
#define S_DIS_LOW_PWR_PER_CAL 3
#define V_DIS_LOW_PWR_PER_CAL(x) ((x) << S_DIS_LOW_PWR_PER_CAL)
#define F_DIS_LOW_PWR_PER_CAL V_DIS_LOW_PWR_PER_CAL(1U)
#define A_MC_DDRPHY_RC_ERROR_STATUS0 0x47414
#define S_RD_CNTL_ERROR 15
#define V_RD_CNTL_ERROR(x) ((x) << S_RD_CNTL_ERROR)
#define F_RD_CNTL_ERROR V_RD_CNTL_ERROR(1U)
#define A_MC_DDRPHY_RC_ERROR_MASK0 0x47418
#define S_RD_CNTL_ERROR_MASK 15
#define V_RD_CNTL_ERROR_MASK(x) ((x) << S_RD_CNTL_ERROR_MASK)
#define F_RD_CNTL_ERROR_MASK V_RD_CNTL_ERROR_MASK(1U)
#define A_MC_DDRPHY_RC_CONFIG3 0x4741c
#define S_FINE_CAL_STEP_SIZE 13
#define M_FINE_CAL_STEP_SIZE 0x7U
#define V_FINE_CAL_STEP_SIZE(x) ((x) << S_FINE_CAL_STEP_SIZE)
#define G_FINE_CAL_STEP_SIZE(x) (((x) >> S_FINE_CAL_STEP_SIZE) & M_FINE_CAL_STEP_SIZE)
#define S_COARSE_CAL_STEP_SIZE 9
#define M_COARSE_CAL_STEP_SIZE 0xfU
#define V_COARSE_CAL_STEP_SIZE(x) ((x) << S_COARSE_CAL_STEP_SIZE)
#define G_COARSE_CAL_STEP_SIZE(x) (((x) >> S_COARSE_CAL_STEP_SIZE) & M_COARSE_CAL_STEP_SIZE)
#define S_DQ_SEL_QUAD 7
#define M_DQ_SEL_QUAD 0x3U
#define V_DQ_SEL_QUAD(x) ((x) << S_DQ_SEL_QUAD)
#define G_DQ_SEL_QUAD(x) (((x) >> S_DQ_SEL_QUAD) & M_DQ_SEL_QUAD)
#define S_DQ_SEL_LANE 4
#define M_DQ_SEL_LANE 0x7U
#define V_DQ_SEL_LANE(x) ((x) << S_DQ_SEL_LANE)
#define G_DQ_SEL_LANE(x) (((x) >> S_DQ_SEL_LANE) & M_DQ_SEL_LANE)
#define A_MC_DDRPHY_RC_PERIODIC 0x47420
#define A_MC_DDRPHY_WC_CONFIG0 0x47600
#define S_TWLO_TWLOE 8
#define M_TWLO_TWLOE 0xffU
#define V_TWLO_TWLOE(x) ((x) << S_TWLO_TWLOE)
#define G_TWLO_TWLOE(x) (((x) >> S_TWLO_TWLOE) & M_TWLO_TWLOE)
#define S_WL_ONE_DQS_PULSE 7
#define V_WL_ONE_DQS_PULSE(x) ((x) << S_WL_ONE_DQS_PULSE)
#define F_WL_ONE_DQS_PULSE V_WL_ONE_DQS_PULSE(1U)
#define S_FW_WR_RD 1
#define M_FW_WR_RD 0x3fU
#define V_FW_WR_RD(x) ((x) << S_FW_WR_RD)
#define G_FW_WR_RD(x) (((x) >> S_FW_WR_RD) & M_FW_WR_RD)
#define S_CUSTOM_INIT_WRITE 0
#define V_CUSTOM_INIT_WRITE(x) ((x) << S_CUSTOM_INIT_WRITE)
#define F_CUSTOM_INIT_WRITE V_CUSTOM_INIT_WRITE(1U)
#define A_MC_DDRPHY_WC_CONFIG1 0x47604
#define S_BIG_STEP 12
#define M_BIG_STEP 0xfU
#define V_BIG_STEP(x) ((x) << S_BIG_STEP)
#define G_BIG_STEP(x) (((x) >> S_BIG_STEP) & M_BIG_STEP)
#define S_SMALL_STEP 9
#define M_SMALL_STEP 0x7U
#define V_SMALL_STEP(x) ((x) << S_SMALL_STEP)
#define G_SMALL_STEP(x) (((x) >> S_SMALL_STEP) & M_SMALL_STEP)
#define S_WR_PRE_DLY 3
#define M_WR_PRE_DLY 0x3fU
#define V_WR_PRE_DLY(x) ((x) << S_WR_PRE_DLY)
#define G_WR_PRE_DLY(x) (((x) >> S_WR_PRE_DLY) & M_WR_PRE_DLY)
#define A_MC_DDRPHY_WC_CONFIG2 0x47608
#define S_NUM_VALID_SAMPLES 12
#define M_NUM_VALID_SAMPLES 0xfU
#define V_NUM_VALID_SAMPLES(x) ((x) << S_NUM_VALID_SAMPLES)
#define G_NUM_VALID_SAMPLES(x) (((x) >> S_NUM_VALID_SAMPLES) & M_NUM_VALID_SAMPLES)
#define S_FW_RD_WR 6
#define M_FW_RD_WR 0x3fU
#define V_FW_RD_WR(x) ((x) << S_FW_RD_WR)
#define G_FW_RD_WR(x) (((x) >> S_FW_RD_WR) & M_FW_RD_WR)
#define S_EN_RESET_WR_DELAY_WL 0
#define V_EN_RESET_WR_DELAY_WL(x) ((x) << S_EN_RESET_WR_DELAY_WL)
#define F_EN_RESET_WR_DELAY_WL V_EN_RESET_WR_DELAY_WL(1U)
#define S_TWR_MPR 2
#define M_TWR_MPR 0xfU
#define V_TWR_MPR(x) ((x) << S_TWR_MPR)
#define G_TWR_MPR(x) (((x) >> S_TWR_MPR) & M_TWR_MPR)
#define A_MC_DDRPHY_WC_ERROR_STATUS0 0x4760c
#define S_WR_CNTL_ERROR 15
#define V_WR_CNTL_ERROR(x) ((x) << S_WR_CNTL_ERROR)
#define F_WR_CNTL_ERROR V_WR_CNTL_ERROR(1U)
#define A_MC_DDRPHY_WC_ERROR_MASK0 0x47610
#define S_WR_CNTL_ERROR_MASK 15
#define V_WR_CNTL_ERROR_MASK(x) ((x) << S_WR_CNTL_ERROR_MASK)
#define F_WR_CNTL_ERROR_MASK V_WR_CNTL_ERROR_MASK(1U)
#define A_MC_DDRPHY_WC_CONFIG3 0x47614
#define S_DDR4_MRS_CMD_DQ_EN 15
#define V_DDR4_MRS_CMD_DQ_EN(x) ((x) << S_DDR4_MRS_CMD_DQ_EN)
#define F_DDR4_MRS_CMD_DQ_EN V_DDR4_MRS_CMD_DQ_EN(1U)
#define S_MRS_CMD_DQ_ON 9
#define M_MRS_CMD_DQ_ON 0x3fU
#define V_MRS_CMD_DQ_ON(x) ((x) << S_MRS_CMD_DQ_ON)
#define G_MRS_CMD_DQ_ON(x) (((x) >> S_MRS_CMD_DQ_ON) & M_MRS_CMD_DQ_ON)
#define S_MRS_CMD_DQ_OFF 3
#define M_MRS_CMD_DQ_OFF 0x3fU
#define V_MRS_CMD_DQ_OFF(x) ((x) << S_MRS_CMD_DQ_OFF)
#define G_MRS_CMD_DQ_OFF(x) (((x) >> S_MRS_CMD_DQ_OFF) & M_MRS_CMD_DQ_OFF)
#define A_MC_DDRPHY_WC_WRCLK_CNTL 0x47618
#define S_WRCLK_CAL_START 15
#define V_WRCLK_CAL_START(x) ((x) << S_WRCLK_CAL_START)
#define F_WRCLK_CAL_START V_WRCLK_CAL_START(1U)
#define S_WRCLK_CAL_DONE 14
#define V_WRCLK_CAL_DONE(x) ((x) << S_WRCLK_CAL_DONE)
#define F_WRCLK_CAL_DONE V_WRCLK_CAL_DONE(1U)
#define A_MC_DDRPHY_APB_CONFIG0 0x47800
#define S_DISABLE_PARITY_CHECKER 15
#define V_DISABLE_PARITY_CHECKER(x) ((x) << S_DISABLE_PARITY_CHECKER)
#define F_DISABLE_PARITY_CHECKER V_DISABLE_PARITY_CHECKER(1U)
#define S_GENERATE_EVEN_PARITY 14
#define V_GENERATE_EVEN_PARITY(x) ((x) << S_GENERATE_EVEN_PARITY)
#define F_GENERATE_EVEN_PARITY V_GENERATE_EVEN_PARITY(1U)
#define S_FORCE_ON_CLK_GATE 13
#define V_FORCE_ON_CLK_GATE(x) ((x) << S_FORCE_ON_CLK_GATE)
#define F_FORCE_ON_CLK_GATE V_FORCE_ON_CLK_GATE(1U)
#define S_DEBUG_BUS_SEL_LO 12
#define V_DEBUG_BUS_SEL_LO(x) ((x) << S_DEBUG_BUS_SEL_LO)
#define F_DEBUG_BUS_SEL_LO V_DEBUG_BUS_SEL_LO(1U)
#define S_DEBUG_BUS_SEL_HI 8
#define M_DEBUG_BUS_SEL_HI 0xfU
#define V_DEBUG_BUS_SEL_HI(x) ((x) << S_DEBUG_BUS_SEL_HI)
#define G_DEBUG_BUS_SEL_HI(x) (((x) >> S_DEBUG_BUS_SEL_HI) & M_DEBUG_BUS_SEL_HI)
#define A_MC_DDRPHY_APB_ERROR_STATUS0 0x47804
#define S_INVALID_ADDRESS 15
#define V_INVALID_ADDRESS(x) ((x) << S_INVALID_ADDRESS)
#define F_INVALID_ADDRESS V_INVALID_ADDRESS(1U)
#define S_WR_PAR_ERR 14
#define V_WR_PAR_ERR(x) ((x) << S_WR_PAR_ERR)
#define F_WR_PAR_ERR V_WR_PAR_ERR(1U)
#define A_MC_DDRPHY_APB_ERROR_MASK0 0x47808
#define S_INVALID_ADDRESS_MASK 15
#define V_INVALID_ADDRESS_MASK(x) ((x) << S_INVALID_ADDRESS_MASK)
#define F_INVALID_ADDRESS_MASK V_INVALID_ADDRESS_MASK(1U)
#define S_WR_PAR_ERR_MASK 14
#define V_WR_PAR_ERR_MASK(x) ((x) << S_WR_PAR_ERR_MASK)
#define F_WR_PAR_ERR_MASK V_WR_PAR_ERR_MASK(1U)
#define A_MC_DDRPHY_APB_DP18_POPULATION 0x4780c
#define S_DP18_0_POPULATED 15
#define V_DP18_0_POPULATED(x) ((x) << S_DP18_0_POPULATED)
#define F_DP18_0_POPULATED V_DP18_0_POPULATED(1U)
#define S_DP18_1_POPULATED 14
#define V_DP18_1_POPULATED(x) ((x) << S_DP18_1_POPULATED)
#define F_DP18_1_POPULATED V_DP18_1_POPULATED(1U)
#define S_DP18_2_POPULATED 13
#define V_DP18_2_POPULATED(x) ((x) << S_DP18_2_POPULATED)
#define F_DP18_2_POPULATED V_DP18_2_POPULATED(1U)
#define S_DP18_3_POPULATED 12
#define V_DP18_3_POPULATED(x) ((x) << S_DP18_3_POPULATED)
#define F_DP18_3_POPULATED V_DP18_3_POPULATED(1U)
#define S_DP18_4_POPULATED 11
#define V_DP18_4_POPULATED(x) ((x) << S_DP18_4_POPULATED)
#define F_DP18_4_POPULATED V_DP18_4_POPULATED(1U)
#define S_DP18_5_POPULATED 10
#define V_DP18_5_POPULATED(x) ((x) << S_DP18_5_POPULATED)
#define F_DP18_5_POPULATED V_DP18_5_POPULATED(1U)
#define S_DP18_6_POPULATED 9
#define V_DP18_6_POPULATED(x) ((x) << S_DP18_6_POPULATED)
#define F_DP18_6_POPULATED V_DP18_6_POPULATED(1U)
#define S_DP18_7_POPULATED 8
#define V_DP18_7_POPULATED(x) ((x) << S_DP18_7_POPULATED)
#define F_DP18_7_POPULATED V_DP18_7_POPULATED(1U)
#define S_DP18_8_POPULATED 7
#define V_DP18_8_POPULATED(x) ((x) << S_DP18_8_POPULATED)
#define F_DP18_8_POPULATED V_DP18_8_POPULATED(1U)
#define S_DP18_9_POPULATED 6
#define V_DP18_9_POPULATED(x) ((x) << S_DP18_9_POPULATED)
#define F_DP18_9_POPULATED V_DP18_9_POPULATED(1U)
#define S_DP18_10_POPULATED 5
#define V_DP18_10_POPULATED(x) ((x) << S_DP18_10_POPULATED)
#define F_DP18_10_POPULATED V_DP18_10_POPULATED(1U)
#define S_DP18_11_POPULATED 4
#define V_DP18_11_POPULATED(x) ((x) << S_DP18_11_POPULATED)
#define F_DP18_11_POPULATED V_DP18_11_POPULATED(1U)
#define S_DP18_12_POPULATED 3
#define V_DP18_12_POPULATED(x) ((x) << S_DP18_12_POPULATED)
#define F_DP18_12_POPULATED V_DP18_12_POPULATED(1U)
#define S_DP18_13_POPULATED 2
#define V_DP18_13_POPULATED(x) ((x) << S_DP18_13_POPULATED)
#define F_DP18_13_POPULATED V_DP18_13_POPULATED(1U)
#define S_DP18_14_POPULATED 1
#define V_DP18_14_POPULATED(x) ((x) << S_DP18_14_POPULATED)
#define F_DP18_14_POPULATED V_DP18_14_POPULATED(1U)
#define A_MC_DDRPHY_APB_ADR_POPULATION 0x47810
#define S_ADR16_0_POPULATED 15
#define V_ADR16_0_POPULATED(x) ((x) << S_ADR16_0_POPULATED)
#define F_ADR16_0_POPULATED V_ADR16_0_POPULATED(1U)
#define S_ADR16_1_POPULATED 14
#define V_ADR16_1_POPULATED(x) ((x) << S_ADR16_1_POPULATED)
#define F_ADR16_1_POPULATED V_ADR16_1_POPULATED(1U)
#define S_ADR16_2_POPULATED 13
#define V_ADR16_2_POPULATED(x) ((x) << S_ADR16_2_POPULATED)
#define F_ADR16_2_POPULATED V_ADR16_2_POPULATED(1U)
#define S_ADR16_3_POPULATED 12
#define V_ADR16_3_POPULATED(x) ((x) << S_ADR16_3_POPULATED)
#define F_ADR16_3_POPULATED V_ADR16_3_POPULATED(1U)
#define S_ADR12_0_POPULATED 7
#define V_ADR12_0_POPULATED(x) ((x) << S_ADR12_0_POPULATED)
#define F_ADR12_0_POPULATED V_ADR12_0_POPULATED(1U)
#define S_ADR12_1_POPULATED 6
#define V_ADR12_1_POPULATED(x) ((x) << S_ADR12_1_POPULATED)
#define F_ADR12_1_POPULATED V_ADR12_1_POPULATED(1U)
#define S_ADR12_2_POPULATED 5
#define V_ADR12_2_POPULATED(x) ((x) << S_ADR12_2_POPULATED)
#define F_ADR12_2_POPULATED V_ADR12_2_POPULATED(1U)
#define S_ADR12_3_POPULATED 4
#define V_ADR12_3_POPULATED(x) ((x) << S_ADR12_3_POPULATED)
#define F_ADR12_3_POPULATED V_ADR12_3_POPULATED(1U)
#define A_MC_DDRPHY_APB_ATEST_MUX_SEL 0x47814
#define S_ATEST_CNTL 10
#define M_ATEST_CNTL 0x3fU
#define V_ATEST_CNTL(x) ((x) << S_ATEST_CNTL)
#define G_ATEST_CNTL(x) (((x) >> S_ATEST_CNTL) & M_ATEST_CNTL)
#define A_MC_DDRPHY_APB_MTCTL_REG0 0x47820
#define S_MT_DATA_MUX4_1MODE 15
#define V_MT_DATA_MUX4_1MODE(x) ((x) << S_MT_DATA_MUX4_1MODE)
#define F_MT_DATA_MUX4_1MODE V_MT_DATA_MUX4_1MODE(1U)
#define S_MT_PLL_RESET 14
#define V_MT_PLL_RESET(x) ((x) << S_MT_PLL_RESET)
#define F_MT_PLL_RESET V_MT_PLL_RESET(1U)
#define S_MT_SYSCLK_RESET 13
#define V_MT_SYSCLK_RESET(x) ((x) << S_MT_SYSCLK_RESET)
#define F_MT_SYSCLK_RESET V_MT_SYSCLK_RESET(1U)
#define S_MT_GLOBAL_PHY_OFFSET 9
#define M_MT_GLOBAL_PHY_OFFSET 0xfU
#define V_MT_GLOBAL_PHY_OFFSET(x) ((x) << S_MT_GLOBAL_PHY_OFFSET)
#define G_MT_GLOBAL_PHY_OFFSET(x) (((x) >> S_MT_GLOBAL_PHY_OFFSET) & M_MT_GLOBAL_PHY_OFFSET)
#define S_MT_DQ_SEL_QUAD 7
#define M_MT_DQ_SEL_QUAD 0x3U
#define V_MT_DQ_SEL_QUAD(x) ((x) << S_MT_DQ_SEL_QUAD)
#define G_MT_DQ_SEL_QUAD(x) (((x) >> S_MT_DQ_SEL_QUAD) & M_MT_DQ_SEL_QUAD)
#define S_MT_PERFORM_RDCLK_ALIGN 6
#define V_MT_PERFORM_RDCLK_ALIGN(x) ((x) << S_MT_PERFORM_RDCLK_ALIGN)
#define F_MT_PERFORM_RDCLK_ALIGN V_MT_PERFORM_RDCLK_ALIGN(1U)
#define S_MT_ALIGN_ON_EVEN_CYCLES 5
#define V_MT_ALIGN_ON_EVEN_CYCLES(x) ((x) << S_MT_ALIGN_ON_EVEN_CYCLES)
#define F_MT_ALIGN_ON_EVEN_CYCLES V_MT_ALIGN_ON_EVEN_CYCLES(1U)
#define S_MT_WRCLK_CAL_START 4
#define V_MT_WRCLK_CAL_START(x) ((x) << S_MT_WRCLK_CAL_START)
#define F_MT_WRCLK_CAL_START V_MT_WRCLK_CAL_START(1U)
#define A_MC_DDRPHY_APB_MTCTL_REG1 0x47824
#define S_MT_WPRD_ENABLE 15
#define V_MT_WPRD_ENABLE(x) ((x) << S_MT_WPRD_ENABLE)
#define F_MT_WPRD_ENABLE V_MT_WPRD_ENABLE(1U)
#define S_MT_PVTP 10
#define M_MT_PVTP 0x1fU
#define V_MT_PVTP(x) ((x) << S_MT_PVTP)
#define G_MT_PVTP(x) (((x) >> S_MT_PVTP) & M_MT_PVTP)
#define S_MT_PVTN 5
#define M_MT_PVTN 0x1fU
#define V_MT_PVTN(x) ((x) << S_MT_PVTN)
#define G_MT_PVTN(x) (((x) >> S_MT_PVTN) & M_MT_PVTN)
#define A_MC_DDRPHY_APB_MTSTAT_REG0 0x47828
#define A_MC_DDRPHY_APB_MTSTAT_REG1 0x4782c
#define S_MT_ADR32_PLL_LOCK_SUM 1
#define V_MT_ADR32_PLL_LOCK_SUM(x) ((x) << S_MT_ADR32_PLL_LOCK_SUM)
#define F_MT_ADR32_PLL_LOCK_SUM V_MT_ADR32_PLL_LOCK_SUM(1U)
#define S_MT_DP18_PLL_LOCK_SUM 0
#define V_MT_DP18_PLL_LOCK_SUM(x) ((x) << S_MT_DP18_PLL_LOCK_SUM)
#define F_MT_DP18_PLL_LOCK_SUM V_MT_DP18_PLL_LOCK_SUM(1U)
/* registers for module MC_1 */
#define MC_1_BASE_ADDR 0x48000
/* registers for module EDC_T50 */
#define EDC_T50_BASE_ADDR 0x50000
#define A_EDC_H_REF 0x50000
#define S_EDC_SLEEPSTATUS 31
#define V_EDC_SLEEPSTATUS(x) ((x) << S_EDC_SLEEPSTATUS)
#define F_EDC_SLEEPSTATUS V_EDC_SLEEPSTATUS(1U)
#define S_EDC_SLEEPREQ 30
#define V_EDC_SLEEPREQ(x) ((x) << S_EDC_SLEEPREQ)
#define F_EDC_SLEEPREQ V_EDC_SLEEPREQ(1U)
#define S_PING_PONG 29
#define V_PING_PONG(x) ((x) << S_PING_PONG)
#define F_PING_PONG V_PING_PONG(1U)
#define A_EDC_H_BIST_CMD 0x50004
#define A_EDC_H_BIST_CMD_ADDR 0x50008
#define A_EDC_H_BIST_CMD_LEN 0x5000c
#define A_EDC_H_BIST_DATA_PATTERN 0x50010
#define A_EDC_H_BIST_USER_WDATA0 0x50014
#define A_EDC_H_BIST_USER_WDATA1 0x50018
#define A_EDC_H_BIST_USER_WDATA2 0x5001c
#define A_EDC_H_BIST_NUM_ERR 0x50020
#define A_EDC_H_BIST_ERR_FIRST_ADDR 0x50024
#define A_EDC_H_BIST_STATUS_RDATA 0x50028
#define A_EDC_H_PAR_ENABLE 0x50070
#define S_PERR_PAR_ENABLE 0
#define V_PERR_PAR_ENABLE(x) ((x) << S_PERR_PAR_ENABLE)
#define F_PERR_PAR_ENABLE V_PERR_PAR_ENABLE(1U)
#define A_EDC_H_INT_ENABLE 0x50074
#define A_EDC_H_INT_CAUSE 0x50078
#define S_ECC_UE_INT0_CAUSE 5
#define V_ECC_UE_INT0_CAUSE(x) ((x) << S_ECC_UE_INT0_CAUSE)
#define F_ECC_UE_INT0_CAUSE V_ECC_UE_INT0_CAUSE(1U)
#define S_ECC_CE_INT0_CAUSE 4
#define V_ECC_CE_INT0_CAUSE(x) ((x) << S_ECC_CE_INT0_CAUSE)
#define F_ECC_CE_INT0_CAUSE V_ECC_CE_INT0_CAUSE(1U)
#define S_PERR_INT0_CAUSE 3
#define V_PERR_INT0_CAUSE(x) ((x) << S_PERR_INT0_CAUSE)
#define F_PERR_INT0_CAUSE V_PERR_INT0_CAUSE(1U)
#define A_EDC_H_ECC_STATUS 0x5007c
#define A_EDC_H_ECC_ERR_SEL 0x50080
#define S_CFG 0
#define M_CFG 0x3U
#define V_CFG(x) ((x) << S_CFG)
#define G_CFG(x) (((x) >> S_CFG) & M_CFG)
#define A_EDC_H_ECC_ERR_ADDR 0x50084
#define S_ECC_ADDR 0
#define M_ECC_ADDR 0x7fffffU
#define V_ECC_ADDR(x) ((x) << S_ECC_ADDR)
#define G_ECC_ADDR(x) (((x) >> S_ECC_ADDR) & M_ECC_ADDR)
#define A_EDC_H_ECC_ERR_DATA_RDATA 0x50090
#define A_EDC_H_BIST_CRC_SEED 0x50400
/* registers for module EDC_T51 */
#define EDC_T51_BASE_ADDR 0x50800
/* registers for module HMA_T5 */
#define HMA_T5_BASE_ADDR 0x51000
#define A_HMA_TABLE_ACCESS 0x51000
#define S_TRIG 31
#define V_TRIG(x) ((x) << S_TRIG)
#define F_TRIG V_TRIG(1U)
#define S_RW 30
#define V_RW(x) ((x) << S_RW)
#define F_RW V_RW(1U)
#define S_L_SEL 0
#define M_L_SEL 0xfU
#define V_L_SEL(x) ((x) << S_L_SEL)
#define G_L_SEL(x) (((x) >> S_L_SEL) & M_L_SEL)
#define A_HMA_TABLE_LINE0 0x51004
#define S_CLIENT_EN 0
#define M_CLIENT_EN 0x1fffU
#define V_CLIENT_EN(x) ((x) << S_CLIENT_EN)
#define G_CLIENT_EN(x) (((x) >> S_CLIENT_EN) & M_CLIENT_EN)
#define A_HMA_TABLE_LINE1 0x51008
#define A_HMA_TABLE_LINE2 0x5100c
#define A_HMA_TABLE_LINE3 0x51010
#define A_HMA_TABLE_LINE4 0x51014
#define A_HMA_TABLE_LINE5 0x51018
#define S_FID 16
#define M_FID 0x7ffU
#define V_FID(x) ((x) << S_FID)
#define G_FID(x) (((x) >> S_FID) & M_FID)
#define S_NOS 15
#define V_NOS(x) ((x) << S_NOS)
#define F_NOS V_NOS(1U)
#define S_RO 14
#define V_RO(x) ((x) << S_RO)
#define F_RO V_RO(1U)
#define A_HMA_COOKIE 0x5101c
#define S_C_REQ 31
#define V_C_REQ(x) ((x) << S_C_REQ)
#define F_C_REQ V_C_REQ(1U)
#define S_C_FID 18
#define M_C_FID 0x7ffU
#define V_C_FID(x) ((x) << S_C_FID)
#define G_C_FID(x) (((x) >> S_C_FID) & M_C_FID)
#define S_C_VAL 8
#define M_C_VAL 0x3ffU
#define V_C_VAL(x) ((x) << S_C_VAL)
#define G_C_VAL(x) (((x) >> S_C_VAL) & M_C_VAL)
#define S_C_SEL 0
#define M_C_SEL 0xfU
#define V_C_SEL(x) ((x) << S_C_SEL)
#define G_C_SEL(x) (((x) >> S_C_SEL) & M_C_SEL)
#define A_HMA_PAR_ENABLE 0x51300
#define A_HMA_INT_ENABLE 0x51304
#define A_HMA_INT_CAUSE 0x51308
/* registers for module EDC_T60 */
#define EDC_T60_BASE_ADDR 0x50000
#define S_QDR_CLKPHASE 24
#define M_QDR_CLKPHASE 0x7U
#define V_QDR_CLKPHASE(x) ((x) << S_QDR_CLKPHASE)
#define G_QDR_CLKPHASE(x) (((x) >> S_QDR_CLKPHASE) & M_QDR_CLKPHASE)
#define S_MAXOPSPERTRC 21
#define M_MAXOPSPERTRC 0x7U
#define V_MAXOPSPERTRC(x) ((x) << S_MAXOPSPERTRC)
#define G_MAXOPSPERTRC(x) (((x) >> S_MAXOPSPERTRC) & M_MAXOPSPERTRC)
#define S_NUMPIPESTAGES 19
#define M_NUMPIPESTAGES 0x3U
#define V_NUMPIPESTAGES(x) ((x) << S_NUMPIPESTAGES)
#define G_NUMPIPESTAGES(x) (((x) >> S_NUMPIPESTAGES) & M_NUMPIPESTAGES)
#define A_EDC_H_DBG_MA_CMD_INTF 0x50300
#define S_MCMDADDR 12
#define M_MCMDADDR 0xfffffU
#define V_MCMDADDR(x) ((x) << S_MCMDADDR)
#define G_MCMDADDR(x) (((x) >> S_MCMDADDR) & M_MCMDADDR)
#define S_MCMDLEN 5
#define M_MCMDLEN 0x7fU
#define V_MCMDLEN(x) ((x) << S_MCMDLEN)
#define G_MCMDLEN(x) (((x) >> S_MCMDLEN) & M_MCMDLEN)
#define S_MCMDNRE 4
#define V_MCMDNRE(x) ((x) << S_MCMDNRE)
#define F_MCMDNRE V_MCMDNRE(1U)
#define S_MCMDNRB 3
#define V_MCMDNRB(x) ((x) << S_MCMDNRB)
#define F_MCMDNRB V_MCMDNRB(1U)
#define S_MCMDWR 2
#define V_MCMDWR(x) ((x) << S_MCMDWR)
#define F_MCMDWR V_MCMDWR(1U)
#define S_MCMDRDY 1
#define V_MCMDRDY(x) ((x) << S_MCMDRDY)
#define F_MCMDRDY V_MCMDRDY(1U)
#define S_MCMDVLD 0
#define V_MCMDVLD(x) ((x) << S_MCMDVLD)
#define F_MCMDVLD V_MCMDVLD(1U)
#define A_EDC_H_DBG_MA_WDATA_INTF 0x50304
#define S_MWDATAVLD 31
#define V_MWDATAVLD(x) ((x) << S_MWDATAVLD)
#define F_MWDATAVLD V_MWDATAVLD(1U)
#define S_MWDATARDY 30
#define V_MWDATARDY(x) ((x) << S_MWDATARDY)
#define F_MWDATARDY V_MWDATARDY(1U)
#define S_MWDATA 0
#define M_MWDATA 0x3fffffffU
#define V_MWDATA(x) ((x) << S_MWDATA)
#define G_MWDATA(x) (((x) >> S_MWDATA) & M_MWDATA)
#define A_EDC_H_DBG_MA_RDATA_INTF 0x50308
#define S_MRSPVLD 31
#define V_MRSPVLD(x) ((x) << S_MRSPVLD)
#define F_MRSPVLD V_MRSPVLD(1U)
#define S_MRSPRDY 30
#define V_MRSPRDY(x) ((x) << S_MRSPRDY)
#define F_MRSPRDY V_MRSPRDY(1U)
#define S_MRSPDATA 0
#define M_MRSPDATA 0x3fffffffU
#define V_MRSPDATA(x) ((x) << S_MRSPDATA)
#define G_MRSPDATA(x) (((x) >> S_MRSPDATA) & M_MRSPDATA)
#define A_EDC_H_DBG_BIST_CMD_INTF 0x5030c
#define S_BCMDADDR 9
#define M_BCMDADDR 0x7fffffU
#define V_BCMDADDR(x) ((x) << S_BCMDADDR)
#define G_BCMDADDR(x) (((x) >> S_BCMDADDR) & M_BCMDADDR)
#define S_BCMDLEN 3
#define M_BCMDLEN 0x3fU
#define V_BCMDLEN(x) ((x) << S_BCMDLEN)
#define G_BCMDLEN(x) (((x) >> S_BCMDLEN) & M_BCMDLEN)
#define S_BCMDWR 2
#define V_BCMDWR(x) ((x) << S_BCMDWR)
#define F_BCMDWR V_BCMDWR(1U)
#define S_BCMDRDY 1
#define V_BCMDRDY(x) ((x) << S_BCMDRDY)
#define F_BCMDRDY V_BCMDRDY(1U)
#define S_BCMDVLD 0
#define V_BCMDVLD(x) ((x) << S_BCMDVLD)
#define F_BCMDVLD V_BCMDVLD(1U)
#define A_EDC_H_DBG_BIST_WDATA_INTF 0x50310
#define S_BWDATAVLD 31
#define V_BWDATAVLD(x) ((x) << S_BWDATAVLD)
#define F_BWDATAVLD V_BWDATAVLD(1U)
#define S_BWDATARDY 30
#define V_BWDATARDY(x) ((x) << S_BWDATARDY)
#define F_BWDATARDY V_BWDATARDY(1U)
#define S_BWDATA 0
#define M_BWDATA 0x3fffffffU
#define V_BWDATA(x) ((x) << S_BWDATA)
#define G_BWDATA(x) (((x) >> S_BWDATA) & M_BWDATA)
#define A_EDC_H_DBG_BIST_RDATA_INTF 0x50314
#define S_BRSPVLD 31
#define V_BRSPVLD(x) ((x) << S_BRSPVLD)
#define F_BRSPVLD V_BRSPVLD(1U)
#define S_BRSPRDY 30
#define V_BRSPRDY(x) ((x) << S_BRSPRDY)
#define F_BRSPRDY V_BRSPRDY(1U)
#define S_BRSPDATA 0
#define M_BRSPDATA 0x3fffffffU
#define V_BRSPDATA(x) ((x) << S_BRSPDATA)
#define G_BRSPDATA(x) (((x) >> S_BRSPDATA) & M_BRSPDATA)
#define A_EDC_H_DBG_EDRAM_CMD_INTF 0x50318
#define S_EDRAMADDR 16
#define M_EDRAMADDR 0xffffU
#define V_EDRAMADDR(x) ((x) << S_EDRAMADDR)
#define G_EDRAMADDR(x) (((x) >> S_EDRAMADDR) & M_EDRAMADDR)
#define S_EDRAMDWSN 8
#define M_EDRAMDWSN 0xffU
#define V_EDRAMDWSN(x) ((x) << S_EDRAMDWSN)
#define G_EDRAMDWSN(x) (((x) >> S_EDRAMDWSN) & M_EDRAMDWSN)
#define S_EDRAMCRA 5
#define M_EDRAMCRA 0x7U
#define V_EDRAMCRA(x) ((x) << S_EDRAMCRA)
#define G_EDRAMCRA(x) (((x) >> S_EDRAMCRA) & M_EDRAMCRA)
#define S_EDRAMREFENLO 4
#define V_EDRAMREFENLO(x) ((x) << S_EDRAMREFENLO)
#define F_EDRAMREFENLO V_EDRAMREFENLO(1U)
#define S_EDRAM1WRENLO 3
#define V_EDRAM1WRENLO(x) ((x) << S_EDRAM1WRENLO)
#define F_EDRAM1WRENLO V_EDRAM1WRENLO(1U)
#define S_EDRAM1RDENLO 2
#define V_EDRAM1RDENLO(x) ((x) << S_EDRAM1RDENLO)
#define F_EDRAM1RDENLO V_EDRAM1RDENLO(1U)
#define S_EDRAM0WRENLO 1
#define V_EDRAM0WRENLO(x) ((x) << S_EDRAM0WRENLO)
#define F_EDRAM0WRENLO V_EDRAM0WRENLO(1U)
#define S_EDRAM0RDENLO 0
#define V_EDRAM0RDENLO(x) ((x) << S_EDRAM0RDENLO)
#define F_EDRAM0RDENLO V_EDRAM0RDENLO(1U)
#define A_EDC_H_DBG_EDRAM_WDATA_INTF 0x5031c
#define S_EDRAMWDATA 9
#define M_EDRAMWDATA 0x7fffffU
#define V_EDRAMWDATA(x) ((x) << S_EDRAMWDATA)
#define G_EDRAMWDATA(x) (((x) >> S_EDRAMWDATA) & M_EDRAMWDATA)
#define S_EDRAMWBYTEEN 0
#define M_EDRAMWBYTEEN 0x1ffU
#define V_EDRAMWBYTEEN(x) ((x) << S_EDRAMWBYTEEN)
#define G_EDRAMWBYTEEN(x) (((x) >> S_EDRAMWBYTEEN) & M_EDRAMWBYTEEN)
#define A_EDC_H_DBG_EDRAM0_RDATA_INTF 0x50320
#define A_EDC_H_DBG_EDRAM1_RDATA_INTF 0x50324
#define A_EDC_H_DBG_MA_WR_REQ_CNT 0x50328
#define A_EDC_H_DBG_MA_WR_EXP_DAT_CYC_CNT 0x5032c
#define A_EDC_H_DBG_MA_WR_DAT_CYC_CNT 0x50330
#define A_EDC_H_DBG_MA_RD_REQ_CNT 0x50334
#define A_EDC_H_DBG_MA_RD_EXP_DAT_CYC_CNT 0x50338
#define A_EDC_H_DBG_MA_RD_DAT_CYC_CNT 0x5033c
#define A_EDC_H_DBG_BIST_WR_REQ_CNT 0x50340
#define A_EDC_H_DBG_BIST_WR_EXP_DAT_CYC_CNT 0x50344
#define A_EDC_H_DBG_BIST_WR_DAT_CYC_CNT 0x50348
#define A_EDC_H_DBG_BIST_RD_REQ_CNT 0x5034c
#define A_EDC_H_DBG_BIST_RD_EXP_DAT_CYC_CNT 0x50350
#define A_EDC_H_DBG_BIST_RD_DAT_CYC_CNT 0x50354
#define A_EDC_H_DBG_EDRAM0_WR_REQ_CNT 0x50358
#define A_EDC_H_DBG_EDRAM0_RD_REQ_CNT 0x5035c
#define A_EDC_H_DBG_EDRAM0_RMW_CNT 0x50360
#define A_EDC_H_DBG_EDRAM1_WR_REQ_CNT 0x50364
#define A_EDC_H_DBG_EDRAM1_RD_REQ_CNT 0x50368
#define A_EDC_H_DBG_EDRAM1_RMW_CNT 0x5036c
#define A_EDC_H_DBG_EDRAM_REF_BURST_CNT 0x50370
#define A_EDC_H_DBG_FIFO_STATUS 0x50374
#define S_RDTAG_NOTFULL 17
#define V_RDTAG_NOTFULL(x) ((x) << S_RDTAG_NOTFULL)
#define F_RDTAG_NOTFULL V_RDTAG_NOTFULL(1U)
#define S_RDTAG_NOTEMPTY 16
#define V_RDTAG_NOTEMPTY(x) ((x) << S_RDTAG_NOTEMPTY)
#define F_RDTAG_NOTEMPTY V_RDTAG_NOTEMPTY(1U)
#define S_INP_CMDQ_NOTFULL_ARB 15
#define V_INP_CMDQ_NOTFULL_ARB(x) ((x) << S_INP_CMDQ_NOTFULL_ARB)
#define F_INP_CMDQ_NOTFULL_ARB V_INP_CMDQ_NOTFULL_ARB(1U)
#define S_INP_CMDQ_NOTEMPTY 14
#define V_INP_CMDQ_NOTEMPTY(x) ((x) << S_INP_CMDQ_NOTEMPTY)
#define F_INP_CMDQ_NOTEMPTY V_INP_CMDQ_NOTEMPTY(1U)
#define S_INP_WRDQ_WRRDY 13
#define V_INP_WRDQ_WRRDY(x) ((x) << S_INP_WRDQ_WRRDY)
#define F_INP_WRDQ_WRRDY V_INP_WRDQ_WRRDY(1U)
#define S_INP_WRDQ_NOTEMPTY 12
#define V_INP_WRDQ_NOTEMPTY(x) ((x) << S_INP_WRDQ_NOTEMPTY)
#define F_INP_WRDQ_NOTEMPTY V_INP_WRDQ_NOTEMPTY(1U)
#define S_INP_BEQ_WRRDY_OPEN 11
#define V_INP_BEQ_WRRDY_OPEN(x) ((x) << S_INP_BEQ_WRRDY_OPEN)
#define F_INP_BEQ_WRRDY_OPEN V_INP_BEQ_WRRDY_OPEN(1U)
#define S_INP_BEQ_NOTEMPTY 10
#define V_INP_BEQ_NOTEMPTY(x) ((x) << S_INP_BEQ_NOTEMPTY)
#define F_INP_BEQ_NOTEMPTY V_INP_BEQ_NOTEMPTY(1U)
#define S_RDDQ_NOTFULL_OPEN 9
#define V_RDDQ_NOTFULL_OPEN(x) ((x) << S_RDDQ_NOTFULL_OPEN)
#define F_RDDQ_NOTFULL_OPEN V_RDDQ_NOTFULL_OPEN(1U)
#define S_RDDQ_RDCNT 4
#define M_RDDQ_RDCNT 0x1fU
#define V_RDDQ_RDCNT(x) ((x) << S_RDDQ_RDCNT)
#define G_RDDQ_RDCNT(x) (((x) >> S_RDDQ_RDCNT) & M_RDDQ_RDCNT)
#define S_RDSIDEQ_NOTFULL 3
#define V_RDSIDEQ_NOTFULL(x) ((x) << S_RDSIDEQ_NOTFULL)
#define F_RDSIDEQ_NOTFULL V_RDSIDEQ_NOTFULL(1U)
#define S_RDSIDEQ_NOTEMPTY 2
#define V_RDSIDEQ_NOTEMPTY(x) ((x) << S_RDSIDEQ_NOTEMPTY)
#define F_RDSIDEQ_NOTEMPTY V_RDSIDEQ_NOTEMPTY(1U)
#define S_STG_CMDQ_NOTEMPTY 1
#define V_STG_CMDQ_NOTEMPTY(x) ((x) << S_STG_CMDQ_NOTEMPTY)
#define F_STG_CMDQ_NOTEMPTY V_STG_CMDQ_NOTEMPTY(1U)
#define S_STG_WRDQ_NOTEMPTY 0
#define V_STG_WRDQ_NOTEMPTY(x) ((x) << S_STG_WRDQ_NOTEMPTY)
#define F_STG_WRDQ_NOTEMPTY V_STG_WRDQ_NOTEMPTY(1U)
#define A_EDC_H_DBG_FSM_STATE 0x50378
#define S_CMDSPLITFSM 3
#define V_CMDSPLITFSM(x) ((x) << S_CMDSPLITFSM)
#define F_CMDSPLITFSM V_CMDSPLITFSM(1U)
#define S_CMDFSM 0
#define M_CMDFSM 0x7U
#define V_CMDFSM(x) ((x) << S_CMDFSM)
#define G_CMDFSM(x) (((x) >> S_CMDFSM) & M_CMDFSM)
#define A_EDC_H_DBG_STALL_CYCLES 0x5037c
#define S_STALL_RMW 19
#define V_STALL_RMW(x) ((x) << S_STALL_RMW)
#define F_STALL_RMW V_STALL_RMW(1U)
#define S_STALL_EDC_CMD 18
#define V_STALL_EDC_CMD(x) ((x) << S_STALL_EDC_CMD)
#define F_STALL_EDC_CMD V_STALL_EDC_CMD(1U)
#define S_DEAD_CYCLE0 17
#define V_DEAD_CYCLE0(x) ((x) << S_DEAD_CYCLE0)
#define F_DEAD_CYCLE0 V_DEAD_CYCLE0(1U)
#define S_DEAD_CYCLE1 16
#define V_DEAD_CYCLE1(x) ((x) << S_DEAD_CYCLE1)
#define F_DEAD_CYCLE1 V_DEAD_CYCLE1(1U)
#define S_DEAD_CYCLE0_BBI 15
#define V_DEAD_CYCLE0_BBI(x) ((x) << S_DEAD_CYCLE0_BBI)
#define F_DEAD_CYCLE0_BBI V_DEAD_CYCLE0_BBI(1U)
#define S_DEAD_CYCLE1_BBI 14
#define V_DEAD_CYCLE1_BBI(x) ((x) << S_DEAD_CYCLE1_BBI)
#define F_DEAD_CYCLE1_BBI V_DEAD_CYCLE1_BBI(1U)
#define S_DEAD_CYCLE0_MAX_OP 13
#define V_DEAD_CYCLE0_MAX_OP(x) ((x) << S_DEAD_CYCLE0_MAX_OP)
#define F_DEAD_CYCLE0_MAX_OP V_DEAD_CYCLE0_MAX_OP(1U)
#define S_DEAD_CYCLE1_MAX_OP 12
#define V_DEAD_CYCLE1_MAX_OP(x) ((x) << S_DEAD_CYCLE1_MAX_OP)
#define F_DEAD_CYCLE1_MAX_OP V_DEAD_CYCLE1_MAX_OP(1U)
#define S_DEAD_CYCLE0_PRE_REF 11
#define V_DEAD_CYCLE0_PRE_REF(x) ((x) << S_DEAD_CYCLE0_PRE_REF)
#define F_DEAD_CYCLE0_PRE_REF V_DEAD_CYCLE0_PRE_REF(1U)
#define S_DEAD_CYCLE1_PRE_REF 10
#define V_DEAD_CYCLE1_PRE_REF(x) ((x) << S_DEAD_CYCLE1_PRE_REF)
#define F_DEAD_CYCLE1_PRE_REF V_DEAD_CYCLE1_PRE_REF(1U)
#define S_DEAD_CYCLE0_POST_REF 9
#define V_DEAD_CYCLE0_POST_REF(x) ((x) << S_DEAD_CYCLE0_POST_REF)
#define F_DEAD_CYCLE0_POST_REF V_DEAD_CYCLE0_POST_REF(1U)
#define S_DEAD_CYCLE1_POST_REF 8
#define V_DEAD_CYCLE1_POST_REF(x) ((x) << S_DEAD_CYCLE1_POST_REF)
#define F_DEAD_CYCLE1_POST_REF V_DEAD_CYCLE1_POST_REF(1U)
#define S_DEAD_CYCLE0_RMW 7
#define V_DEAD_CYCLE0_RMW(x) ((x) << S_DEAD_CYCLE0_RMW)
#define F_DEAD_CYCLE0_RMW V_DEAD_CYCLE0_RMW(1U)
#define S_DEAD_CYCLE1_RMW 6
#define V_DEAD_CYCLE1_RMW(x) ((x) << S_DEAD_CYCLE1_RMW)
#define F_DEAD_CYCLE1_RMW V_DEAD_CYCLE1_RMW(1U)
#define S_DEAD_CYCLE0_BBI_RMW 5
#define V_DEAD_CYCLE0_BBI_RMW(x) ((x) << S_DEAD_CYCLE0_BBI_RMW)
#define F_DEAD_CYCLE0_BBI_RMW V_DEAD_CYCLE0_BBI_RMW(1U)
#define S_DEAD_CYCLE1_BBI_RMW 4
#define V_DEAD_CYCLE1_BBI_RMW(x) ((x) << S_DEAD_CYCLE1_BBI_RMW)
#define F_DEAD_CYCLE1_BBI_RMW V_DEAD_CYCLE1_BBI_RMW(1U)
#define S_DEAD_CYCLE0_PRE_REF_RMW 3
#define V_DEAD_CYCLE0_PRE_REF_RMW(x) ((x) << S_DEAD_CYCLE0_PRE_REF_RMW)
#define F_DEAD_CYCLE0_PRE_REF_RMW V_DEAD_CYCLE0_PRE_REF_RMW(1U)
#define S_DEAD_CYCLE1_PRE_REF_RMW 2
#define V_DEAD_CYCLE1_PRE_REF_RMW(x) ((x) << S_DEAD_CYCLE1_PRE_REF_RMW)
#define F_DEAD_CYCLE1_PRE_REF_RMW V_DEAD_CYCLE1_PRE_REF_RMW(1U)
#define S_DEAD_CYCLE0_POST_REF_RMW 1
#define V_DEAD_CYCLE0_POST_REF_RMW(x) ((x) << S_DEAD_CYCLE0_POST_REF_RMW)
#define F_DEAD_CYCLE0_POST_REF_RMW V_DEAD_CYCLE0_POST_REF_RMW(1U)
#define S_DEAD_CYCLE1_POST_REF_RMW 0
#define V_DEAD_CYCLE1_POST_REF_RMW(x) ((x) << S_DEAD_CYCLE1_POST_REF_RMW)
#define F_DEAD_CYCLE1_POST_REF_RMW V_DEAD_CYCLE1_POST_REF_RMW(1U)
#define A_EDC_H_DBG_CMD_QUEUE 0x50380
#define S_ECMDNRE 31
#define V_ECMDNRE(x) ((x) << S_ECMDNRE)
#define F_ECMDNRE V_ECMDNRE(1U)
#define S_ECMDNRB 30
#define V_ECMDNRB(x) ((x) << S_ECMDNRB)
#define F_ECMDNRB V_ECMDNRB(1U)
#define S_ECMDWR 29
#define V_ECMDWR(x) ((x) << S_ECMDWR)
#define F_ECMDWR V_ECMDWR(1U)
#define S_ECMDLEN 22
#define M_ECMDLEN 0x7fU
#define V_ECMDLEN(x) ((x) << S_ECMDLEN)
#define G_ECMDLEN(x) (((x) >> S_ECMDLEN) & M_ECMDLEN)
#define S_ECMDADDR 0
#define M_ECMDADDR 0x3fffffU
#define V_ECMDADDR(x) ((x) << S_ECMDADDR)
#define G_ECMDADDR(x) (((x) >> S_ECMDADDR) & M_ECMDADDR)
#define A_EDC_H_DBG_REFRESH 0x50384
#define S_REFDONE 12
#define V_REFDONE(x) ((x) << S_REFDONE)
#define F_REFDONE V_REFDONE(1U)
#define S_REFCNTEXPR 11
#define V_REFCNTEXPR(x) ((x) << S_REFCNTEXPR)
#define F_REFCNTEXPR V_REFCNTEXPR(1U)
#define S_REFPTR 8
#define M_REFPTR 0x7U
#define V_REFPTR(x) ((x) << S_REFPTR)
#define G_REFPTR(x) (((x) >> S_REFPTR) & M_REFPTR)
#define S_REFCNT 0
#define M_REFCNT 0xffU
#define V_REFCNT(x) ((x) << S_REFCNT)
#define G_REFCNT(x) (((x) >> S_REFCNT) & M_REFCNT)
/* registers for module EDC_T61 */
#define EDC_T61_BASE_ADDR 0x50800
/* registers for module HMA_T6 */
#define HMA_T6_BASE_ADDR 0x51000
#define S_TPH 12
#define M_TPH 0x3U
#define V_TPH(x) ((x) << S_TPH)
#define G_TPH(x) (((x) >> S_TPH) & M_TPH)
#define S_TPH_V 11
#define V_TPH_V(x) ((x) << S_TPH_V)
#define F_TPH_V V_TPH_V(1U)
#define S_DCA 0
#define M_DCA 0x7ffU
#define V_DCA(x) ((x) << S_DCA)
#define G_DCA(x) (((x) >> S_DCA) & M_DCA)
#define A_HMA_CFG 0x51020
#define S_OP_MODE 31
#define V_OP_MODE(x) ((x) << S_OP_MODE)
#define F_OP_MODE V_OP_MODE(1U)
#define A_HMA_TLB_ACCESS 0x51028
#define S_INV_ALL 29
#define V_INV_ALL(x) ((x) << S_INV_ALL)
#define F_INV_ALL V_INV_ALL(1U)
#define S_LOCK_ENTRY 28
#define V_LOCK_ENTRY(x) ((x) << S_LOCK_ENTRY)
#define F_LOCK_ENTRY V_LOCK_ENTRY(1U)
#define S_E_SEL 0
#define M_E_SEL 0x1fU
#define V_E_SEL(x) ((x) << S_E_SEL)
#define G_E_SEL(x) (((x) >> S_E_SEL) & M_E_SEL)
#define A_HMA_TLB_BITS 0x5102c
#define S_VA 12
#define M_VA 0xfffffU
#define V_VA(x) ((x) << S_VA)
#define G_VA(x) (((x) >> S_VA) & M_VA)
#define S_VALID_E 4
#define V_VALID_E(x) ((x) << S_VALID_E)
#define F_VALID_E V_VALID_E(1U)
#define S_LOCK_HMA 3
#define V_LOCK_HMA(x) ((x) << S_LOCK_HMA)
#define F_LOCK_HMA V_LOCK_HMA(1U)
#define S_T6_USED 2
#define V_T6_USED(x) ((x) << S_T6_USED)
#define F_T6_USED V_T6_USED(1U)
#define S_REGION 0
#define M_REGION 0x3U
#define V_REGION(x) ((x) << S_REGION)
#define G_REGION(x) (((x) >> S_REGION) & M_REGION)
#define A_HMA_TLB_DESC_0_H 0x51030
#define A_HMA_TLB_DESC_0_L 0x51034
#define A_HMA_TLB_DESC_1_H 0x51038
#define A_HMA_TLB_DESC_1_L 0x5103c
#define A_HMA_TLB_DESC_2_H 0x51040
#define A_HMA_TLB_DESC_2_L 0x51044
#define A_HMA_TLB_DESC_3_H 0x51048
#define A_HMA_TLB_DESC_3_L 0x5104c
#define A_HMA_TLB_DESC_4_H 0x51050
#define A_HMA_TLB_DESC_4_L 0x51054
#define A_HMA_TLB_DESC_5_H 0x51058
#define A_HMA_TLB_DESC_5_L 0x5105c
#define A_HMA_TLB_DESC_6_H 0x51060
#define A_HMA_TLB_DESC_6_L 0x51064
#define A_HMA_TLB_DESC_7_H 0x51068
#define A_HMA_TLB_DESC_7_L 0x5106c
#define A_HMA_REG0_MIN 0x51070
#define S_ADDR0_MIN 12
#define M_ADDR0_MIN 0xfffffU
#define V_ADDR0_MIN(x) ((x) << S_ADDR0_MIN)
#define G_ADDR0_MIN(x) (((x) >> S_ADDR0_MIN) & M_ADDR0_MIN)
#define A_HMA_REG0_MAX 0x51074
#define S_ADDR0_MAX 12
#define M_ADDR0_MAX 0xfffffU
#define V_ADDR0_MAX(x) ((x) << S_ADDR0_MAX)
#define G_ADDR0_MAX(x) (((x) >> S_ADDR0_MAX) & M_ADDR0_MAX)
#define A_HMA_REG0_MASK 0x51078
#define S_PAGE_SIZE0 12
#define M_PAGE_SIZE0 0xfffffU
#define V_PAGE_SIZE0(x) ((x) << S_PAGE_SIZE0)
#define G_PAGE_SIZE0(x) (((x) >> S_PAGE_SIZE0) & M_PAGE_SIZE0)
#define A_HMA_REG0_BASE 0x5107c
#define A_HMA_REG1_MIN 0x51080
#define S_ADDR1_MIN 12
#define M_ADDR1_MIN 0xfffffU
#define V_ADDR1_MIN(x) ((x) << S_ADDR1_MIN)
#define G_ADDR1_MIN(x) (((x) >> S_ADDR1_MIN) & M_ADDR1_MIN)
#define A_HMA_REG1_MAX 0x51084
#define S_ADDR1_MAX 12
#define M_ADDR1_MAX 0xfffffU
#define V_ADDR1_MAX(x) ((x) << S_ADDR1_MAX)
#define G_ADDR1_MAX(x) (((x) >> S_ADDR1_MAX) & M_ADDR1_MAX)
#define A_HMA_REG1_MASK 0x51088
#define S_PAGE_SIZE1 12
#define M_PAGE_SIZE1 0xfffffU
#define V_PAGE_SIZE1(x) ((x) << S_PAGE_SIZE1)
#define G_PAGE_SIZE1(x) (((x) >> S_PAGE_SIZE1) & M_PAGE_SIZE1)
#define A_HMA_REG1_BASE 0x5108c
#define A_HMA_REG2_MIN 0x51090
#define S_ADDR2_MIN 12
#define M_ADDR2_MIN 0xfffffU
#define V_ADDR2_MIN(x) ((x) << S_ADDR2_MIN)
#define G_ADDR2_MIN(x) (((x) >> S_ADDR2_MIN) & M_ADDR2_MIN)
#define A_HMA_REG2_MAX 0x51094
#define S_ADDR2_MAX 12
#define M_ADDR2_MAX 0xfffffU
#define V_ADDR2_MAX(x) ((x) << S_ADDR2_MAX)
#define G_ADDR2_MAX(x) (((x) >> S_ADDR2_MAX) & M_ADDR2_MAX)
#define A_HMA_REG2_MASK 0x51098
#define S_PAGE_SIZE2 12
#define M_PAGE_SIZE2 0xfffffU
#define V_PAGE_SIZE2(x) ((x) << S_PAGE_SIZE2)
#define G_PAGE_SIZE2(x) (((x) >> S_PAGE_SIZE2) & M_PAGE_SIZE2)
#define A_HMA_REG2_BASE 0x5109c
#define A_HMA_REG3_MIN 0x510a0
#define S_ADDR3_MIN 12
#define M_ADDR3_MIN 0xfffffU
#define V_ADDR3_MIN(x) ((x) << S_ADDR3_MIN)
#define G_ADDR3_MIN(x) (((x) >> S_ADDR3_MIN) & M_ADDR3_MIN)
#define A_HMA_REG3_MAX 0x510a4
#define S_ADDR3_MAX 12
#define M_ADDR3_MAX 0xfffffU
#define V_ADDR3_MAX(x) ((x) << S_ADDR3_MAX)
#define G_ADDR3_MAX(x) (((x) >> S_ADDR3_MAX) & M_ADDR3_MAX)
#define A_HMA_REG3_MASK 0x510a8
#define S_PAGE_SIZE3 12
#define M_PAGE_SIZE3 0xfffffU
#define V_PAGE_SIZE3(x) ((x) << S_PAGE_SIZE3)
#define G_PAGE_SIZE3(x) (((x) >> S_PAGE_SIZE3) & M_PAGE_SIZE3)
#define A_HMA_REG3_BASE 0x510ac
#define A_HMA_SW_SYNC 0x510b0
#define S_ENTER_SYNC 31
#define V_ENTER_SYNC(x) ((x) << S_ENTER_SYNC)
#define F_ENTER_SYNC V_ENTER_SYNC(1U)
#define S_EXIT_SYNC 30
#define V_EXIT_SYNC(x) ((x) << S_EXIT_SYNC)
#define F_EXIT_SYNC V_EXIT_SYNC(1U)
#define S_IDTF_INT_ENABLE 5
#define V_IDTF_INT_ENABLE(x) ((x) << S_IDTF_INT_ENABLE)
#define F_IDTF_INT_ENABLE V_IDTF_INT_ENABLE(1U)
#define S_OTF_INT_ENABLE 4
#define V_OTF_INT_ENABLE(x) ((x) << S_OTF_INT_ENABLE)
#define F_OTF_INT_ENABLE V_OTF_INT_ENABLE(1U)
#define S_RTF_INT_ENABLE 3
#define V_RTF_INT_ENABLE(x) ((x) << S_RTF_INT_ENABLE)
#define F_RTF_INT_ENABLE V_RTF_INT_ENABLE(1U)
#define S_PCIEMST_INT_ENABLE 2
#define V_PCIEMST_INT_ENABLE(x) ((x) << S_PCIEMST_INT_ENABLE)
#define F_PCIEMST_INT_ENABLE V_PCIEMST_INT_ENABLE(1U)
#define S_MAMST_INT_ENABLE 1
#define V_MAMST_INT_ENABLE(x) ((x) << S_MAMST_INT_ENABLE)
#define F_MAMST_INT_ENABLE V_MAMST_INT_ENABLE(1U)
#define S_IDTF_INT_CAUSE 5
#define V_IDTF_INT_CAUSE(x) ((x) << S_IDTF_INT_CAUSE)
#define F_IDTF_INT_CAUSE V_IDTF_INT_CAUSE(1U)
#define S_OTF_INT_CAUSE 4
#define V_OTF_INT_CAUSE(x) ((x) << S_OTF_INT_CAUSE)
#define F_OTF_INT_CAUSE V_OTF_INT_CAUSE(1U)
#define S_RTF_INT_CAUSE 3
#define V_RTF_INT_CAUSE(x) ((x) << S_RTF_INT_CAUSE)
#define F_RTF_INT_CAUSE V_RTF_INT_CAUSE(1U)
#define S_PCIEMST_INT_CAUSE 2
#define V_PCIEMST_INT_CAUSE(x) ((x) << S_PCIEMST_INT_CAUSE)
#define F_PCIEMST_INT_CAUSE V_PCIEMST_INT_CAUSE(1U)
#define S_MAMST_INT_CAUSE 1
#define V_MAMST_INT_CAUSE(x) ((x) << S_MAMST_INT_CAUSE)
#define F_MAMST_INT_CAUSE V_MAMST_INT_CAUSE(1U)
#define A_HMA_MA_MST_ERR 0x5130c
#define A_HMA_RTF_ERR 0x51310
#define A_HMA_OTF_ERR 0x51314
#define A_HMA_IDTF_ERR 0x51318
#define A_HMA_EXIT_TF 0x5131c
#define S_RTF 30
#define V_RTF(x) ((x) << S_RTF)
#define F_RTF V_RTF(1U)
#define S_OTF 29
#define V_OTF(x) ((x) << S_OTF)
#define F_OTF V_OTF(1U)
#define S_IDTF 28
#define V_IDTF(x) ((x) << S_IDTF)
#define F_IDTF V_IDTF(1U)
#define A_HMA_LOCAL_DEBUG_CFG 0x51320
#define A_HMA_LOCAL_DEBUG_RPT 0x51324
#define A_HMA_DEBUG_FSM_0 0xa000
#define S_EDC_FSM 18
#define M_EDC_FSM 0x1fU
#define V_EDC_FSM(x) ((x) << S_EDC_FSM)
#define G_EDC_FSM(x) (((x) >> S_EDC_FSM) & M_EDC_FSM)
#define S_RAS_FSM_SLV 15
#define M_RAS_FSM_SLV 0x7U
#define V_RAS_FSM_SLV(x) ((x) << S_RAS_FSM_SLV)
#define G_RAS_FSM_SLV(x) (((x) >> S_RAS_FSM_SLV) & M_RAS_FSM_SLV)
#define S_FC_FSM 10
#define M_FC_FSM 0x1fU
#define V_FC_FSM(x) ((x) << S_FC_FSM)
#define G_FC_FSM(x) (((x) >> S_FC_FSM) & M_FC_FSM)
#define S_COOKIE_ARB_FSM 8
#define M_COOKIE_ARB_FSM 0x3U
#define V_COOKIE_ARB_FSM(x) ((x) << S_COOKIE_ARB_FSM)
#define G_COOKIE_ARB_FSM(x) (((x) >> S_COOKIE_ARB_FSM) & M_COOKIE_ARB_FSM)
#define S_PCIE_CHUNK_FSM 6
#define M_PCIE_CHUNK_FSM 0x3U
#define V_PCIE_CHUNK_FSM(x) ((x) << S_PCIE_CHUNK_FSM)
#define G_PCIE_CHUNK_FSM(x) (((x) >> S_PCIE_CHUNK_FSM) & M_PCIE_CHUNK_FSM)
#define S_WTRANSFER_FSM 4
#define M_WTRANSFER_FSM 0x3U
#define V_WTRANSFER_FSM(x) ((x) << S_WTRANSFER_FSM)
#define G_WTRANSFER_FSM(x) (((x) >> S_WTRANSFER_FSM) & M_WTRANSFER_FSM)
#define S_WD_FSM 2
#define M_WD_FSM 0x3U
#define V_WD_FSM(x) ((x) << S_WD_FSM)
#define G_WD_FSM(x) (((x) >> S_WD_FSM) & M_WD_FSM)
#define S_RD_FSM 0
#define M_RD_FSM 0x3U
#define V_RD_FSM(x) ((x) << S_RD_FSM)
#define G_RD_FSM(x) (((x) >> S_RD_FSM) & M_RD_FSM)
#define A_HMA_DEBUG_FSM_1 0xa001
#define S_SYNC_FSM 11
#define M_SYNC_FSM 0x3ffU
#define V_SYNC_FSM(x) ((x) << S_SYNC_FSM)
#define G_SYNC_FSM(x) (((x) >> S_SYNC_FSM) & M_SYNC_FSM)
#define S_OCHK_FSM 9
#define M_OCHK_FSM 0x3U
#define V_OCHK_FSM(x) ((x) << S_OCHK_FSM)
#define G_OCHK_FSM(x) (((x) >> S_OCHK_FSM) & M_OCHK_FSM)
#define S_TLB_FSM 5
#define M_TLB_FSM 0xfU
#define V_TLB_FSM(x) ((x) << S_TLB_FSM)
#define G_TLB_FSM(x) (((x) >> S_TLB_FSM) & M_TLB_FSM)
#define S_PIO_FSM 0
#define M_PIO_FSM 0x1fU
#define V_PIO_FSM(x) ((x) << S_PIO_FSM)
#define G_PIO_FSM(x) (((x) >> S_PIO_FSM) & M_PIO_FSM)
#define A_HMA_DEBUG_PCIE_INTF 0xa002
#define S_T6_H_REQVLD 28
#define V_T6_H_REQVLD(x) ((x) << S_T6_H_REQVLD)
#define F_T6_H_REQVLD V_T6_H_REQVLD(1U)
#define S_H_REQFULL 27
#define V_H_REQFULL(x) ((x) << S_H_REQFULL)
#define F_H_REQFULL V_H_REQFULL(1U)
#define S_H_REQSOP 26
#define V_H_REQSOP(x) ((x) << S_H_REQSOP)
#define F_H_REQSOP V_H_REQSOP(1U)
#define S_H_REQEOP 25
#define V_H_REQEOP(x) ((x) << S_H_REQEOP)
#define F_H_REQEOP V_H_REQEOP(1U)
#define S_T6_H_RSPVLD 24
#define V_T6_H_RSPVLD(x) ((x) << S_T6_H_RSPVLD)
#define F_T6_H_RSPVLD V_T6_H_RSPVLD(1U)
#define S_H_RSPFULL 23
#define V_H_RSPFULL(x) ((x) << S_H_RSPFULL)
#define F_H_RSPFULL V_H_RSPFULL(1U)
#define S_H_RSPSOP 22
#define V_H_RSPSOP(x) ((x) << S_H_RSPSOP)
#define F_H_RSPSOP V_H_RSPSOP(1U)
#define S_H_RSPEOP 21
#define V_H_RSPEOP(x) ((x) << S_H_RSPEOP)
#define F_H_RSPEOP V_H_RSPEOP(1U)
#define S_H_RSPERR 20
#define V_H_RSPERR(x) ((x) << S_H_RSPERR)
#define F_H_RSPERR V_H_RSPERR(1U)
#define S_PCIE_CMD_AVAIL 19
#define V_PCIE_CMD_AVAIL(x) ((x) << S_PCIE_CMD_AVAIL)
#define F_PCIE_CMD_AVAIL V_PCIE_CMD_AVAIL(1U)
#define S_PCIE_CMD_RDY 18
#define V_PCIE_CMD_RDY(x) ((x) << S_PCIE_CMD_RDY)
#define F_PCIE_CMD_RDY V_PCIE_CMD_RDY(1U)
#define S_PCIE_WNR 17
#define V_PCIE_WNR(x) ((x) << S_PCIE_WNR)
#define F_PCIE_WNR V_PCIE_WNR(1U)
#define S_PCIE_LEN 9
#define M_PCIE_LEN 0xffU
#define V_PCIE_LEN(x) ((x) << S_PCIE_LEN)
#define G_PCIE_LEN(x) (((x) >> S_PCIE_LEN) & M_PCIE_LEN)
#define S_PCIE_TRWDAT_RDY 8
#define V_PCIE_TRWDAT_RDY(x) ((x) << S_PCIE_TRWDAT_RDY)
#define F_PCIE_TRWDAT_RDY V_PCIE_TRWDAT_RDY(1U)
#define S_PCIE_TRWDAT_AVAIL 7
#define V_PCIE_TRWDAT_AVAIL(x) ((x) << S_PCIE_TRWDAT_AVAIL)
#define F_PCIE_TRWDAT_AVAIL V_PCIE_TRWDAT_AVAIL(1U)
#define S_PCIE_TRWSOP 6
#define V_PCIE_TRWSOP(x) ((x) << S_PCIE_TRWSOP)
#define F_PCIE_TRWSOP V_PCIE_TRWSOP(1U)
#define S_PCIE_TRWEOP 5
#define V_PCIE_TRWEOP(x) ((x) << S_PCIE_TRWEOP)
#define F_PCIE_TRWEOP V_PCIE_TRWEOP(1U)
#define S_PCIE_TRRDAT_RDY 4
#define V_PCIE_TRRDAT_RDY(x) ((x) << S_PCIE_TRRDAT_RDY)
#define F_PCIE_TRRDAT_RDY V_PCIE_TRRDAT_RDY(1U)
#define S_PCIE_TRRDAT_AVAIL 3
#define V_PCIE_TRRDAT_AVAIL(x) ((x) << S_PCIE_TRRDAT_AVAIL)
#define F_PCIE_TRRDAT_AVAIL V_PCIE_TRRDAT_AVAIL(1U)
#define S_PCIE_TRRSOP 2
#define V_PCIE_TRRSOP(x) ((x) << S_PCIE_TRRSOP)
#define F_PCIE_TRRSOP V_PCIE_TRRSOP(1U)
#define S_PCIE_TRREOP 1
#define V_PCIE_TRREOP(x) ((x) << S_PCIE_TRREOP)
#define F_PCIE_TRREOP V_PCIE_TRREOP(1U)
#define S_PCIE_TRRERR 0
#define V_PCIE_TRRERR(x) ((x) << S_PCIE_TRRERR)
#define F_PCIE_TRRERR V_PCIE_TRRERR(1U)
#define A_HMA_DEBUG_PCIE_ADDR_INTERNAL_LO 0xa003
#define A_HMA_DEBUG_PCIE_ADDR_INTERNAL_HI 0xa004
#define A_HMA_DEBUG_PCIE_REQ_DATA_EXTERNAL 0xa005
#define S_REQDATA2 24
#define M_REQDATA2 0xffU
#define V_REQDATA2(x) ((x) << S_REQDATA2)
#define G_REQDATA2(x) (((x) >> S_REQDATA2) & M_REQDATA2)
#define S_REQDATA1 21
#define M_REQDATA1 0x7U
#define V_REQDATA1(x) ((x) << S_REQDATA1)
#define G_REQDATA1(x) (((x) >> S_REQDATA1) & M_REQDATA1)
#define S_REQDATA0 0
#define M_REQDATA0 0x1fffffU
#define V_REQDATA0(x) ((x) << S_REQDATA0)
#define G_REQDATA0(x) (((x) >> S_REQDATA0) & M_REQDATA0)
#define A_HMA_DEBUG_PCIE_RSP_DATA_EXTERNAL 0xa006
#define S_RSPDATA3 24
#define M_RSPDATA3 0xffU
#define V_RSPDATA3(x) ((x) << S_RSPDATA3)
#define G_RSPDATA3(x) (((x) >> S_RSPDATA3) & M_RSPDATA3)
#define S_RSPDATA2 16
#define M_RSPDATA2 0xffU
#define V_RSPDATA2(x) ((x) << S_RSPDATA2)
#define G_RSPDATA2(x) (((x) >> S_RSPDATA2) & M_RSPDATA2)
#define S_RSPDATA1 8
#define M_RSPDATA1 0xffU
#define V_RSPDATA1(x) ((x) << S_RSPDATA1)
#define G_RSPDATA1(x) (((x) >> S_RSPDATA1) & M_RSPDATA1)
#define S_RSPDATA0 0
#define M_RSPDATA0 0xffU
#define V_RSPDATA0(x) ((x) << S_RSPDATA0)
#define G_RSPDATA0(x) (((x) >> S_RSPDATA0) & M_RSPDATA0)
#define A_HMA_DEBUG_MA_SLV_CTL 0xa007
#define S_MA_CMD_AVAIL 19
#define V_MA_CMD_AVAIL(x) ((x) << S_MA_CMD_AVAIL)
#define F_MA_CMD_AVAIL V_MA_CMD_AVAIL(1U)
#define S_MA_CLNT 15
#define M_MA_CLNT 0xfU
#define V_MA_CLNT(x) ((x) << S_MA_CLNT)
#define G_MA_CLNT(x) (((x) >> S_MA_CLNT) & M_MA_CLNT)
#define S_MA_WNR 14
#define V_MA_WNR(x) ((x) << S_MA_WNR)
#define F_MA_WNR V_MA_WNR(1U)
#define S_MA_LEN 6
#define M_MA_LEN 0xffU
#define V_MA_LEN(x) ((x) << S_MA_LEN)
#define G_MA_LEN(x) (((x) >> S_MA_LEN) & M_MA_LEN)
#define S_MA_MST_RD 5
#define V_MA_MST_RD(x) ((x) << S_MA_MST_RD)
#define F_MA_MST_RD V_MA_MST_RD(1U)
#define S_MA_MST_VLD 4
#define V_MA_MST_VLD(x) ((x) << S_MA_MST_VLD)
#define F_MA_MST_VLD V_MA_MST_VLD(1U)
#define S_MA_MST_ERR 3
#define V_MA_MST_ERR(x) ((x) << S_MA_MST_ERR)
#define F_MA_MST_ERR V_MA_MST_ERR(1U)
#define S_MAS_TLB_REQ 2
#define V_MAS_TLB_REQ(x) ((x) << S_MAS_TLB_REQ)
#define F_MAS_TLB_REQ V_MAS_TLB_REQ(1U)
#define S_MAS_TLB_ACK 1
#define V_MAS_TLB_ACK(x) ((x) << S_MAS_TLB_ACK)
#define F_MAS_TLB_ACK V_MAS_TLB_ACK(1U)
#define S_MAS_TLB_ERR 0
#define V_MAS_TLB_ERR(x) ((x) << S_MAS_TLB_ERR)
#define F_MAS_TLB_ERR V_MAS_TLB_ERR(1U)
#define A_HMA_DEBUG_MA_SLV_ADDR_INTERNAL 0xa008
#define A_HMA_DEBUG_TLB_HIT_ENTRY 0xa009
#define A_HMA_DEBUG_TLB_HIT_CNT 0xa00a
#define A_HMA_DEBUG_TLB_MISS_CNT 0xa00b
#define A_HMA_DEBUG_PAGE_TBL_LKP_CTL 0xa00c
#define S_LKP_REQ_VLD 4
#define V_LKP_REQ_VLD(x) ((x) << S_LKP_REQ_VLD)
#define F_LKP_REQ_VLD V_LKP_REQ_VLD(1U)
#define S_LKP_DESC_SEL 1
#define M_LKP_DESC_SEL 0x7U
#define V_LKP_DESC_SEL(x) ((x) << S_LKP_DESC_SEL)
#define G_LKP_DESC_SEL(x) (((x) >> S_LKP_DESC_SEL) & M_LKP_DESC_SEL)
#define S_LKP_RSP_VLD 0
#define V_LKP_RSP_VLD(x) ((x) << S_LKP_RSP_VLD)
#define F_LKP_RSP_VLD V_LKP_RSP_VLD(1U)
#define A_HMA_DEBUG_PAGE_TBL_LKP_REQ_ADDR 0xa00d
#define A_HMA_DEBUG_PAGE_TBL_LKP_RSP_0 0xa00e
#define A_HMA_DEBUG_PAGE_TBL_LKP_RSP_1 0xa00f
#define A_HMA_DEBUG_PAGE_TBL_LKP_RSP_2 0xa010
#define A_HMA_DEBUG_PAGE_TBL_LKP_RSP_3 0xa011
#define A_HMA_DEBUG_PAGE_TBL_LKP_RSP_4 0xa012
#define A_HMA_DEBUG_PAGE_TBL_LKP_RSP_5 0xa013
#define A_HMA_DEBUG_PAGE_TBL_LKP_RSP_6 0xa014
#define A_HMA_DEBUG_PAGE_TBL_LKP_RSP_7 0xa015
#define A_HMA_DEBUG_PHYS_DESC_INTERNAL_LO 0xa016
#define A_HMA_DEBUG_PCIE_RD_REQ_CNT_LO 0xa017
#define A_HMA_DEBUG_PCIE_RD_REQ_CNT_HI 0xa018
#define A_HMA_DEBUG_PCIE_WR_REQ_CNT_LO 0xa019
#define A_HMA_DEBUG_PCIE_WR_REQ_CNT_HI 0xa01a
#define A_HMA_DEBUG_PCIE_RD_DATA_CYC_CNT_LO 0xa01b
#define A_HMA_DEBUG_PCIE_RD_DATA_CYC_CNT_HI 0xa01c
#define A_HMA_DEBUG_PCIE_WR_DATA_CYC_CNT_LO 0xa01d
#define A_HMA_DEBUG_PCIE_WR_DATA_CYC_CNT_HI 0xa01e
#define A_HMA_DEBUG_PCIE_SOP_EOP_CNT 0xa01f
#define S_WR_EOP_CNT 16
#define M_WR_EOP_CNT 0xffU
#define V_WR_EOP_CNT(x) ((x) << S_WR_EOP_CNT)
#define G_WR_EOP_CNT(x) (((x) >> S_WR_EOP_CNT) & M_WR_EOP_CNT)
#define S_RD_SOP_CNT 8
#define M_RD_SOP_CNT 0xffU
#define V_RD_SOP_CNT(x) ((x) << S_RD_SOP_CNT)
#define G_RD_SOP_CNT(x) (((x) >> S_RD_SOP_CNT) & M_RD_SOP_CNT)
#define S_RD_EOP_CNT 0
#define M_RD_EOP_CNT 0xffU
#define V_RD_EOP_CNT(x) ((x) << S_RD_EOP_CNT)
#define G_RD_EOP_CNT(x) (((x) >> S_RD_EOP_CNT) & M_RD_EOP_CNT)
|