summaryrefslogtreecommitdiffstats
path: root/usr.sbin/bhyve
Commit message (Expand)AuthorAgeFilesLines
* Extend the ACPI power management support to wire a virtual power button upjhb2013-12-287-38/+212
* Use pthread_once() to replace a static integer initted flag.jhb2013-12-281-7/+3
* Support soft power-off via the ACPI S5 state for bhyve guests.jhb2013-12-245-12/+174
* Extend the support for local interrupts on the local APIC:jhb2013-12-232-0/+42
* mdoc: nuke whitespace.joel2013-12-231-1/+1
* Add a parameter to 'vcpu_set_state()' to enforce that the vcpu is in the IDLEneel2013-12-221-13/+2
* Add an option to ignore accesses by the guest to unimplemented MSRs.neel2013-12-194-14/+58
* Rename the ambiguously named 'vm_setup_msi()' and 'vm_setup_msix()' toneel2013-12-181-11/+9
* Add an API to deliver message signalled interrupts to vcpus. This allowsneel2013-12-163-36/+31
* mdoc: sort SEE ALSO.joel2013-12-151-2/+2
* bhyve(8) man page.grehan2013-12-132-2/+300
* If a vcpu disables its local apic and then executes a 'HLT' then spin down theneel2013-12-071-4/+28
* Fix the processor table entry structure to use a fixed-width type forjhb2013-12-051-16/+3
* Add support for level triggered interrupt pins on the vioapic. Prior to thisneel2013-11-272-2/+2
* Allow bhyve and bhyveload to attach to tty devices.grehan2013-11-271-48/+72
* The Data Byte Count (DBC) field of a Physical Region Descriptorgrehan2013-11-261-11/+21
* Fix discrepancy between the IOAPIC ID advertised by firmware tables and theneel2013-11-252-3/+3
* Add HPET device emulation to bhyve.neel2013-11-251-3/+84
* Add an ioctl to assert and deassert an ioapic pin atomically. This will be usedneel2013-11-234-10/+17
* Move the ioapic device model from userspace into vmm.ko. This is needed forneel2013-11-127-429/+11
* x86 platforms that use an IOAPIC route the legacy timer interrupt (IRQ0) toneel2013-11-112-3/+13
* Fix an off-by-one error when iterating over the emulated PCI BARs.neel2013-11-061-1/+1
* Add the VM name to the process name with setproctitle().grehan2013-11-065-11/+13
* Make the virtual ioapic available unconditionally in a bhyve virtual machine.neel2013-10-315-23/+19
* Update copyright to include the author of the LPC bridge emulation code.neel2013-10-291-0/+1
* Add support for PCI-to-ISA LPC bridge emulation. If the LPC bus is attachedneel2013-10-2913-591/+1097
* Fix bug in the ioapic emulation for level-triggered interrupts,grehan2013-10-251-31/+85
* Tidy usage messages for bhyve and bhyveload.neel2013-10-231-6/+6
* Export the block size capability to guests.grehan2013-10-231-2/+7
* Fix AHCI ATAPI emulation when backed with /dev/cd0grehan2013-10-221-4/+3
* Changes required for OpenBSD/amd64:grehan2013-10-177-147/+60
* Eliminate unconditional debug printfs.grehan2013-10-171-1/+1
* Add a new capability, VM_CAP_ENABLE_INVPCID, that can be enabled to exposeneel2013-10-163-50/+48
* Implement the virtio block 'get-ident' operation. This eliminates thegrehan2013-10-121-5/+47
* Allow a 4-byte write to PCI config space to overlapgrehan2013-10-091-3/+12
* Parse the memory size parameter using expand_number() to allow specifyingneel2013-10-092-3/+7
* In usr.sbin/bhyve/pci_ahci.c, fix several gcc warnings of the formdim2013-10-081-11/+11
* After r256062, the static function fbsdrun_get_next_cpu() indim2013-10-081-11/+0
* Change the behavior of bhyve such that the gdb listening port is opt-inneel2013-10-082-5/+3
* Merge projects/bhyve_npt_pmap into head.neel2013-10-053-18/+16
* Remove obsolete cmd-line options and code associated withgrehan2013-10-043-154/+28
* Hook up the AHCI and blockif code to the build.grehan2013-10-041-2/+2
* Import Zhixiang Yu's GSoC'13 AHCI emulation:grehan2013-10-042-0/+2109
* Block-layer backend interface for bhyve block-io device emulations.grehan2013-10-042-0/+490
* Fix incorrect assertion on the minimum side. ZFS wouldgrehan2013-09-261-1/+1
* Implement support for the interrupt-on-terminal-count andgrehan2013-09-191-16/+90
* Add simplistic periodic timer support to mevent using kqueue'sgrehan2013-09-193-8/+104
* Allow the alarm hours/mins/seconds registers to be read/written,grehan2013-09-191-0/+30
* Use correct offset for the high byte of high memory written togrehan2013-09-191-1/+1
* Pass the number of supported vectors to pci_emul_add_msicap() andgrehan2013-09-171-1/+2
OpenPOWER on IntegriCloud