summaryrefslogtreecommitdiffstats
path: root/sys/x86
Commit message (Expand)AuthorAgeFilesLines
* Restore proper use of bounce buffers for ISA DMA. When locking wasjhb2012-03-291-2/+3
* Allocate the ioapics[] array dynamically since it is only needed for thejhb2012-03-281-5/+11
* Move the DTrace return IDT vector back up from 0x20 to 0x92. The 0x20jhb2012-03-281-1/+1
* Fix the following clang warning in sys/dev/dcons/dcons.c, caused by thedim2012-03-241-3/+3
* Mark the 'lapics' and 'ioapics' arrays here static since they arejhb2012-03-221-2/+2
* Copy amd64 sysarch.h to x86 and merge with i386 sysarch.h. Replacetijl2012-03-191-0/+138
* Copy i386 specialreg.h to x86 and merge with amd64 specialreg.h. Replacetijl2012-03-191-0/+678
* Copy i386 psl.h to x86 and replace amd64/i386/pc98 psl.h with stubs.tijl2012-03-191-0/+84
* Move userland bits (and some common kernel bits) from amd64 and i386tijl2012-03-191-0/+286
* Eliminate ia32_reg.h by moving its contents to x86 and ia64 reg.h.tijl2012-03-181-5/+8
* Copy i386 reg.h to x86 and merge with amd64 reg.h. Replace i386/amd64/pc98tijl2012-03-181-0/+253
* Move userland bits of i386 npx.h and amd64 fpu.h to x86 fpu.h.tijl2012-03-161-0/+216
* Revert the PCIe 4GB boundary issue workaround now that the proper fix isjhb2012-03-161-8/+0
* - Fix to build a native i386 kernel without the SMP and atpic.nyan2012-03-163-46/+50
* Move i386's intr_machdep.c to the x86 tree and share it with amd64.jhb2012-03-091-0/+567
* Add casts to __uint16_t to the __bswap16() macros on all arches whichdim2012-03-091-2/+2
* Cast the expression in __bswap16(x) to __uint16_t because it is promotedtijl2012-03-091-2/+2
* Clean up x86 endian.h:tijl2012-03-091-44/+37
* Copy amd64 ptrace.h to x86 and merge with i386 ptrace.h. Replacetijl2012-03-041-0/+48
* Do not use INT64_C and UINT64_C to define 64 bit integer limits. Theytijl2012-03-041-6/+10
* Copy amd64 trap.h to x86 and replace amd64/i386/pc98 trap.h with stubs.tijl2012-03-041-0/+95
* Copy amd64 float.h to x86 and merge with i386 float.h. Replacetijl2012-03-041-0/+98
* - Change contigmalloc() to use the vm_paddr_t type instead of an unsignedjhb2012-03-011-2/+2
* Copy amd64 stdarg.h to x86 and replace amd64/i386/pc98 stdarg.h with stubs.tijl2012-02-281-0/+75
* Copy amd64 setjmp.h to x86 and replace amd64/i386/pc98 setjmp.h with stubs.tijl2012-02-281-0/+50
* Workaround for PCIe 4GB boundary issueemaste2012-02-281-0/+8
* Copy amd64 endian.h to x86 and merge with i386 endian.h. Replacetijl2012-02-281-0/+138
* Copy amd64 _stdint.h to x86 and merge with i386 _stdint.h. Replacetijl2012-02-281-0/+191
* Copy amd64 _limits.h to x86 and merge with i386 _limits.h. Replacetijl2012-02-281-0/+101
* Copy amd64 _types.h to x86 and merge with i386 _types.h. Replace existingtijl2012-02-281-0/+160
* - Panic up front if a kernel does not include 'device atpic' and anjhb2012-02-271-1/+10
* Fix apparent logic reversal in setting the 'auto_mode' flag.kan2012-02-261-2/+2
* Fix a few bugs in the SRAT parsing code:jhb2012-01-031-5/+12
* Get rid of kludgy per-descriptor state handling in acpi_apm.ed2011-12-051-63/+25
* - There's no need to overwrite the default device method with the defaultmarius2011-11-223-6/+3
* Mark all SYSCTL_NODEs static that have no corresponding SYSCTL_DECLs.ed2011-11-074-11/+12
* Mark MALLOC_DEFINEs static that have no corresponding MALLOC_DECLAREs.ed2011-11-072-2/+2
* Ignore SRAT memory entries if the memory range does not overlap with anjhb2011-10-051-0/+26
* Fix a deficiency in the selinfo interface:attilio2011-08-251-0/+1
* Disable TSC usage inside SMP VM environments. On my VMware ESXi 4.1silby2011-08-221-3/+8
* Fix build when NEW_PCIB is not defined.jhb2011-07-162-1/+7
* Respect the BIOS/firmware's notion of acceptable address ranges for PCIjhb2011-07-153-5/+315
* If TSC stops ticking in C3, disable deep sleep when the user forcefullyjkim2011-07-141-0/+1
* Move {amd64,i386}/pci/pci_bus.c and {amd64,i386}/include/pci_cfgreg.h tojhb2011-06-222-0/+779
* Set negative quality to TSC timecounter when C3 state is enabled for Inteljkim2011-06-221-0/+13
* Teach the compiler how to shift TSC value efficiently. As noted in r220631,jkim2011-06-171-2/+5
* Tidy up r222866.jkim2011-06-081-6/+6
* Increase quality of TSC (or TSC-low) timecounter to 1000 if it is P-statejkim2011-06-081-2/+27
* Introduce low-resolution TSC timecounter "TSC-low". It replaces the normaljkim2011-06-081-6/+38
* Remove a redundant assignment since r221703.jkim2011-06-081-3/+0
OpenPOWER on IntegriCloud