summaryrefslogtreecommitdiffstats
path: root/sys/sparc64
Commit message (Expand)AuthorAgeFilesLines
* Remove unused diagnostic function cread_free_thread().mini2002-06-241-6/+0
* Add a missing prototype to fix a warning.mux2002-06-231-0/+2
* Include machine/critical.h to get missing prototypes.mux2002-06-231-0/+1
* Fix a bug related to marking pages virtually uncacheable due to illegaljake2002-06-221-4/+4
* Warning fix.mux2002-06-221-3/+3
* {f,s}usword -> {f,s}uword16. Implement {f,s}uword32.jake2002-06-202-46/+94
* Deorbit suibyte(). It was only used for split address space systemspeter2002-06-202-24/+0
* Move the "- 1" into the RQB_FFS(mask) macro itself so thatpeter2002-06-201-1/+1
* Sync with i386.obrien2002-06-181-8/+10
* Add constants for the min and max prom addresses. Use these instead ofjake2002-06-172-3/+6
* Add PCI bus enumeration and latency timer setup to the sparc64 MD PCItmm2002-06-124-88/+203
* Add code to drop to ddb when a process gets a fatal signal that usuallyjake2002-06-081-0/+8
* Re-enable SMP by default.jake2002-06-081-1/+1
* Remove test code.jake2002-06-084-33/+0
* Remove code from trap which is handled in userland now.jake2002-06-083-27/+5
* Fix bizarre SMP problems. The secondary cpus sometimes start up with junkjake2002-06-085-1/+51
* Comment out options SMP for now until I figure out what's going on.jake2002-06-071-1/+1
* - Fixup / remove obsolete comments.jhb2002-06-071-24/+18
* Use pmap_map instead of pmap_kenter to map the message buffer. Its toojake2002-06-051-3/+3
* Bump TSB_PAGES_SHIFT to 4. Less sucks too much.jake2002-06-041-1/+1
* Move the definition of ElfN_Hashelt to common headers. The only platformdfr2002-05-301-11/+0
* Forgot to commit this file. Catch up to loader->kernel abi changes.jake2002-05-291-2/+6
* Forward declare struct trapframe.jake2002-05-291-0/+2
* Remove BOOTP_WIRED_TO= since I keep forgetting to take this out and screwingjake2002-05-291-1/+0
* Don't try to flush illegal alises from the data cache in vmapbuf andjake2002-05-291-30/+0
* Add an MD page flag for tracking if a page is cacheable or not, so thatjake2002-05-292-1/+7
* Remove an unused variable.jake2002-05-291-1/+0
* Merge the code in pv.c into pmap.c directly. Place all page mappings ontojake2002-05-296-50/+187
* Add pv list linkage and a pmap pointer to struct tte. Remove separatelyjake2002-05-296-225/+92
* Use a contrived 'tlb_entry' structure for passing the mappings for thejake2002-05-294-5/+13
* Remove pmap.pm_pvlist and make the functions that use it no-ops. These arejake2002-05-293-53/+3
* Add declarations of suword32 and suword64. Add implementations of one ordfr2002-05-262-0/+48
* Convert the interrupt queue from an array to a linked list. Implementjake2002-05-258-200/+383
* Try to handle "double faults" occuring at more trap levels (ie 4 :)).jake2002-05-252-28/+28
* Minor style.jake2002-05-251-3/+5
* Make the run queue parameters machine dependent. Optimize 64 bitjake2002-05-251-0/+58
* Update tsb_tte_enter prototype per tsb.c rev 1.20.jake2002-05-211-1/+1
* Rewrite pmap_enter to avoid copying ttes in all cases.jake2002-05-212-111/+98
* Redefine the tte accessor macros to take a pointer to a tte, instead of thejake2002-05-215-84/+77
* Add SMP aware cache flushing functions, which operate on a single physicaljake2002-05-207-17/+327
* Forward declare struct trapframe.jake2002-05-201-0/+2
* De-inline the tlb demap functions. These were so big that gcc3.1 refusedjake2002-05-202-100/+143
* Banish "priviledged" from kernel source.eric2002-05-161-1/+1
* style sync with other platforms.obrien2002-05-151-2/+2
* Move MI stuff out of MD param.h files.phk2002-05-141-41/+0
* Fix IF_SEXT(val, 32). The constants need to have type long tojake2002-05-131-1/+2
* Add another copy of the ia64 dump_machdep.c.jake2002-05-131-0/+299
* Enable KTR_TRAP by default.jake2002-05-121-1/+1
* Add a support macro to convert the 5-bit packed register field ofjake2002-05-111-0/+3
* Gcc 3.1 varargs support.obrien2002-05-103-4/+38
OpenPOWER on IntegriCloud