summaryrefslogtreecommitdiffstats
path: root/sys/sparc64
Commit message (Expand)AuthorAgeFilesLines
* Add OFF_T_MAX/OFF_T_MINache2001-08-152-0/+6
* Sync up with the latest ansi.h in other platforms -- especially RUNE andobrien2001-08-151-20/+46
* Add a GENERIC kernel config for sparc64.jake2001-08-142-0/+33
* Add some definitions that got left out, *blush*.jake2001-08-141-0/+22
* Don't define ELF_RTLD_ADDR twice.jake2001-08-141-1/+0
* - Close races with signals and other AST's being triggered while we are injhb2001-08-102-15/+2
* Correct copyright language.jake2001-08-102-4/+4
* Add code to program the tick register and to setup its interrupt handler.jake2001-08-102-0/+99
* Add early code to support interrupts.jake2001-08-102-0/+162
* Fake up the frame pointers on a process's initial stack so they can bejake2001-08-101-9/+19
* Handle all types of mmu misses from user mode.jake2001-08-101-5/+16
* Use the macro for getting the trap type from the trapframe.jake2001-08-101-25/+68
* Store 8 bytes instead of 4 in suword. Use a temporary stack that's knownjake2001-08-102-4/+56
* Pass a context to tlb_store_slot, use a member(Sync) after setting thejake2001-08-101-7/+19
* 1. Start the clock running early for testing.jake2001-08-101-7/+43
* Set the pil to something sane on startup.jake2001-08-102-0/+2
* Add definitions needed by new assembler code.jake2001-08-101-12/+20
* 1. Add code to handle traps and interrupts from user mode.jake2001-08-102-98/+970
* Add code to handle stack traces that go all the way back to userland.jake2001-08-101-9/+26
* Add trap types for interrupts. Ad definitions to get the interrupt leveljake2001-08-101-5/+17
* 1. Add code to demap pages from the tlb for user contexts.jake2001-08-101-20/+43
* Add fields that point to per-cpu interrupt data.jake2001-08-102-0/+6
* Add a field to trapframe for saving the pil.jake2001-08-101-0/+1
* Add asis for interrupt registers.jake2001-08-101-0/+14
* The author isn't a [UC] Regents. Correct the copyright language.obrien2001-08-0920-42/+42
* Fix VCS ID spamage.obrien2001-08-091-2/+0
* Restore the proper copyright on this and remove the gratuitous changes fromobrien2001-08-091-29/+56
* The author isn't a [UC] Regents. Correct the copyright language.obrien2001-08-0930-60/+60
* Zap 'ptrace(PT_READ_U, ...)' and 'ptrace(PT_WRITE_U, ...)' since theypeter2001-08-082-16/+0
* Handle dmmu protection faults as well as misses. Enable tracking ofjake2001-08-061-5/+26
* Add page fault and high level tsb miss handlers.jake2001-08-061-3/+159
* Handle switching switching mmu contexts and mapping the new primary tsb.jake2001-08-062-28/+184
* Save the primary mmu context around calls to the prom, and installjake2001-08-062-12/+28
* Remove some debug code.jake2001-08-061-2/+0
* Handle managed and unmanaged mapping better. Allocate an vm object forjake2001-08-061-17/+32
* Add trap handlers for dmmu faults from user mode, and for faults fromjake2001-08-062-12/+802
* The kernel runs at a much lower address now.jake2001-08-061-5/+5
* Fix macros for dealing with tte contexts.jake2001-08-061-4/+8
* Oops. Last commit to tsb.h should have gone here.jake2001-08-061-2/+18
* Fix macros for setting and extracting the context field in ttes andjake2001-08-061-29/+5
* Add a vm_object and page count to struct pmap for allocating tsb pages.jake2001-08-061-0/+2
* Sigh. Add two files needed for the sparc64 fp contect switching codetmm2001-08-052-0/+145
* Add floating point context switching code for sparc64.tmm2001-08-0416-36/+275
* Move some code related to managing pv entries from the pmap module tojake2001-08-034-201/+209
* Fix a bug translating virtual translation table entry addresses to physicaljake2001-08-031-4/+3
* Define proc0paddr. Call init_param() as early as possible.jake2001-08-031-0/+4
* Add an Elfhashelt type for sparc64.jake2001-08-031-0/+11
* Flesh out the sparc64 port considerably. This contains:jake2001-07-3146-453/+6905
* Add skeleton machine dependent headers and c files for a port of freebsdjake2001-07-3140-0/+3068
* Obrien created this directory, but I didn't cvs add cvsignoreimp2001-07-011-0/+1
OpenPOWER on IntegriCloud